Analysis & Synthesis report for cycloneIII_3c25_niosII_standard
Thu Dec 10 13:33:53 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state
 10. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state
 11. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state
 12. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state
 13. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state
 14. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state
 15. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state
 16. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state
 17. State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 18. Registers Protected by Synthesis
 19. Logic Cells Representing Combinational Loops
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (No Restructuring Performed)
 25. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master
 26. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
 27. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master
 28. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
 29. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated
 30. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated
 31. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated
 32. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated
 33. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated
 34. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated
 35. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated
 36. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
 37. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 38. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 39. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
 40. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 41. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
 42. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
 43. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 44. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated
 45. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p
 46. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p
 47. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp
 48. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram
 49. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp
 50. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe6
 51. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp
 52. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe9
 53. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
 54. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
 55. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
 56. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
 57. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp
 58. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
 59. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp
 60. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6
 61. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
 62. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
 63. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
 64. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10
 65. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0
 66. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe
 67. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1
 68. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe
 69. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch
 70. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
 71. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1
 72. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst
 73. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio
 74. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi
 75. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
 76. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi
 77. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
 78. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi
 79. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
 80. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi
 81. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
 82. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi
 83. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
 84. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi
 85. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
 86. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi
 87. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
 88. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi
 89. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
 90. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi
 91. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
 92. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi
 93. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
 94. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi
 95. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
 96. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi
 97. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
 98. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi
 99. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
100. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi
101. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
102. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi
103. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
104. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi
105. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
106. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated
107. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp
108. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct
109. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin
110. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct
111. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin
112. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct
113. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin
114. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct
115. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin
116. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct
117. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin
118. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct
119. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin
120. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct
121. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin
122. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct
123. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin
124. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct
125. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin
126. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct
127. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin
128. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct
129. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin
130. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct
131. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin
132. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct
133. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin
134. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct
135. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin
136. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct
137. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin
138. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct
139. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin
140. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct
141. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin
142. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct
143. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
144. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct
145. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin
146. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct
147. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin
148. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk
149. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated
150. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2
151. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le4
152. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le5
153. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
154. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated
155. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
156. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated
157. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst
158. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1
159. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1
160. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1
161. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1
162. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1
163. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1
164. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1
165. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc
166. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave
167. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart
168. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr
169. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr
170. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll
171. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5
172. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6
173. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
174. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated
175. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p
176. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p
177. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_fic:wrptr_gp
178. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram
179. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp
180. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp|dffpipe_hd9:dffpipe6
181. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
182. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe9
183. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
184. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
185. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
186. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
187. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp
188. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
189. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp
190. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6
191. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
192. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
193. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
194. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10
195. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch
196. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch
197. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch
198. Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch
199. Source assignments for sld_hub:sld_hub_inst
200. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
201. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
202. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
203. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
204. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
205. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht
206. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
207. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
208. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
209. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
210. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
211. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
212. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
213. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
214. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
215. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
216. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
217. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
218. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
219. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
220. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
221. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
222. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
223. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
224. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
225. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
226. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
227. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if
228. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo
229. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf
230. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo
231. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man
232. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block
233. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer
234. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer
235. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer
236. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer
237. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst
238. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio
239. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi
240. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi
241. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi
242. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi
243. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi
244. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi
245. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi
246. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi
247. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi
248. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi
249. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi
250. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi
251. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi
252. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi
253. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi
254. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi
255. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp
256. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component
257. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp
258. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc
259. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct
260. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin
261. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct
262. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin
263. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct
264. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin
265. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct
266. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin
267. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct
268. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin
269. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct
270. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin
271. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct
272. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin
273. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct
274. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin
275. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct
276. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin
277. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct
278. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin
279. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct
280. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin
281. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct
282. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin
283. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct
284. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin
285. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct
286. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin
287. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct
288. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin
289. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct
290. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin
291. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct
292. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin
293. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct
294. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
295. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct
296. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin
297. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct
298. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin
299. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk
300. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component
301. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
302. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
303. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe
304. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
305. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
306. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
307. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:poa_clk_pipe
308. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
309. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
310. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
311. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst
312. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1
313. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1
314. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1
315. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
316. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2
317. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
318. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3
319. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
320. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1
321. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
322. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
323. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
324. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
325. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3
326. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
327. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1
328. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
329. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
330. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1
331. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
332. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
333. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1
334. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2
335. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3
336. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4
337. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1
338. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw
339. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1
340. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
341. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
342. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1
343. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1
344. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1
345. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1
346. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1
347. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
348. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
349. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
350. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
351. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1
352. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
353. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
354. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
355. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
356. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1
357. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
358. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2
359. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
360. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3
361. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
362. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1
363. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
364. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1
365. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1
366. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1
367. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
368. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1
369. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1
370. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
371. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2
372. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
373. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1
374. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
375. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3
376. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
377. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc
378. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux
379. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
380. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
381. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
382. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component
383. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5
384. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6
385. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
386. Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
387. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
388. Parameter Settings for Inferred Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8
389. altmult_add Parameter Settings by Entity Instance
390. dcfifo Parameter Settings by Entity Instance
391. scfifo Parameter Settings by Entity Instance
392. Analysis & Synthesis Messages
393. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 10 13:33:52 2009         ;
; Quartus II Version                 ; 8.0 Build 231 07/10/2008 SP 1 SJ Full Version ;
; Revision Name                      ; cycloneIII_3c25_niosII_standard               ;
; Top-level Entity Name              ; cycloneIII_3c25_niosII_standard               ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 6,952                                         ;
;     Total combinational functions  ; 6,952                                         ;
;     Dedicated logic registers      ; 5,116                                         ;
; Total registers                    ; 5204                                          ;
; Total pins                         ; 122                                           ;
; Total virtual pins                 ; 1                                             ;
; Total memory bits                  ; 72,456                                        ;
; Embedded Multiplier 9-bit elements ; 4                                             ;
; Total PLLs                         ; 2                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+--------------------------------------------------------------+---------------------------------+---------------------------------+
; Option                                                       ; Setting                         ; Default Value                   ;
+--------------------------------------------------------------+---------------------------------+---------------------------------+
; Device                                                       ; EP3C25F324C8                    ;                                 ;
; Top-level entity name                                        ; cycloneIII_3c25_niosII_standard ; cycloneIII_3c25_niosII_standard ;
; Family name                                                  ; Cyclone III                     ; Stratix II                      ;
; Maximum processors allowed for parallel compilation          ; All                             ; 1                               ;
; Restructure Multiplexers                                     ; Off                             ; Auto                            ;
; State Machine Processing                                     ; One-Hot                         ; Auto                            ;
; Optimization Technique                                       ; Speed                           ; Balanced                        ;
; Perform WYSIWYG Primitive Resynthesis                        ; On                              ; Off                             ;
; Perform gate-level register retiming                         ; On                              ; Off                             ;
; Use smart compilation                                        ; Off                             ; Off                             ;
; Create Debugging Nodes for IP Cores                          ; Off                             ; Off                             ;
; Preserve fewer node names                                    ; On                              ; On                              ;
; Disable OpenCore Plus hardware evaluation                    ; Off                             ; Off                             ;
; Verilog Version                                              ; Verilog_2001                    ; Verilog_2001                    ;
; VHDL Version                                                 ; VHDL93                          ; VHDL93                          ;
; Safe State Machine                                           ; Off                             ; Off                             ;
; Extract Verilog State Machines                               ; On                              ; On                              ;
; Extract VHDL State Machines                                  ; On                              ; On                              ;
; Ignore Verilog initial constructs                            ; Off                             ; Off                             ;
; Iteration limit for constant Verilog loops                   ; 5000                            ; 5000                            ;
; Iteration limit for non-constant Verilog loops               ; 250                             ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                              ; On                              ;
; Parallel Synthesis                                           ; Off                             ; Off                             ;
; DSP Block Balancing                                          ; Auto                            ; Auto                            ;
; NOT Gate Push-Back                                           ; On                              ; On                              ;
; Power-Up Don't Care                                          ; On                              ; On                              ;
; Remove Redundant Logic Cells                                 ; Off                             ; Off                             ;
; Remove Duplicate Registers                                   ; On                              ; On                              ;
; Ignore CARRY Buffers                                         ; Off                             ; Off                             ;
; Ignore CASCADE Buffers                                       ; Off                             ; Off                             ;
; Ignore GLOBAL Buffers                                        ; Off                             ; Off                             ;
; Ignore ROW GLOBAL Buffers                                    ; Off                             ; Off                             ;
; Ignore LCELL Buffers                                         ; Off                             ; Off                             ;
; Ignore SOFT Buffers                                          ; On                              ; On                              ;
; Limit AHDL Integers to 32 Bits                               ; Off                             ; Off                             ;
; Carry Chain Length                                           ; 70                              ; 70                              ;
; Auto Carry Chains                                            ; On                              ; On                              ;
; Auto Open-Drain Pins                                         ; On                              ; On                              ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                              ; On                              ;
; Auto ROM Replacement                                         ; On                              ; On                              ;
; Auto RAM Replacement                                         ; On                              ; On                              ;
; Auto DSP Block Replacement                                   ; On                              ; On                              ;
; Auto Shift Register Replacement                              ; Auto                            ; Auto                            ;
; Auto Clock Enable Replacement                                ; On                              ; On                              ;
; Strict RAM Replacement                                       ; Off                             ; Off                             ;
; Allow Synchronous Control Signals                            ; On                              ; On                              ;
; Force Use of Synchronous Clear Signals                       ; Off                             ; Off                             ;
; Auto RAM Block Balancing                                     ; On                              ; On                              ;
; Auto RAM to Logic Cell Conversion                            ; Off                             ; Off                             ;
; Auto Resource Sharing                                        ; Off                             ; Off                             ;
; Allow Any RAM Size For Recognition                           ; Off                             ; Off                             ;
; Allow Any ROM Size For Recognition                           ; Off                             ; Off                             ;
; Allow Any Shift Register Size For Recognition                ; Off                             ; Off                             ;
; Ignore translate_off and synthesis_off directives            ; Off                             ; Off                             ;
; Show Parameter Settings Tables in Synthesis Report           ; On                              ; On                              ;
; Ignore Maximum Fan-Out Assignments                           ; Off                             ; Off                             ;
; Synchronization Register Chain Length                        ; 2                               ; 2                               ;
; PowerPlay Power Optimization                                 ; Normal compilation              ; Normal compilation              ;
; HDL message level                                            ; Level2                          ; Level2                          ;
; Suppress Register Optimization Related Messages              ; Off                             ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                             ; 100                             ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                             ; 100                             ;
; Clock MUX Protection                                         ; On                              ; On                              ;
; Block Design Naming                                          ; Auto                            ; Auto                            ;
; SDC constraint protection                                    ; Off                             ; Off                             ;
; Synthesis Effort                                             ; Auto                            ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                              ; On                              ;
+--------------------------------------------------------------+---------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; sysid.v                                                                                                                                ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/sysid.v                                                                                      ;
; button_pio.v                                                                                                                           ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/button_pio.v                                                                                 ;
; cpu_ddr_clock_bridge.v                                                                                                                 ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cpu_ddr_clock_bridge.v                                                                       ;
; cpu_jtag_debug_module_sysclk.v                                                                                                         ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cpu_jtag_debug_module_sysclk.v                                                               ;
; cpu_jtag_debug_module_tck.v                                                                                                            ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cpu_jtag_debug_module_tck.v                                                                  ;
; cpu_jtag_debug_module_wrapper.v                                                                                                        ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cpu_jtag_debug_module_wrapper.v                                                              ;
; cpu_mult_cell.v                                                                                                                        ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cpu_mult_cell.v                                                                              ;
; cpu_test_bench.v                                                                                                                       ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cpu_test_bench.v                                                                             ;
; cycloneIII_3c25_niosII_standard.v                                                                                                      ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cycloneIII_3c25_niosII_standard.v                                                            ;
; cycloneIII_3c25_niosII_standard_sopc.v                                                                                                 ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cycloneIII_3c25_niosII_standard_sopc.v                                                       ;
; cycloneIII_3c25_niosII_standard_sopc_clock_0.v                                                                                         ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cycloneIII_3c25_niosII_standard_sopc_clock_0.v                                               ;
; cycloneIII_3c25_niosII_standard_sopc_clock_1.v                                                                                         ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/cycloneIII_3c25_niosII_standard_sopc_clock_1.v                                               ;
; ddr_sdram.v                                                                                                                            ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/ddr_sdram.v                                                                                  ;
; ddr_sdram_auk_ddr_hp_controller_wrapper.v                                                                                              ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/ddr_sdram_auk_ddr_hp_controller_wrapper.v                                                    ;
; ddr_sdram_controller_phy.v                                                                                                             ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/ddr_sdram_controller_phy.v                                                                   ;
; ddr_sdram_phy.v                                                                                                                        ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/ddr_sdram_phy.v                                                                              ;
; ddr_sdram_phy_alt_mem_phy_ciii.v                                                                                                       ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/ddr_sdram_phy_alt_mem_phy_ciii.v                                                             ;
; ddr_sdram_phy_alt_mem_phy_pll_ciii.v                                                                                                   ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/ddr_sdram_phy_alt_mem_phy_pll_ciii.v                                                         ;
; ddr_sdram_phy_alt_mem_phy_sequencer_wrapper.v                                                                                          ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/ddr_sdram_phy_alt_mem_phy_sequencer_wrapper.v                                                ;
; flash_ssram_pipeline_bridge.v                                                                                                          ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/flash_ssram_pipeline_bridge.v                                                                ;
; high_res_timer.v                                                                                                                       ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/high_res_timer.v                                                                             ;
; jtag_uart.v                                                                                                                            ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/jtag_uart.v                                                                                  ;
; led_pio.v                                                                                                                              ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/led_pio.v                                                                                    ;
; pipeline_bridge_before_tristate_bridge.v                                                                                               ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/pipeline_bridge_before_tristate_bridge.v                                                     ;
; pll.v                                                                                                                                  ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/pll.v                                                                                        ;
; remote_update.v                                                                                                                        ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/remote_update.v                                                                              ;
; slow_peripheral_bridge.v                                                                                                               ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/slow_peripheral_bridge.v                                                                     ;
; sys_clk_timer.v                                                                                                                        ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/sys_clk_timer.v                                                                              ;
; altpllpll.v                                                                                                                            ; yes             ; User Verilog HDL File        ; /home/netlab/ngunton/Av_Sys_rtos/standard/altpllpll.v                                                                                  ;
; /usr/local/stow/altera8.0/altera8.0/ip/sopc_builder_ip/altera_avalon_remote_update_cycloneiii/altera_avalon_remote_update_cycloneiii.v ; yes             ; User Verilog HDL File        ; /usr/local/stow/altera8.0/altera8.0/ip/sopc_builder_ip/altera_avalon_remote_update_cycloneiii/altera_avalon_remote_update_cycloneiii.v ;
; alt_mem_phy_defines.v                                                                                                                  ; yes             ; Other                        ; /home/netlab/ngunton/Av_Sys_rtos/standard/alt_mem_phy_defines.v                                                                        ;
; cpu.v                                                                                                                                  ; yes             ; Encrypted File               ; /home/netlab/ngunton/Av_Sys_rtos/standard/cpu.v                                                                                        ;
; altsyncram.tdf                                                                                                                         ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;
; stratix_ram_block.inc                                                                                                                  ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;
; lpm_mux.inc                                                                                                                            ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;
; lpm_decode.inc                                                                                                                         ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;
; aglobal80.inc                                                                                                                          ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/aglobal80.inc                                                      ;
; a_rdenreg.inc                                                                                                                          ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;
; altrom.inc                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altrom.inc                                                         ;
; altram.inc                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altram.inc                                                         ;
; altdpram.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altdpram.inc                                                       ;
; altqpram.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altqpram.inc                                                       ;
; db/altsyncram_3id1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_3id1.tdf                                                                       ;
; db/altsyncram_b4g1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_b4g1.tdf                                                                       ;
; db/altsyncram_2of1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_2of1.tdf                                                                       ;
; db/altsyncram_26f1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_26f1.tdf                                                                       ;
; db/altsyncram_36f1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_36f1.tdf                                                                       ;
; db/altsyncram_2df1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_2df1.tdf                                                                       ;
; db/altsyncram_bcf1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_bcf1.tdf                                                                       ;
; db/altsyncram_i2d1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_i2d1.tdf                                                                       ;
; altmult_add.tdf                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altmult_add.tdf                                                    ;
; stratix_mac_mult.inc                                                                                                                   ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                                               ;
; stratix_mac_out.inc                                                                                                                    ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/stratix_mac_out.inc                                                ;
; db/mult_add_dfr2.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/mult_add_dfr2.tdf                                                                         ;
; db/ded_mult_br81.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/ded_mult_br81.tdf                                                                         ;
; db/dffpipe_93c.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dffpipe_93c.tdf                                                                           ;
; db/mult_add_ffr2.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/mult_add_ffr2.tdf                                                                         ;
; db/altsyncram_6472.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_6472.tdf                                                                       ;
; db/altsyncram_n802.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_n802.tdf                                                                       ;
; sld_virtual_jtag_basic.v                                                                                                               ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                           ;
; dcfifo.tdf                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/dcfifo.tdf                                                         ;
; lpm_counter.inc                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;
; lpm_add_sub.inc                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;
; a_graycounter.inc                                                                                                                      ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_graycounter.inc                                                  ;
; a_fefifo.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_fefifo.inc                                                       ;
; a_gray2bin.inc                                                                                                                         ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                     ;
; dffpipe.inc                                                                                                                            ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/dffpipe.inc                                                        ;
; alt_sync_fifo.inc                                                                                                                      ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                  ;
; lpm_compare.inc                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;
; altsyncram_fifo.inc                                                                                                                    ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                ;
; db/dcfifo_tsf1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dcfifo_tsf1.tdf                                                                           ;
; db/a_graycounter_f47.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_f47.tdf                                                                     ;
; db/a_graycounter_bic.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_bic.tdf                                                                     ;
; db/a_graycounter_aic.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_aic.tdf                                                                     ;
; db/altsyncram_ji31.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_ji31.tdf                                                                       ;
; db/alt_synch_pipe_ic8.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/alt_synch_pipe_ic8.tdf                                                                    ;
; db/dffpipe_cd9.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dffpipe_cd9.tdf                                                                           ;
; db/alt_synch_pipe_jc8.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/alt_synch_pipe_jc8.tdf                                                                    ;
; db/dffpipe_dd9.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dffpipe_dd9.tdf                                                                           ;
; db/mux_a18.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/mux_a18.tdf                                                                               ;
; db/dcfifo_u1g1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dcfifo_u1g1.tdf                                                                           ;
; db/a_gray2bin_jfb.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_gray2bin_jfb.tdf                                                                        ;
; db/a_graycounter_i47.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_i47.tdf                                                                     ;
; db/a_graycounter_eic.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_eic.tdf                                                                     ;
; db/a_graycounter_dic.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_dic.tdf                                                                     ;
; db/altsyncram_di31.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_di31.tdf                                                                       ;
; db/alt_synch_pipe_lc8.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/alt_synch_pipe_lc8.tdf                                                                    ;
; db/dffpipe_fd9.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dffpipe_fd9.tdf                                                                           ;
; db/dffpipe_ed9.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dffpipe_ed9.tdf                                                                           ;
; db/alt_synch_pipe_mc8.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/alt_synch_pipe_mc8.tdf                                                                    ;
; db/dffpipe_gd9.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dffpipe_gd9.tdf                                                                           ;
; auk_ddr_hp_controller.vhd                                                                                                              ; yes             ; Encrypted File               ; /home/netlab/ngunton/Av_Sys_rtos/standard/auk_ddr_hp_controller.vhd                                                                    ;
; scfifo.tdf                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/scfifo.tdf                                                         ;
; a_regfifo.inc                                                                                                                          ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_regfifo.inc                                                      ;
; a_dpfifo.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                       ;
; a_i2fifo.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                       ;
; a_fffifo.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_fffifo.inc                                                       ;
; a_f2fifo.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                       ;
; db/scfifo_l2f1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/scfifo_l2f1.tdf                                                                           ;
; db/a_dpfifo_ij71.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_dpfifo_ij71.tdf                                                                         ;
; db/a_fefifo_66e.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_fefifo_66e.tdf                                                                          ;
; db/cntr_3n7.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/cntr_3n7.tdf                                                                              ;
; db/dpram_2561.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dpram_2561.tdf                                                                            ;
; db/altsyncram_24m1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_24m1.tdf                                                                       ;
; db/cntr_nmb.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/cntr_nmb.tdf                                                                              ;
; altddio_in.tdf                                                                                                                         ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altddio_in.tdf                                                     ;
; mercury_ddio.inc                                                                                                                       ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/mercury_ddio.inc                                                   ;
; apexii_ddio.inc                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/apexii_ddio.inc                                                    ;
; stratix_ddio.inc                                                                                                                       ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                   ;
; cyclone_ddio.inc                                                                                                                       ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                   ;
; db/ddio_in_0fd.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/ddio_in_0fd.tdf                                                                           ;
; db/altsyncram_7ch1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_7ch1.tdf                                                                       ;
; altddio_out.tdf                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altddio_out.tdf                                                    ;
; stratix_lcell.inc                                                                                                                      ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                  ;
; db/ddio_out_egd.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/ddio_out_egd.tdf                                                                          ;
; db/ddio_out_1jd.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/ddio_out_1jd.tdf                                                                          ;
; altpll.tdf                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altpll.tdf                                                         ;
; stratix_pll.inc                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;
; stratixii_pll.inc                                                                                                                      ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;
; cycloneii_pll.inc                                                                                                                      ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;
; db/altpll_hpf2.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altpll_hpf2.tdf                                                                           ;
; db/altpll_dyn_phase_le_9ii.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altpll_dyn_phase_le_9ii.tdf                                                               ;
; db/altpll_dyn_phase_le_aii.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altpll_dyn_phase_le_aii.tdf                                                               ;
; db/altpll_dyn_phase_le_bii.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altpll_dyn_phase_le_bii.tdf                                                               ;
; altddio_bidir.tdf                                                                                                                      ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altddio_bidir.tdf                                                  ;
; db/ddio_bidir_cmg.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/ddio_bidir_cmg.tdf                                                                        ;
; db/ddio_bidir_gve.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/ddio_bidir_gve.tdf                                                                        ;
; alt_mem_phy_sequencer.vhd                                                                                                              ; yes             ; Encrypted File               ; /home/netlab/ngunton/Av_Sys_rtos/standard/alt_mem_phy_sequencer.vhd                                                                    ;
; a_f2fifo.tdf                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_f2fifo.tdf                                                       ;
; lpm_ff.inc                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_ff.inc                                                         ;
; a_mxfifo.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/a_mxfifo.inc                                                       ;
; lpm_counter.tdf                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;
; lpm_constant.inc                                                                                                                       ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;
; cmpconst.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/cmpconst.inc                                                       ;
; dffeea.inc                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/dffeea.inc                                                         ;
; alt_synch_counter.inc                                                                                                                  ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/alt_synch_counter.inc                                              ;
; alt_synch_counter_f.inc                                                                                                                ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/alt_synch_counter_f.inc                                            ;
; alt_counter_f10ke.inc                                                                                                                  ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/alt_counter_f10ke.inc                                              ;
; alt_counter_stratix.inc                                                                                                                ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;
; db/cntr_p9f.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/cntr_p9f.tdf                                                                              ;
; lpm_ff.tdf                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_ff.tdf                                                         ;
; alt_jtag_atlantic.v                                                                                                                    ; yes             ; Encrypted Megafunction       ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                ;
; db/altpll_mjm1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altpll_mjm1.tdf                                                                           ;
; db/cntr_eri.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/cntr_eri.tdf                                                                              ;
; db/cntr_dri.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/cntr_dri.tdf                                                                              ;
; db/dcfifo_4uf1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dcfifo_4uf1.tdf                                                                           ;
; db/a_graycounter_g47.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_g47.tdf                                                                     ;
; db/a_graycounter_cic.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_cic.tdf                                                                     ;
; db/a_graycounter_fic.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/a_graycounter_fic.tdf                                                                     ;
; db/altsyncram_bi31.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/altsyncram_bi31.tdf                                                                       ;
; db/alt_synch_pipe_kc8.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/alt_synch_pipe_kc8.tdf                                                                    ;
; db/dffpipe_hd9.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dffpipe_hd9.tdf                                                                           ;
; db/alt_synch_pipe_nc8.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/alt_synch_pipe_nc8.tdf                                                                    ;
; db/dffpipe_id9.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/dffpipe_id9.tdf                                                                           ;
; sld_hub.vhd                                                                                                                            ; yes             ; Encrypted Megafunction       ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/sld_hub.vhd                                                        ;
; lpm_shiftreg.tdf                                                                                                                       ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;
; lpm_decode.tdf                                                                                                                         ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;
; declut.inc                                                                                                                             ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/declut.inc                                                         ;
; altshift.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/altshift.inc                                                       ;
; db/decode_jri.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/decode_jri.tdf                                                                            ;
; sld_dffex.vhd                                                                                                                          ; yes             ; Encrypted Megafunction       ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/sld_dffex.vhd                                                      ;
; sld_rom_sr.vhd                                                                                                                         ; yes             ; Encrypted Megafunction       ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;
; lpm_add_sub.tdf                                                                                                                        ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                    ;
; addcore.inc                                                                                                                            ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/addcore.inc                                                        ;
; look_add.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/look_add.inc                                                       ;
; bypassff.inc                                                                                                                           ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/bypassff.inc                                                       ;
; alt_stratix_add_sub.inc                                                                                                                ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                            ;
; alt_mercury_add_sub.inc                                                                                                                ; yes             ; Megafunction                 ; /usr/local/stow/altera8.0/altera8.0/quartus/libraries/megafunctions/alt_mercury_add_sub.inc                                            ;
; db/add_sub_2ng.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/netlab/ngunton/Av_Sys_rtos/standard/db/add_sub_2ng.tdf                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,952                                                                                                                                                                      ;
;                                             ;                                                                                                                                                                            ;
; Total combinational functions               ; 6952                                                                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                            ;
;     -- 4 input functions                    ; 3665                                                                                                                                                                       ;
;     -- 3 input functions                    ; 2199                                                                                                                                                                       ;
;     -- <=2 input functions                  ; 1088                                                                                                                                                                       ;
;                                             ;                                                                                                                                                                            ;
; Logic elements by mode                      ;                                                                                                                                                                            ;
;     -- normal mode                          ; 6435                                                                                                                                                                       ;
;     -- arithmetic mode                      ; 517                                                                                                                                                                        ;
;                                             ;                                                                                                                                                                            ;
; Total registers                             ; 5204                                                                                                                                                                       ;
;     -- Dedicated logic registers            ; 5116                                                                                                                                                                       ;
;     -- I/O registers                        ; 88                                                                                                                                                                         ;
;                                             ;                                                                                                                                                                            ;
; Virtual pins                                ; 1                                                                                                                                                                          ;
; I/O pins                                    ; 122                                                                                                                                                                        ;
; Total memory bits                           ; 72456                                                                                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                                                                                                          ;
; Total PLLs                                  ; 2                                                                                                                                                                          ;
; Maximum fan-out node                        ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0] ;
; Maximum fan-out                             ; 3775                                                                                                                                                                       ;
; Total fan-out                               ; 49727                                                                                                                                                                      ;
; Average fan-out                             ; 3.85                                                                                                                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cycloneIII_3c25_niosII_standard                                                                                                                                           ; 6952 (1)          ; 5116 (0)     ; 72456       ; 4            ; 0       ; 2         ; 122  ; 1            ; |cycloneIII_3c25_niosII_standard                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|                                                                                    ; 6856 (1)          ; 5048 (0)     ; 72456       ; 4            ; 0       ; 2         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |button_pio:the_button_pio|                                                                                                                                          ; 21 (21)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio:the_button_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |button_pio_s1_arbitrator:the_button_pio_s1|                                                                                                                         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |cpu:the_cpu|                                                                                                                                                        ; 2299 (1953)       ; 1630 (1447)  ; 64320       ; 4            ; 0       ; 2         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |cpu_bht_module:cpu_bht|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_2of1:auto_generated|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                                                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_bcf1:auto_generated|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_2df1:auto_generated|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_i2d1:auto_generated|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                                                  ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_3id1:auto_generated|                                                                                                                            ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_b4g1:auto_generated|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_add_dfr2:auto_generated|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_add_ffr2:auto_generated|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                                                 ; 268 (34)          ; 182 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                                              ; 94 (0)            ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                                             ; 7 (7)             ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                                                   ; 82 (82)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                                          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|                                                                                                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                                                ; 13 (13)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                                                  ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                                                  ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                                        ; 83 (83)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |altsyncram_6472:auto_generated|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_26f1:auto_generated|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_36f1:auto_generated|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                                               ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_add_sub:Add8|                                                                                                                                                ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |add_sub_2ng:auto_generated|                                                                                                                                   ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8|add_sub_2ng:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                                     ; 139 (139)         ; 9 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master|            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|                                                                                                                      ; 120 (5)           ; 137 (5)      ; 2536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|                                                                                                        ; 42 (0)            ; 43 (0)       ; 488         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                                                       ; 42 (0)            ; 43 (0)       ; 488         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |dcfifo_tsf1:auto_generated|                                                                                                                                ; 42 (8)            ; 43 (12)      ; 488         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_graycounter_aic:wrptr_gp|                                                                                                                             ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_bic:wrptr_g1p|                                                                                                                            ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_graycounter_f47:rdptr_g1p|                                                                                                                            ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_synch_pipe_ic8:rs_dgwp|                                                                                                                             ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_cd9:dffpipe6|                                                                                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |alt_synch_pipe_jc8:ws_dgrp|                                                                                                                             ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_dd9:dffpipe9|                                                                                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |altsyncram_ji31:fifo_ram|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 488         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|                                                                                                            ; 73 (0)            ; 89 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                                                         ; 73 (0)            ; 89 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |dcfifo_u1g1:auto_generated|                                                                                                                                ; 73 (12)           ; 89 (25)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_graycounter_dic:wrptr_gp|                                                                                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                                                            ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                                                            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_lc8:rs_dgwp|                                                                                                                             ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |dffpipe_fd9:dffpipe6|                                                                                                                                ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_mc8:ws_dgrp|                                                                                                                             ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |dffpipe_gd9:dffpipe10|                                                                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |altsyncram_di31:fifo_ram|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |dffpipe_ed9:ws_brp|                                                                                                                                     ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |dffpipe_ed9:ws_bwp|                                                                                                                                     ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|                                                                                                     ; 162 (35)          ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo|                                        ; 127 (127)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|                                                                                                     ; 358 (78)          ; 173 (13)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|                                          ; 186 (186)         ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|                            ; 94 (94)           ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                                       ; 81 (81)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                                         ; 39 (39)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|                                                                      ; 21 (1)            ; 92 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|                                                                                              ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|                                                                                                ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_0_in|                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_0_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|                                                                      ; 19 (1)            ; 163 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|                                                                                              ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|                                                                                                ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_in|                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_out|                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |ddr_sdram:the_ddr_sdram|                                                                                                                                            ; 2049 (0)          ; 1384 (0)     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|                                                                                                          ; 2049 (0)          ; 1384 (0)     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|                                                                                                     ; 528 (0)           ; 386 (0)      ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |auk_ddr_hp_controller:auk_ddr_hp_controller_inst|                                                                                                          ; 528 (287)         ; 386 (151)    ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|                                                                                                          ; 24 (0)            ; 17 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |scfifo:wfifo|                                                                                                                                        ; 24 (0)            ; 17 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |scfifo_l2f1:auto_generated|                                                                                                                       ; 24 (0)            ; 17 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                            |a_dpfifo_ij71:dpfifo|                                                                                                                          ; 24 (2)            ; 17 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                               |a_fefifo_66e:fifo_state|                                                                                                                    ; 12 (7)            ; 7 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state                                                                                                                                                                                                                                                                                                                     ; work         ;
;                                  |cntr_3n7:count_usedw|                                                                                                                    ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw                                                                                                                                                                                                                                                                                                ; work         ;
;                               |cntr_nmb:rd_ptr_count|                                                                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:rd_ptr_count                                                                                                                                                                                                                                                                                                                       ; work         ;
;                               |cntr_nmb:wr_ptr|                                                                                                                            ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:wr_ptr                                                                                                                                                                                                                                                                                                                             ; work         ;
;                               |dpram_2561:FIFOram|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram                                                                                                                                                                                                                                                                                                                          ; work         ;
;                                  |altsyncram_24m1:altsyncram1|                                                                                                             ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1                                                                                                                                                                                                                                                                                              ; work         ;
;                   |auk_ddr_hp_bank_details:bank_man|                                                                                                                       ; 64 (64)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |auk_ddr_hp_init:\g_ddr_init:init_block|                                                                                                                 ; 35 (35)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |auk_ddr_hp_input_buf:in_buf|                                                                                                                            ; 106 (17)          ; 123 (15)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                      |auk_ddr_hp_custom_fifo:my_fifo|                                                                                                                      ; 89 (89)           ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:0:bank_timer|                                                                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:1:bank_timer|                                                                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:2:bank_timer|                                                                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:3:bank_timer|                                                                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |ddr_sdram_phy:alt_mem_phy_inst|                                                                                                                               ; 1521 (0)          ; 998 (0)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|                                                                                        ; 1521 (0)          ; 998 (0)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|                                                                                                            ; 49 (2)            ; 124 (4)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|                                                                                              ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|                                                                                              ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|                                                                                              ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|                                                                                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|                                                                                                   ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|                                                                                                   ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|                                                                                                      ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|                                                                                                 ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|                                                                                               ; 2 (2)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|                                                                                                      ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|                                                                                                       ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|                                                                                                           ; 17 (14)           ; 45 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                         |ddio_bidir_gve:auto_generated|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                         |ddio_bidir_cmg:auto_generated|                                                                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|                                                                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                         |altpll:altpll_component|                                                                                                                          ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                            |altpll_hpf2:auto_generated|                                                                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated                                                                                                                                                                                                                                                                                                                         ; work         ;
;                               |altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2                                                                                                                                                                                                                                                                            ; work         ;
;                               |altpll_dyn_phase_le_aii:altpll_dyn_phase_le4|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le4                                                                                                                                                                                                                                                                            ; work         ;
;                               |altpll_dyn_phase_le_bii:altpll_dyn_phase_le5|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le5                                                                                                                                                                                                                                                                            ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|                                                                                                   ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|                                                                                                 ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|                                                                                                              ; 0 (0)             ; 128 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[0].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[1].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[2].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[3].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[4].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[5].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[6].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[7].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[0].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[1].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[2].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[3].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[4].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[5].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[6].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[7].dqi|                                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_mimic:mmc|                                                                                                                    ; 27 (27)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_mux:mux|                                                                                                                      ; 93 (93)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|                                                                                                         ; 9 (9)             ; 7 (7)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |altsyncram:half_rate_ram_gen.altsyncram_component|                                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                         |altsyncram_7ch1:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|                                                                                                        ; 1275 (0)          ; 450 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                      |alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|                                                                                                    ; 1275 (12)         ; 450 (4)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                         |alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                                ; work         ;
;                         |alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1|                                             ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                          ; work         ;
;                         |alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                                                   ; work         ;
;                         |alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|                                                                                                        ; 21 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1                                                                                                                                                                                                                                                                                                                     ; work         ;
;                            |alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1|                                                                                     ; 21 (21)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                           ; work         ;
;                         |alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|             ; 31 (14)           ; 17 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1                                                                                                                                                                                                                          ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 7 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                             ; 10 (7)            ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                         |alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|  ; 842 (790)         ; 202 (176)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1                                                                                                                                                                                                               ; work         ;
;                            |alt_mem_phy_centre_of_data_valid_window:codvw|                                                                                                 ; 52 (17)           ; 26 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw                                                                                                                                                                 ; work         ;
;                               |alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|                                                                            ; 35 (7)            ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1                                                                                                 ; work         ;
;                                  |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                       ; 28 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                               ; work         ;
;                                     |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ; work         ;
;                         |alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|           ; 105 (54)          ; 50 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1                                                                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 7 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                      ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                  ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2|                                                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1|                                               ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2|                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3|                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4|                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4                                                                                                                        ; work         ;
;                         |alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|           ; 14 (9)            ; 8 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1                                                                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 5 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                      ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                        ; work         ;
;                         |alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|                                                                                                      ; 24 (12)           ; 14 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|                                                    ; 5 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1                                                                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|                                                    ; 7 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2                                                                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                         |alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|                                                                                       ; 226 (23)          ; 116 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1                                                                                                                                                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|                                     ; 86 (60)           ; 47 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1                                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                        ; work         ;
;                               |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                        ; work         ;
;                               |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|                                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1                                                                                                                              ; work         ;
;                                  |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                               |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|                                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2                                                                                                                              ; work         ;
;                                  |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 12 (9)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                             ; 49 (16)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                                    ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance3|                                                                                             ; 10 (7)            ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|                                                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1                                                                                                                                                                                                                ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|                                                                               ; 13 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1                                                                                                                                                                                                                                    ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                      ; work         ;
;                            |alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|                                                             ; 26 (26)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1                                                                                                                                                                                                                  ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|                                                                                      ; 51 (51)           ; 220 (220)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|                                                                                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|                                                                                                        ; 65 (0)            ; 159 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter|                                                               ; 23 (23)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter|                                                                   ; 0 (0)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|                                                             ; 42 (42)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|                                                                                       ; 122 (22)          ; 45 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|                            ; 60 (60)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|              ; 40 (40)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|                                                                   ; 74 (74)           ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |high_res_timer:the_high_res_timer|                                                                                                                                  ; 120 (120)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |high_res_timer_s1_arbitrator:the_high_res_timer_s1|                                                                                                                 ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                                                            ; 230 (21)          ; 234 (13)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                                   ; 57 (57)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                                       ; 76 (0)            ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |scfifo:rfifo|                                                                                                                                                 ; 76 (0)            ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |a_f2fifo:subfifo|                                                                                                                                          ; 76 (73)           ; 83 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |lpm_counter:usedw_ptr|                                                                                                                                  ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                      |cntr_p9f:auto_generated|                                                                                                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00002|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00004|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00006|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00008|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00010|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00012|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00012                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00014|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00016|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00016                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00020|                                                                                                                                          ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                                       ; 76 (0)            ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |scfifo:wfifo|                                                                                                                                                 ; 76 (0)            ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |a_f2fifo:subfifo|                                                                                                                                          ; 76 (73)           ; 83 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |lpm_counter:usedw_ptr|                                                                                                                                  ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                      |cntr_p9f:auto_generated|                                                                                                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00002|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00004|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00006|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00008|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00010|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00012|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00012                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00014|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00016|                                                                                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00016                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00020|                                                                                                                                          ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |led_pio:the_led_pio|                                                                                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio:the_led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|                                                                                  ; 65 (0)            ; 159 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|                                         ; 0 (0)             ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|                                             ; 0 (0)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|                                       ; 65 (65)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|                                                                 ; 54 (54)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|                                                                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pll:the_pll|                                                                                                                                                        ; 26 (26)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altpllpll:the_pll|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altpll:altpll_component|                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |altpll_mjm1:auto_generated|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |pll_s1_arbitrator:the_pll_s1|                                                                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |remote_update:the_remote_update|                                                                                                                                    ; 174 (0)           ; 136 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|                                                                               ; 174 (42)          ; 136 (65)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|                                                                                                ; 132 (119)         ; 71 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_counter:cntr5|                                                                                                                                         ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |cntr_eri:auto_generated|                                                                                                                                ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5|cntr_eri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_counter:cntr6|                                                                                                                                         ; 6 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |cntr_dri:auto_generated|                                                                                                                                ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6|cntr_dri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |remote_update_s1_arbitrator:the_remote_update_s1|                                                                                                                   ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update_s1_arbitrator:the_remote_update_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |slow_peripheral_bridge:the_slow_peripheral_bridge|                                                                                                                  ; 124 (5)           ; 146 (5)      ; 2784        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|                                                                                                      ; 45 (0)            ; 52 (0)       ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                                                       ; 45 (0)            ; 52 (0)       ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |dcfifo_4uf1:auto_generated|                                                                                                                                ; 45 (8)            ; 52 (14)      ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_cic:wrptr_g1p|                                                                                                                            ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |a_graycounter_fic:wrptr_gp|                                                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_fic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |a_graycounter_g47:rdptr_g1p|                                                                                                                            ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |alt_synch_pipe_kc8:rs_dgwp|                                                                                                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |dffpipe_hd9:dffpipe6|                                                                                                                                ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp|dffpipe_hd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_nc8:ws_dgrp|                                                                                                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |dffpipe_id9:dffpipe9|                                                                                                                                ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram_bi31:fifo_ram|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|                                                                                                          ; 74 (0)            ; 89 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                                                         ; 74 (0)            ; 89 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |dcfifo_u1g1:auto_generated|                                                                                                                                ; 74 (13)           ; 89 (25)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_graycounter_dic:wrptr_gp|                                                                                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                                                            ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                                                            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_synch_pipe_lc8:rs_dgwp|                                                                                                                             ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_fd9:dffpipe6|                                                                                                                                ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |alt_synch_pipe_mc8:ws_dgrp|                                                                                                                             ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_gd9:dffpipe10|                                                                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_di31:fifo_ram|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_ed9:ws_brp|                                                                                                                                     ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |dffpipe_ed9:ws_bwp|                                                                                                                                     ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1|                                                                                                 ; 130 (130)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|                                                                                                 ; 192 (7)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|                                      ; 185 (185)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                                                    ; 130 (130)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                                                                  ; 95 (33)           ; 68 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |lpm_decode:instruction_decoder|                                                                                                                                     ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |decode_jri:auto_generated|                                                                                                                                       ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |lpm_shiftreg:jtag_ir_register|                                                                                                                                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sld_dffex:BROADCAST|                                                                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_dffex:IRF_ENA_0|                                                                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_dffex:IRF_ENA|                                                                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_dffex:IRSR|                                                                                                                                                     ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_dffex:RESET|                                                                                                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                                                                                                                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                                                                                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                                                                                          ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                                                                                            ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_bht_ram.mif                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216  ; cpu_dc_tag_ram.mif              ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; cpu_ic_tag_ram.mif              ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_ociram_default_contents.mif ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_a.mif                ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_b.mif                ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 8            ; 84           ; 8            ; 84           ; 672   ; None                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 33           ; 64           ; 33           ; 2112  ; None                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 16           ; 32           ; 8            ; 64           ; 512   ; None                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 16           ; 52           ; 16           ; 52           ; 832   ; None                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 33           ; 64           ; 33           ; 2112  ; None                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state ;
+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; mimic_state.011 ; mimic_state.010 ; mimic_state.001 ; mimic_state.000 ; mimic_state.100                                                                                                                                                                                                                                                            ;
+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mimic_state.000 ; 0               ; 0               ; 0               ; 0               ; 0                                                                                                                                                                                                                                                                          ;
; mimic_state.001 ; 0               ; 0               ; 1               ; 1               ; 0                                                                                                                                                                                                                                                                          ;
; mimic_state.010 ; 0               ; 1               ; 0               ; 1               ; 0                                                                                                                                                                                                                                                                          ;
; mimic_state.011 ; 1               ; 0               ; 0               ; 1               ; 0                                                                                                                                                                                                                                                                          ;
; mimic_state.100 ; 0               ; 0               ; 0               ; 1               ; 1                                                                                                                                                                                                                                                                          ;
+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state ;
+-----------------------------------+--------------+---------------+-----------------------------------+------------------------+-------------------------------+-----------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                              ; state.failed ; state.success ; state.wait_for_pll_to_reconfigure ; state.pll_reconfig_req ; state.check_at_centre_already ; state.calculate_codvw ; state.wait_for_first_valid_phase ; state.reset                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------+--------------+---------------+-----------------------------------+------------------------+-------------------------------+-----------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.reset                       ; 0            ; 0             ; 0                                 ; 0                      ; 0                             ; 0                     ; 0                                ; 0                                                                                                                                                                                                                                                                                                                                                ;
; state.wait_for_first_valid_phase  ; 0            ; 0             ; 0                                 ; 0                      ; 0                             ; 0                     ; 1                                ; 1                                                                                                                                                                                                                                                                                                                                                ;
; state.calculate_codvw             ; 0            ; 0             ; 0                                 ; 0                      ; 0                             ; 1                     ; 0                                ; 1                                                                                                                                                                                                                                                                                                                                                ;
; state.check_at_centre_already     ; 0            ; 0             ; 0                                 ; 0                      ; 1                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                                                                                ;
; state.pll_reconfig_req            ; 0            ; 0             ; 0                                 ; 1                      ; 0                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                                                                                ;
; state.wait_for_pll_to_reconfigure ; 0            ; 0             ; 1                                 ; 0                      ; 0                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                                                                                ;
; state.success                     ; 0            ; 1             ; 0                                 ; 0                      ; 0                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                                                                                ;
; state.failed                      ; 1            ; 0             ; 0                                 ; 0                      ; 0                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------+--------------+---------------+-----------------------------------+------------------------+-------------------------------+-----------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+-------------------------------+
; Name                        ; state.s_entering_low_power ; state.s_low_power ; state.s_writing ; state.s_reading ; state.s_holding ; state.s_wait_for_write_data ; state.s_write ; state.s_wait_before_read ; state.s_read ; state.s_activate ; state.s_idle ; state.s_refresh ; state.s_precharge ; state.s_wait_for_init_done    ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+-------------------------------+
; state.s_wait_for_init_done  ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 0                             ;
; state.s_precharge           ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 1                 ; 1                             ;
; state.s_refresh             ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 1               ; 0                 ; 1                             ;
; state.s_idle                ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 1            ; 0               ; 0                 ; 1                             ;
; state.s_activate            ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 1                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_read                ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 1            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_wait_before_read    ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 1                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_write               ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 1             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_wait_for_write_data ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 1                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_holding             ; 0                          ; 0                 ; 0               ; 0               ; 1               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_reading             ; 0                          ; 0                 ; 0               ; 1               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_writing             ; 0                          ; 0                 ; 1               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_low_power           ; 0                          ; 1                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
; state.s_entering_low_power  ; 1                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                             ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state ;
+------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                         ; ddr_init_state.s_init_done ; ddr_init_state.s_init_lmr_2 ; ddr_init_state.s_init_rfsh_2 ; ddr_init_state.s_init_rfsh ; ddr_init_state.s_init_pch_2 ; ddr_init_state.s_init_lmr ; ddr_init_state.s_init_elmr ; ddr_init_state.s_init_pch ; ddr_init_state.s_init_wait                                                                                ;
+------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; ddr_init_state.s_init_wait   ; 0                          ; 0                           ; 0                            ; 0                          ; 0                           ; 0                         ; 0                          ; 0                         ; 0                                                                                                         ;
; ddr_init_state.s_init_pch    ; 0                          ; 0                           ; 0                            ; 0                          ; 0                           ; 0                         ; 0                          ; 1                         ; 1                                                                                                         ;
; ddr_init_state.s_init_elmr   ; 0                          ; 0                           ; 0                            ; 0                          ; 0                           ; 0                         ; 1                          ; 0                         ; 1                                                                                                         ;
; ddr_init_state.s_init_lmr    ; 0                          ; 0                           ; 0                            ; 0                          ; 0                           ; 1                         ; 0                          ; 0                         ; 1                                                                                                         ;
; ddr_init_state.s_init_pch_2  ; 0                          ; 0                           ; 0                            ; 0                          ; 1                           ; 0                         ; 0                          ; 0                         ; 1                                                                                                         ;
; ddr_init_state.s_init_rfsh   ; 0                          ; 0                           ; 0                            ; 1                          ; 0                           ; 0                         ; 0                          ; 0                         ; 1                                                                                                         ;
; ddr_init_state.s_init_rfsh_2 ; 0                          ; 0                           ; 1                            ; 0                          ; 0                           ; 0                         ; 0                          ; 0                         ; 1                                                                                                         ;
; ddr_init_state.s_init_lmr_2  ; 0                          ; 1                           ; 0                            ; 0                          ; 0                           ; 0                         ; 0                          ; 0                         ; 1                                                                                                         ;
; ddr_init_state.s_init_done   ; 1                          ; 0                           ; 0                            ; 0                          ; 0                           ; 0                         ; 0                          ; 0                         ; 1                                                                                                         ;
+------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                                                                                                                                                         ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                                                                                                                                                        ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                                                                                                                                                        ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                                                                                                                                                        ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                                                                                                                                                          ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                                                                                                                                                        ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                                                                                                                                                        ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                                                                                                                                                        ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                                                                                                                                                         ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                                                                                                                                                        ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                                                                                                                                                        ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                                                                                                                                                        ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                                                                                                                                                          ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                                                                                                                                                        ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                                                                                                                                                        ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                                                                                                                                                        ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_2x_r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_2x_2r                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_2x_r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_2x_2r                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_2x_r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_2x_2r                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_2x_r                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_2x_2r                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_2x_r                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_2x_2r                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_2x_r                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_2x_2r                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_2x_r                               ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_2x_2r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_2x_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_2x_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_2x_r                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_2x_2r                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_2x_r                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_2x_2r                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_in_d1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_out                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_nativeaddress[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_nativeaddress[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_nativeaddress[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_nativeaddress[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_nativeaddress[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_nativeaddress[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_dm_l_2x[0]                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_dm_h_2x[0]                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_dm_l_2x[1]                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_dm_h_2x[1]                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_in_d1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_write_done_sync                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_read_done_sync                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_write_done_sync                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_read_done_sync                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reprogram_request                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk                                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_l_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_h_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_l_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_h_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_l_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_h_2r                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_l_2r                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_h_2r                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_l_2r                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_h_2r                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_l_2r                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_h_2r                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_l_2r                               ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_h_2r                               ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|global_pre_clear                                                                         ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_l_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_h_2r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_l_2r                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_h_2r                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_l_2r                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_h_2r                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|not_areset                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_in_d1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_read_request_sync                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_write_request_sync                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_nativeaddress_d1[5]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_nativeaddress_d1[3]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_nativeaddress_d1[4]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_nativeaddress_d1[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_nativeaddress_d1[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_nativeaddress_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dm_sel                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|unxmaster_write_donexx1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|unxmaster_read_donexx0                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|unxmaster_write_donexx1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|unxmaster_read_donexx0                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_inc_dec_ccd                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reconfig_reset_ams_n_r                                                               ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_start_reconfig_2r                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_start_reconfig_3r                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reprogram_request_pulse_2r                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reprogram_request_pulse                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reprogram_request_pulse_r                                                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|clk_div_reset_ams_n_r                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_l_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_h_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_l_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_h_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_l_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_h_r                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_l_r                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_h_r                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_l_r                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_h_r                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_l_r                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_h_r                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_l_r                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_h_r                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_master_ams                                                                         ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|data_out                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_l_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_h_r                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_l_r                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_h_r                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_l_r                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_h_r                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[0]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[0]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dq_oe_2x[0]                                                         ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[1]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[1]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[2]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[2]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[3]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[3]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[4]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[4]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dq_oe_2x[1]                                                         ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[5]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[5]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[6]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[6]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[7]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[7]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[8]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[8]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dq_oe_2x[2]                                                         ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[9]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[9]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[10]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[10]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[11]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[11]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[12]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[12]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dq_oe_2x[3]                                                         ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[13]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[13]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[14]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[14]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[15]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[15]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dqs_burst_2x_r3[0]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dqs_burst_2x_r2[0]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dqs_burst_2x_r3[1]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dqs_burst_2x_r2[1]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|unxslave_read_requestxx2                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|unxslave_write_requestxx3                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_dm_2x_r1                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_dm_2x_r2                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out                                                                                                                                            ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_start_reconfig_ccd_pipe[0]                                                       ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reconfig_reset_ams_n                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_start_reconfig_r                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|clk_div_reset_ams_n                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_select_ccd[0]                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_select_ccd[1]                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_select_ccd[2]                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cke2[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|data_in_d1                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_sel[0]                                                        ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[0]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_sel[1]                                                        ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[1]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_sel[2]                                                        ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[2]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_sel[3]                                                        ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[3]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[0]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[1]                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_dm_1x_r                                                       ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_in_d1                                                                                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_start_reconfig_ams                                                               ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[0]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[0]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[0]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[1]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[1]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[1]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[2]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[2]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[2]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[3]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[3]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[3]                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dqs_burst_1x_r[0]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|dqs_burst_1x_r[1]                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_read_request_sync                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_write_request_sync                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_start_reconfig_ccd_pipe[2]                                                       ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                                                                               ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                                                                                       ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r[0]                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r[1]                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r[2]                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdata_valid_1x_r[3]                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|unxslave_read_requestxx2                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|unxslave_write_requestxx3                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_start_reconfig_ccd_pipe[1]                                                       ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                                                                         ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                                                                                               ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[10]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[9]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[8]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[11]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[5]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[6]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[4]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[7]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[2]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[1]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[0]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[3]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[13]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[14]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[12]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_l_2x[15]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[6]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[10]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[2]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[14]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[9]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[5]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[1]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[13]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[4]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[8]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[0]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[12]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[11]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[7]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[3]                                                                           ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dio_rdata_h_2x[15]                                                                          ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[10]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[9]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[8]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[11]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[5]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[6]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[4]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[7]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[2]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[1]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[0]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[3]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[13]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[14]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[12]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_n_ams[15]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[6]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[10]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[2]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[14]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[9]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[5]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[1]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[13]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[4]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[8]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[0]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[12]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[11]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[7]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[3]                                                                              ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|rdata_p_ams[15]                                                                             ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[8]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_nativeaddress[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[9]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_nativeaddress_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[15]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_nativeaddress[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_nativeaddress[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[14]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[13]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[12]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[11]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[10]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[9]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[8]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|master_writedata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[10]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[27]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[15]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_nativeaddress_d1[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_nativeaddress_d1[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[23]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[31]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[26]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[25]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[24]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[22]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[21]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[20]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[19]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[18]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[17]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[16]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[14]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[30]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[13]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[29]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[12]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[28]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|master_writedata[11]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|slave_writedata_d1[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[27]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[23]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[31]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[26]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[25]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[24]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[22]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[21]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[20]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[19]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[18]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[17]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[16]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[30]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[29]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[28]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|slave_writedata_d1[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated|input_cell_h[0] ; no                                                               ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                                                    ;    ;
+--------------------------------------------------------------------------------------------------------------------+----+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[3]~259 ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[2]~258 ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[1]~257 ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[0]~256 ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[7]~263 ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[6]~262 ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[5]~261 ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[4]~260 ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[1]~449  ;    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[0]~448  ;    ;
; Number of logic cells representing combinational loops                                                             ; 10 ;
+--------------------------------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                                                                                           ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                                                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                                                                                           ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                                                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                                                                                                                                                                                                        ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[0..15]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[0..1]                                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[1] ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_2x_deg_choice                                                                                 ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_1t                                                                                            ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_2x_deg_choice                                                                                ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_1t                                                                                           ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_1t                                                                                      ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_2x_deg_choice                                                                                ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_1t                                                                                           ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_2x_deg_choice                                                                             ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_1t                                                                                        ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_2x_deg_choice                                                                             ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_1t                                                                                        ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_2x_deg_choice                                                                        ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_1t                                                                                   ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_2x_deg_choice                                                                        ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_1t                                                                                   ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_2x_deg_choice                                                                        ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_1t                                                                                   ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_2x_deg_choice                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_1t                                                                                    ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dmx_swap_ams                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dmx_swap_sync                                                                                                                               ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dmx_swap_sync_r                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|inc_read_lat_sync_r                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dec_read_lat_sync_r                                                                                                                         ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|powerdn_req                                                                                                                                                                        ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_req                                                                                                                                                                      ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_0                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_le_1                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[15]                                                                                                                                 ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][25]                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][23]                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][0]                                                                                                              ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[0..7,9,11,13..19,21..31]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3                                                                                                                                                                                                                                                                             ; Lost fanout                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0..7,9,11,13..19,21..31]                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[0..1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|state                                                                                                                                       ; Stuck at GND due to stuck port clock_enable ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][25]                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][23]                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][0]                                                                                                              ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[2]                                                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][25]                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][23]                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][0]                                                                                                              ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][25]                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][23]                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][0]                                                                                                              ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_this                                                                                                                                                                   ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_this[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|col_addr_this[0]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 909                                                                                                                                                                                                                                                                                                                                                                                                                        ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[127]                                                                                              ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[126],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[125],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[124],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[123],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[122],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[121],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[120],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[119],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[118],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[117],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[116],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[115],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[114],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[113],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[112],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[111],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[110],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[109],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[108],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[107],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[106],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[105],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[104],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[103],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[102],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[101],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[100],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[99],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[98],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[97],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[96],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[95],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[94],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[93],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[92],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[91],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[90],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[89],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[88],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[87],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[86],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[85],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[84],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[83],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[82],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[81],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[80],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[79],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[78],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[77],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[76],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[75],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[74],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[73],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[72],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[71],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[70],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[69],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[68],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[67],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[66],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[65],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[64],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[63],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[62],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[61],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[60],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[59],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[58],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[57],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[56],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[55],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[54],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[53],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[52],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[51],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[50],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[49],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[48],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[47],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[46],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[45],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[44],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[43],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[42],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[41],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[40],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[39],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[38],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[37],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[36],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[35],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[34],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[33],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[32],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[31],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[30],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[29],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[28],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[27],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[26],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[25],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[24],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[23],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[22],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[21],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[20],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[19],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[18],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[17],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[16],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[15],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[14],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[13],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[12],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[11],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[10],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[9],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[8],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[7],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[6],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[5]                                                                                     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][23]                                      ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][23],                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][23],                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][23],                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_last_ne_cs_this,                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][12],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][11],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][10],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][9],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][8],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][7],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][6],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][5],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][4],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][3],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][2],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][1],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][0],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][12],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][11],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][10],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][9],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][8],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][7],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][6],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][5],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][4],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][3],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][2],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][1],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][0],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][12],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][11],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][10],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][9],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][8],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][7],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][6],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][5],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][4],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][3],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][2],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][1],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][0],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][12],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][11],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][10],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][9],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][8],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][7],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][6],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][5],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][4],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][3],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][2],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][1],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][0]                                                  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_0                                                                                           ; Stuck at VCC              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_autopch,                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[1],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[1],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[1],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[2],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[2],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[2],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[3],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[3],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[3],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[4],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[4],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[4],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[5],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[5],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[5],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|doing_wr_r,                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|doing_wr_r,                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|doing_wr_r,                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|doing_wr_r,                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[7],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[6],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[5],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[4],                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[2],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[2],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[2],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[7],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[7],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[7],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[8],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[8],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[8],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[9],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[9],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[9],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[10],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[10],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[10]                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[13]                                                   ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[12],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[11],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[10],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[9],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[8],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[7],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[2],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[0]                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[13]                                                   ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[12],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[11],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[10],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[9],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[8],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[7],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[2],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[0]                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[13]                                                   ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[12],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[11],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[10],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[9],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[8],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[7],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[2],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[0]                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[13]                                                   ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[12],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[11],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[10],                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[9],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[8],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[7],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[2],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[0]                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|powerdn_req                                                                                                 ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_self_rfsh,                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[6],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[5],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[4],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[3],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[2],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[1],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[0],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn,                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn_r                                                                                     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_for_wr                                                          ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[2],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[7],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[8],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[9],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[10]                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                                                                                                                                                                                      ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break,                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                                                                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[5]                                                                                                 ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[4],                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[3],                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[2],                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[1],                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[0]                                                                                      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][25]                                      ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][25],                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][25],                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][25],                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_this,                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_last                                                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][0]                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][0],                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][0],                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][0],                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|col_addr_this[0],                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|col_addr_last[0]                                                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[5]                                                                                                ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[4],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[3],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[2],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[1],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[0]                                                                                     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter                                                                                                                                                                                                  ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|last_cycle_cpu_instruction_master_granted_slave_flash_ssram_pipeline_bridge_s1,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|last_cycle_cpu_data_master_granted_slave_flash_ssram_pipeline_bridge_s1,                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_reg_firsttransfer,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_this[0]                                                                                             ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_last[0],                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|to_this_chip[0],                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[2]                                               ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[13]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[13],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[13]                                                                                                                                                                                                                                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[11]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[11],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[11]                                                                                                                                                                                                                                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[9]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[9],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[9]                                                                                                                                                                                                                                                          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[7]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[7],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[7]                                                                                                                                                                                                                                                          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[0]                                                                                         ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[1],                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[2]                                                                              ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[5]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[5],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[5]                                                                                                                                                                                                                                                          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[4]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[4],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[4]                                                                                                                                                                                                                                                          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[3]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[3],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[3]                                                                                                                                                                                                                                                          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[2]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[2],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[2]                                                                                                                                                                                                                                                          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[1]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[1],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[1]                                                                                                                                                                                                                                                          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                                                               ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[0]                                                                         ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[0],                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[0]                                                                                                                                                   ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dmx_swap_ams                                                         ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dmx_swap_sync,                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dmx_swap_sync_r                                           ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_req                                                                                               ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[7],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn_r2                                                                                    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[19]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[19],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[19]                                                                                                                                                                                                                                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_1                                                                                           ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_trcd,                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_term                                                                                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[18]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[18],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[18]                                                                                                                                                                                                                                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[17]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[17],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[17]                                                                                                                                                                                                                                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_slavearbiterlockenable                                                                                                                                                                   ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|d1_reasons_to_wait,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_saved_chosen_master_vector[1]                                                                                                                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                                              ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                                                                            ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[16]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[16],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[16]                                                                                                                                                                                                                                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[15]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[15],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[15]                                                                                                                                                                                                                                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[14]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[14],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[14]                                                                                                                                                                                                                                                         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[6]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[6],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[6]                                                                                                                                                                                                                                                          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_2x_deg_choice    ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_1t    ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_2x_deg_choice      ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_1t      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_2x_deg_choice      ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_1t      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_2x_deg_choice ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_1t ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_2x_deg_choice ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_1t ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_2x_deg_choice ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_1t ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_2x_deg_choice         ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_1t         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[0]                                                       ; Stuck at VCC              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[1]                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                              ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                                                                     ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                              ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                    ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                    ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[1]                                                                         ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[1]                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                              ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter                                                                                                                                                                                                                       ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                              ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_2x_deg_choice          ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_1t          ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_2x_deg_choice         ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_1t         ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_2x_deg_choice  ; Lost Fanouts              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_1t  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_must_keep_toggling[2]                                                                                   ; Stuck at GND              ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_must_keep_toggling[0]                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5116  ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 501   ;
; Number of registers using Asynchronous Clear ; 4038  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2719  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                                   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                                     ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                                    ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|adsc_n_to_the_ssram                                                                                                                                                                         ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[0]                                                                                                                                                                        ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[1]                                                                                                                                                                        ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[2]                                                                                                                                                                        ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[3]                                                                                                                                                                        ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bwe_n_to_the_ssram                                                                                                                                                                          ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|chipenable1_n_to_the_ssram                                                                                                                                                                  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|outputenable_n_to_the_ssram                                                                                                                                                                 ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|dffe8                                                                                                        ; 10      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_2x_r  ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_2x_2r ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_2x_r  ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_2x_2r ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_2x_r  ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_2x_2r ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_2x_r          ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_2x_2r         ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_2x_r   ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_2x_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_2x_r          ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_2x_2r         ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_2x_r           ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_2x_2r          ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                                                                                                                                                                                                                ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|fifo_contains_ones_n                                                       ; 13      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n                                                                                   ; 29      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                                                                                       ; 8       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                         ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                         ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p|counter_ffa0                                                                                      ; 5       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_l_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_h_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_l_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_h_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_l_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_h_2r  ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_l_2r          ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_h_2r          ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_l_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_h_2r   ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_l_2r          ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_h_2r          ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_l_2r           ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_h_2r           ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|fifo_contains_ones_n                                                                           ; 3       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n                                                                     ; 5       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[0]                                                                                                                                                                    ; 6       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|fifo_contains_ones_n                                         ; 4       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]                                                                                                                                                                                         ; 10      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                               ; 5       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p|counter_ffa0                                                                                      ; 3       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity_ff                                                                                         ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_l_r    ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_h_r    ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_l_r    ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_h_r    ; 1       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_l_r    ; 1       ;
; Total number of inverted registers = 210*                                                                                                                                                                                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|a2[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|a2[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|write_req_last                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_twr_last                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_twr                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_latency_counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3|shifted_data_internal[3]                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[0]                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|modulo_count_internal[4]                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_w_minus[2]                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_w_plus[1]                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|readdata[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|readdata[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[5]                                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_must_keep_toggling[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|seq_pll_inc_dec_ccd                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|centre_of_largest_data_valid_window[6]                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|ext_flash_s1_wait_counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[0][0]                                                                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[1][12]                                                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[2][5]                                                                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[3][9]                                                                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[0]                                                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_pin_data_count[0]                                                                                                                                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|phase_dec_counter[6]                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[3]                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 18:1               ; 4 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3|shifted_data_internal[7]                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]                                                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state~203                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|Mux7                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|we_n2~2                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|cpu_ddr_clock_bridge_m1_readdata[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cfgdout[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_share_counter_next_value[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_logic_result[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|dc_data_wr_port_addr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux|ctl_address[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|updated_one_count~19                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|updated_one_count~25                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_share_set_values[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|updated_one_count~27                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|updated_one_count~18                                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|updated_one_count~24                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|dc_data_wr_port_byte_en[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state~54                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux|ctl_be[2]                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux|ctl_be[6]                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state~302                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|Selector4                                                                                                                                                                                                                                                                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|Selector3                                                                                                                                                                                                                                                                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|Selector7                                                                                                                                                                                                                                                                                                                                                                           ;
; 18:1               ; 4 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; No         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector3                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                  ;
; CUT               ; ON    ; *    ; data_in_d1                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                          ;
; CUT               ; ON    ; *    ; data_in_d1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                              ;
; CUT               ; ON    ; *    ; data_in_d1                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                        ;
; CUT               ; ON    ; *    ; data_in_d1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                                                                                        ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; ir_out[1]                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; ir_out[0]                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; ir_out[0]~reg0                                                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; debugack_sync1                                                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; monitor_ready_sync1                                                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; ir_out[1]~reg0                                                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]~reg0                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]~reg0                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]~reg0                                                                                                                                                                                                               ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxuir                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]~reg0                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]~reg0                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[0]                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[1]                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; uir_sync3                                                                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; uir_sync2                                                                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; uir_sync1                                                                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxdr                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; prejxdr                                                                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; udr_sync3                                                                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; udr_sync2                                                                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; udr_sync1                                                                                                                                                                                                                            ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; -                                                                                                                          ;
; POWER_UP_LEVEL                  ; HIGH                                                                              ; -               ; rdemp_eq_comp_lsb_aeb                                                                                                      ;
; POWER_UP_LEVEL                  ; HIGH                                                                              ; -               ; rdemp_eq_comp_msb_aeb                                                                                                      ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a                                                                                                   ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_dd9:dffpipe9|dffe10a*         ; -               ; -                                                                                                                          ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                                                                                    ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_cd9:dffpipe6|dffe7a*  ; -               ; -                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                                                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; -                                                                                                                    ;
; POWER_UP_LEVEL                  ; HIGH                                                                              ; -               ; rdemp_eq_comp_lsb_aeb                                                                                                ;
; POWER_UP_LEVEL                  ; HIGH                                                                              ; -               ; rdemp_eq_comp_msb_aeb                                                                                                ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                                                                                            ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a*        ; -               ; -                                                                                                                    ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                                                                              ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe6|dffe7a*  ; -               ; -                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                  ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                     ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                            ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                                ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                                ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0 ;
+-------------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From                      ; To                                                                                                                                              ;
+-------------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]                                                                                                                             ;
; CUT               ; ON    ; *                         ; slave_readdata[15]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[14]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[13]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[12]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[11]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[10]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[9]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[8]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[7]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[6]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[5]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[4]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[3]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[2]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[1]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[0]                                                                                                                               ;
; CUT               ; ON    ; *                         ; unxmaster_read_donexx0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; unxmaster_read_donexx0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_read_done_sync                                                                                                                           ;
; CUT               ; ON    ; *                         ; unxmaster_write_donexx1                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; unxmaster_write_donexx1                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_write_done_sync                                                                                                                          ;
; CUT               ; ON    ; *                         ; unxslave_read_requestxx2                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; unxslave_read_requestxx2                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_read_request_sync                                                                                                                         ;
; CUT               ; ON    ; *                         ; unxslave_write_requestxx3                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; unxslave_write_requestxx3                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_write_request_sync                                                                                                                        ;
; CUT               ; ON    ; *                         ; slave_readdata[15]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[14]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[13]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[12]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[11]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[10]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[9]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[8]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[7]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[6]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[5]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[4]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[3]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[2]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[1]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[0]~reg0                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[15]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[15]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[14]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[14]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[13]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[13]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[12]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[12]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[11]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[11]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[10]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[10]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[9]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[9]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[8]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[8]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[7]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[7]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[6]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[6]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[5]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[5]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[4]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[4]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[3]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[3]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[2]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[2]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[1]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[1]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[0]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[0]                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]~reg0                                                                                                                        ;
; CUT               ; ON    ; slave_address_d1[3]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[3]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[2]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[2]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[1]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[1]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[0]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[0]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]~reg0                                                                                                                          ;
; CUT               ; ON    ; slave_nativeaddress_d1[2] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[2]                                                                                                                       ;
; CUT               ; ON    ; slave_nativeaddress_d1[1] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[1]                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]~reg0                                                                                                                       ;
; CUT               ; ON    ; slave_nativeaddress_d1[0] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[0]                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]~reg0                                                                                                                    ;
; CUT               ; ON    ; slave_byteenable_d1[1]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[1]                                                                                                                          ;
; CUT               ; ON    ; slave_byteenable_d1[0]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[0]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]~reg0                                                                                                                       ;
+-------------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                                                                                                                                                                                        ;
+-------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                                                                                                                                                                             ;
; CUT               ; ON    ; data_in_d1 ; *                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                                                                                                                                                                                ;
+-------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1 ;
+-------------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From                      ; To                                                                                                                                              ;
+-------------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[7]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[6]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[5]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[4]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[3]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[2]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[5]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[4]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[3]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[31]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[30]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[29]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[28]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[27]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[26]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[25]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[24]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[23]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[22]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[21]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[20]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[19]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[18]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[17]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[16]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]                                                                                                                             ;
; CUT               ; ON    ; *                         ; slave_readdata[31]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[30]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[29]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[28]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[27]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[26]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[25]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[24]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[23]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[22]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[21]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[20]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[19]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[18]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[17]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[16]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[15]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[14]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[13]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[12]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[11]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[10]                                                                                                                              ;
; CUT               ; ON    ; *                         ; slave_readdata[9]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[8]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[7]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[6]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[5]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[4]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[3]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[2]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[1]                                                                                                                               ;
; CUT               ; ON    ; *                         ; slave_readdata[0]                                                                                                                               ;
; CUT               ; ON    ; *                         ; unxmaster_read_donexx0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; unxmaster_read_donexx0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_read_done_sync                                                                                                                           ;
; CUT               ; ON    ; *                         ; unxmaster_write_donexx1                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; unxmaster_write_donexx1                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_write_done_sync                                                                                                                          ;
; CUT               ; ON    ; *                         ; unxslave_read_requestxx2                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; unxslave_read_requestxx2                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_read_request_sync                                                                                                                         ;
; CUT               ; ON    ; *                         ; unxslave_write_requestxx3                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; unxslave_write_requestxx3                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_write_request_sync                                                                                                                        ;
; CUT               ; ON    ; *                         ; slave_readdata[31]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[30]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[29]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[28]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[27]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[26]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[25]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[24]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[23]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[22]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[21]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[20]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[19]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[18]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[17]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[16]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[15]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[14]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[13]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[12]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[11]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[10]~reg0                                                                                                                         ;
; CUT               ; ON    ; *                         ; slave_readdata[9]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[8]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[7]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[6]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[5]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[4]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[3]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[2]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[1]~reg0                                                                                                                          ;
; CUT               ; ON    ; *                         ; slave_readdata[0]~reg0                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[31]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[31]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[30]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[30]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[29]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[29]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[28]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[28]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[27]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[27]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[26]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[26]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[25]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[25]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[24]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[24]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[23]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[23]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[22]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[22]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[21]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[21]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[20]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[20]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[19]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[19]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[18]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[18]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[17]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[17]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[16]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[16]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[15]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[15]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[14]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[14]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[13]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[13]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[12]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[12]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[11]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[11]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[10]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[10]                                                                                                                          ;
; CUT               ; ON    ; slave_writedata_d1[9]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[9]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[8]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[8]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[7]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[7]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[6]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[6]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[5]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[5]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[4]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[4]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[3]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[3]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[2]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[2]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[1]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[1]                                                                                                                           ;
; CUT               ; ON    ; slave_writedata_d1[0]     ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[0]                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[31]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[30]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[29]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[28]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[27]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[26]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[25]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[24]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[23]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[22]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[21]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[20]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[19]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[18]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[17]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[16]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]~reg0                                                                                                                        ;
; CUT               ; ON    ; slave_address_d1[7]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[7]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[6]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[6]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[5]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[5]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[4]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[4]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[3]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[3]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[2]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[2]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[1]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[1]                                                                                                                             ;
; CUT               ; ON    ; slave_address_d1[0]       ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[0]                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[7]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[6]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[5]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[4]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]~reg0                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]~reg0                                                                                                                          ;
; CUT               ; ON    ; slave_nativeaddress_d1[5] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[5]                                                                                                                       ;
; CUT               ; ON    ; slave_nativeaddress_d1[4] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[4]                                                                                                                       ;
; CUT               ; ON    ; slave_nativeaddress_d1[3] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[3]                                                                                                                       ;
; CUT               ; ON    ; slave_nativeaddress_d1[2] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[2]                                                                                                                       ;
; CUT               ; ON    ; slave_nativeaddress_d1[1] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[1]                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]~reg0                                                                                                                       ;
; CUT               ; ON    ; slave_nativeaddress_d1[0] ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[0]                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[5]~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[4]~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[3]~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]~reg0                                                                                                                    ;
; CUT               ; ON    ; slave_byteenable_d1[3]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[3]                                                                                                                          ;
; CUT               ; ON    ; slave_byteenable_d1[2]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[2]                                                                                                                          ;
; CUT               ; ON    ; slave_byteenable_d1[1]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[1]                                                                                                                          ;
; CUT               ; ON    ; slave_byteenable_d1[0]    ; *                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[0]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[3]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[2]~reg0                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]~reg0                                                                                                                       ;
+-------------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                                                                                                                                                                                        ;
+-------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                                                                                                                                                                             ;
; CUT               ; ON    ; data_in_d1 ; *                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                                                                                                                                                                                ;
+-------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                            ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                                                                                                                      ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                                                                                                                                 ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                                                                                                                                    ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                                                                                                                    ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE   ; 14130 ; -    ; -                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE   ; 14131 ; -    ; -                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; cke2[0]                                                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL    ; LOW   ; -    ; cke2[0]                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                                                                                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio ;
+-----------------------------+----------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value    ; From            ; To                                                                                                                                                                                                                                                                        ;
+-----------------------------+----------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DQS_FREQUENCY               ; 133.0MHz ; -               ; dqs[0].dqs_obuf                                                                                                                                                                                                                                                           ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[0].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[1].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[2].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[3].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[4].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[5].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[6].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[7].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dm[0].dm_obuf                                                                                                                                                                                                                                                             ;
; DQS_FREQUENCY               ; 133.0MHz ; -               ; dqs[1].dqs_obuf                                                                                                                                                                                                                                                           ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[0].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[1].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[2].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[3].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[4].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[5].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[6].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[7].dq_ibuf                                                                                                                                                                                                                                                ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dm[1].dm_obuf                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[1]~reg0                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[0]~reg0                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[2]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[3]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[4]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[5]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[6]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[7]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[8]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[9]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[10]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[11]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[12]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[13]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[14]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[15]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[0]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[1]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[2]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[3]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[4]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[5]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[6]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[7]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[8]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[9]~reg0                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[10]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[11]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[12]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[13]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[14]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[15]~reg0                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[2]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[3]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[4]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[5]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[6]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[7]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[8]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[9]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[10]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[11]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[12]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[13]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[14]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[15]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[2]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[3]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[4]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[5]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[6]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[7]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[8]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[9]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[10]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[11]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[12]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[13]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[14]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[15]                                                                                                                                                                                                                                                           ;
+-----------------------------+----------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER       ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[0]                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[0]                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r2[0]                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r3[0]                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[1]                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[1]                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r2[1]                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r3[1]                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[3]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[2]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[1]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[3]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[2]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[1]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[3]                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[3]                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[2]                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[2]                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[1]                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[1]                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[0]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[1]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[2]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[3]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[4]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[5]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[6]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[7]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[8]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[9]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[10]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[11]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[12]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[13]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[14]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[15]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_2x_r1                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[0]                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[0]                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[0]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[0]                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[1]                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[2]                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[3]                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[0]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[1]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[2]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[3]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[4]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[5]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[6]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[7]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[8]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[9]~reg0                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[10]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[0]~reg0                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[11]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[1]~reg0                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[12]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[1]~reg0                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[13]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[14]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[15]~reg0                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_1x_r                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_2x_r2                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; dm_sel                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[0]~reg0                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[1]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[2]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[3]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[1]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[2]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[3]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[1]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[2]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[3]                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk ;
+-------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value          ; From ; To                                                                                                                                                                                                                                                                                          ;
+-------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE   ; R101,C104      ; -    ; -                                                                                                                                                                                                                                                                                           ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; ac_clk_2x                                                                                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; measure_clk_2x                                                                                                                                                                                                                                                                              ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; mem_clk_2x                                                                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; phy_clk_1x                                                                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; postamble_clk_2x                                                                                                                                                                                                                                                                            ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; resync_clk_2x                                                                                                                                                                                                                                                                               ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; cs_n_clk_2x                                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; write_clk_2x                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; clk_div_reset_ams_n                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on             ; -    ; clk_div_reset_ams_n_r                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reconfig_reset_ams_n                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on             ; -    ; scan_clk                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_inc_dec_ccd                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[2]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[1]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[0]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[2]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[1]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ams                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_r                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_3r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse_r                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse_2r                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on             ; -    ; reset_master_ams                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on             ; -    ; global_pre_clear                                                                                                                                                                                                                                                                            ;
+-------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2 ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                             ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED                ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                ;
; PLL_PHASE_RECONFIG_COUNTER_REMAP_LCELL ; 0           ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le4 ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                             ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED                ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                ;
; PLL_PHASE_RECONFIG_COUNTER_REMAP_LCELL ; 1           ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le5 ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                             ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED                ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                ;
; PLL_PHASE_RECONFIG_COUNTER_REMAP_LCELL ; 2           ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                      ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D103        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D102        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL  ; C106  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_INPUT_REGISTER        ; HIGH  ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                                         ;
; DDIO_INPUT_REGISTER        ; LOW   ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                                         ;
; MEGAFUNCTION_GENERATED_TRI ; ON    ; -    ; tri_buf1a                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER         ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER      ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER      ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER       ; LOW         ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                      ;
; DDIO_INPUT_REGISTER       ; HIGH        ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D103        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; C106        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D102        ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEGAFUNCTION_GENERATED_TRI ; ON    ; -    ; tri_buf1a                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1 ;
+----------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1 ;
+----------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1 ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1 ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; MUX_RESTRUCTURE                  ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1 ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1 ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                   ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1 ;
+----------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[1]                                                                                                                                                                                                                                                               ;
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[0]                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; adsc_n_to_the_ssram                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[3]                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[2]                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[1]                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[0]                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bwe_n_to_the_ssram                                                                                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; chipenable1_n_to_the_ssram                                                                                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[23]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[22]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[21]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[20]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[19]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[18]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[17]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[16]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[15]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[14]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[13]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[12]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[11]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[10]                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[9]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[8]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[7]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[6]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[5]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[4]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[3]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[2]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[1]                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[0]                                                                                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[31]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[30]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[29]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[28]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[27]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[26]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[25]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[24]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[23]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[22]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[21]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[20]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[19]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[18]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[17]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[16]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[15]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[14]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[13]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[12]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[11]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[10]                                                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[9]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[8]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[7]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[6]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[5]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[4]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[3]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[2]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[1]                                                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[0]                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; outputenable_n_to_the_ssram                                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash                                                                                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash~reg0                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; chipenable1_n_to_the_ssram~reg0                                                                                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[31]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[30]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[29]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[28]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[27]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[26]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[25]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[24]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[23]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[22]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[21]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[20]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[19]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[18]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[17]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[16]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[15]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[14]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[13]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[12]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[11]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[10]~reg0                                                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[9]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[8]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[7]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[6]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[5]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[4]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[3]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[2]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[1]~reg0                                                                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[0]~reg0                                                                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[31]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[30]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[29]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[28]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[27]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[26]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[25]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[24]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[23]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[22]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[21]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[20]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[19]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[18]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[17]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[16]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[15]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[14]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[13]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[12]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[11]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[10]                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[9]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[8]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[7]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[6]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[5]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[4]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[3]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[2]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[1]                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[0]                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash~reg0                                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash~reg0                                                                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[23]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[22]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[21]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[20]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[19]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[18]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[17]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[16]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[15]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[14]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[13]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[12]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[11]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[10]~reg0                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[9]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[8]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[7]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[6]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[5]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[4]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[3]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[2]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[1]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[0]~reg0                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; adsc_n_to_the_ssram~reg0                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; outputenable_n_to_the_ssram~reg0                                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bwe_n_to_the_ssram~reg0                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[3]~reg0                                                                                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[2]~reg0                                                                                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[1]~reg0                                                                                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[0]~reg0                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart ;
+---------------------------+---------------------+------+--------------------------------------------------------------------------+
; Assignment                ; Value               ; From ; To                                                                       ;
+---------------------------+---------------------+------+--------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -                                                                        ;
+---------------------------+---------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                    ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                    ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; not_areset                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5 ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                                                                                                ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6 ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                                                                                                ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; -                                                                                                                                ;
; POWER_UP_LEVEL                  ; HIGH                                                                              ; -               ; rdemp_eq_comp_lsb_aeb                                                                                                            ;
; POWER_UP_LEVEL                  ; HIGH                                                                              ; -               ; rdemp_eq_comp_msb_aeb                                                                                                            ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a                                                                                                         ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe9|dffe10a*         ; -               ; -                                                                                                                                ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                                                                                          ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a*  ; -               ; -                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                              ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                                 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_fic:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                       ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                                        ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                                           ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                                            ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                                           ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                                            ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; -                                                                                                                          ;
; POWER_UP_LEVEL                  ; HIGH                                                                              ; -               ; rdemp_eq_comp_lsb_aeb                                                                                                      ;
; POWER_UP_LEVEL                  ; HIGH                                                                              ; -               ; rdemp_eq_comp_msb_aeb                                                                                                      ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                                                                                                  ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a*        ; -               ; -                                                                                                                          ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                                                                                    ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe6|dffe7a*  ; -               ; -                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                                                                                                                                    ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                                                                                                                                               ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                                                                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                                                                                                                                    ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                                                                                                                                               ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                                                                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                                                                                                                                                                     ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                                                                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                                                                                                                                    ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                                                                                                                                               ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                                                                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_3id1      ; Untyped                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                               ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                                                                                             ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 23                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 23                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_b4g1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                            ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                                                                                          ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2of1      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                                                                                 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_26f1      ; Untyped                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                                                                                 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_36f1      ; Untyped                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                               ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_dc_tag_ram.mif ; String                                                                                                                             ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 19                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 19                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; cpu_dc_tag_ram.mif   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_2df1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                           ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                           ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_bcf1      ; Untyped                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_i2d1      ; Untyped                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                               ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                            ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                                                                     ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                                                                     ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                            ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                        ; mult_add_dfr2     ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                            ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                               ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                            ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                                                                     ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                                                                            ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                                                                     ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                            ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                        ; mult_add_ffr2     ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                            ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                                                                                      ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                                                                                    ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III                     ; Untyped                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_6472                 ; Untyped                                                                                                                                                                                                                                         ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; LPM_WIDTH               ; 84          ; Signed Integer                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_tsf1 ; Untyped                                                                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                  ;
; LPM_WIDTH               ; 33          ; Signed Integer                                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                  ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                         ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                  ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_u1g1 ; Untyped                                                                                                                                                                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value       ; Type                                                                                                                                                                                                                                                                               ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; glocal_data_bits      ; 64          ; Signed Integer                                                                                                                                                                                                                                                                     ;
; glocal_burst_len      ; 1           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; glocal_burst_len_bits ; 1           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; glocal_avalon_if      ; true        ; String                                                                                                                                                                                                                                                                             ;
; gdwidth_ratio         ; 4           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; gmem_type             ; ddr_sdram   ; String                                                                                                                                                                                                                                                                             ;
; gmem_chipsels         ; 1           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; gmem_chip_bits        ; 1           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; gmem_row_bits         ; 13          ; Signed Integer                                                                                                                                                                                                                                                                     ;
; gmem_bank_bits        ; 2           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; gmem_col_bits         ; 9           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; gmem_dq_per_dqs       ; 8           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; gmem_pch_bit          ; 10          ; Signed Integer                                                                                                                                                                                                                                                                     ;
; gmem_odt_ranks        ; 1           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; greg_dimm             ; false       ; String                                                                                                                                                                                                                                                                             ;
; gextra_pipeline_regs  ; false       ; String                                                                                                                                                                                                                                                                             ;
; gaddr_cmd_negedge     ; false       ; String                                                                                                                                                                                                                                                                             ;
; gfamily               ; Cyclone III ; String                                                                                                                                                                                                                                                                             ;
; gresynch_cycle        ; 1           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ginter_resynch        ; false       ; String                                                                                                                                                                                                                                                                             ;
; guser_refresh         ; false       ; String                                                                                                                                                                                                                                                                             ;
; gpipeline_readdata    ; false       ; String                                                                                                                                                                                                                                                                             ;
; gstratix_dll_control  ; false       ; String                                                                                                                                                                                                                                                                             ;
; gDENALI_ODT_TEST_MODE ; false       ; String                                                                                                                                                                                                                                                                             ;
; gUSE_CUSTOM_INIT_SEQ  ; false       ; String                                                                                                                                                                                                                                                                             ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if ;
+---------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value       ; Type                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; glocal_data_bits    ; 64          ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; gfamily             ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                             ;
; gmem_dq_per_dqs     ; 8           ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; glpm_showahead_mode ; OFF         ; String                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                              ;
; lpm_width               ; 72          ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_l2f1 ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf ;
+-----------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value   ; Type                                                                                                                                                                                                                                                                                                               ;
+-----------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; glocal_data_bits      ; 64      ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; glocal_burst_len      ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; glocal_burst_len_bits ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; gfamily               ; Stratix ; String                                                                                                                                                                                                                                                                                                             ;
; gmem_chip_bits        ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; gmem_row_bits         ; 13      ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; gmem_bank_bits        ; 2       ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; gmem_col_bits         ; 9       ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; gbuffer_bits          ; 29      ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+-----------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gwidth         ; 29    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; gdepth         ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; gmem_row_bits  ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; gmem_bank_bits ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_row_bits  ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; gmem_bank_bits ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; gmem_bank_bits ; 2         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; gmem_type      ; ddr_sdram ; String                                                                                                                                                                                                                                                                                                                               ;
; gdwidth_ratio  ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; gmem_bank_bits ; 2         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; gmem_type      ; ddr_sdram ; String                                                                                                                                                                                                                                                                                                                               ;
; gdwidth_ratio  ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; gmem_bank_bits ; 2         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; gmem_type      ; ddr_sdram ; String                                                                                                                                                                                                                                                                                                                               ;
; gdwidth_ratio  ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; gmem_bank_bits ; 2         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; gmem_type      ; ddr_sdram ; String                                                                                                                                                                                                                                                                                                                               ;
; gdwidth_ratio  ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst ;
+------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value         ; Type                                                                                                                                                                                                                                                        ;
+------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AC_PHASE                           ; MEM_CLK       ; String                                                                                                                                                                                                                                                      ;
; ADDR_CMD_ADD_INTERMEDIATE_REGS     ; FALSE         ; String                                                                                                                                                                                                                                                      ;
; ADDR_CMD_ADD_1T                    ; FALSE         ; String                                                                                                                                                                                                                                                      ;
; ADDR_CMD_NEGEDGE_EN                ; TRUE          ; String                                                                                                                                                                                                                                                      ;
; ADDR_CMD_2T_EN                     ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; ADDR_COUNT_WIDTH                   ; 4             ; Signed Integer                                                                                                                                                                                                                                              ;
; BIDIR_DPINS                        ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; CAPTURE_MIMIC_PATH                 ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; CLOCK_INDEX_WIDTH                  ; 3             ; Signed Integer                                                                                                                                                                                                                                              ;
; DDR_MIMIC_PATH_EN                  ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; DEDICATED_MEMORY_CLK_EN            ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; DLL_EXPORT_IMPORT                  ; EXPORT        ; String                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE              ; LOW           ; String                                                                                                                                                                                                                                                      ;
; DLL_DELAY_CHAIN_LENGTH             ; 12            ; Signed Integer                                                                                                                                                                                                                                              ;
; DQS_OUT_MODE                       ; DELAY_CHAIN2  ; String                                                                                                                                                                                                                                                      ;
; DQS_PHASE                          ; 6000          ; Signed Integer                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                  ; 2             ; Signed Integer                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                       ; 4             ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_DEBUG                       ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; FAMILY                             ; Cyclone III   ; String                                                                                                                                                                                                                                                      ;
; GENERATE_WRITE_DQS                 ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; LOCAL_IF_CLK_PS                    ; 15037         ; Signed Integer                                                                                                                                                                                                                                              ;
; LOCAL_IF_AWIDTH                    ; 22            ; Signed Integer                                                                                                                                                                                                                                              ;
; LOCAL_IF_BURST_LENGTH              ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; LOCAL_IF_DWIDTH                    ; 64            ; Signed Integer                                                                                                                                                                                                                                              ;
; LOCAL_IF_DRATE                     ; HALF          ; String                                                                                                                                                                                                                                                      ;
; LOCAL_IF_TYPE_AVALON_STR           ; true          ; String                                                                                                                                                                                                                                                      ;
; LOCAL_BURST_LEN_BITS               ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_ADDR_CMD_BUS_COUNT             ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_TCL                            ; 3.0           ; String                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                     ; DDR           ; String                                                                                                                                                                                                                                                      ;
; MEM_IF_DQSN_EN                     ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_DWIDTH                      ; 16            ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_ROWADDR_WIDTH               ; 13            ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_BANKADDR_WIDTH              ; 2             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_PHY_NAME                    ; STRATIXII_DQS ; String                                                                                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH                    ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_BE_WIDTH                    ; 8             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_DM_WIDTH                    ; 2             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_DM_PINS_EN                  ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_DQ_PER_DQS                  ; 8             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_DQS_CAPTURE_EN              ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_DQS_WIDTH                   ; 2             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                      ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_POSTAMBLE_EN_WIDTH          ; 2             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_CLK_PAIR_COUNT              ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_CLK_PS                      ; 7518          ; Signed Integer                                                                                                                                                                                                                                              ;
; MEM_IF_CLK_PS_STR                  ; 7518 ps       ; String                                                                                                                                                                                                                                                      ;
; MIF_FILENAME                       ; PLL.MIF       ; String                                                                                                                                                                                                                                                      ;
; MIMIC_DEBUG_EN                     ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; MIMIC_PATH_TRACKING_EN             ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; NUM_MIMIC_SAMPLE_CYCLES            ; 6             ; Signed Integer                                                                                                                                                                                                                                              ;
; NUM_DEBUG_SAMPLES_TO_STORE         ; 4096          ; Signed Integer                                                                                                                                                                                                                                              ;
; ODT_ADD_1T                         ; FALSE         ; String                                                                                                                                                                                                                                                      ;
; PLL_EXPORT_IMPORT                  ; NONE          ; String                                                                                                                                                                                                                                                      ;
; PLL_REF_CLK_PS                     ; 20000         ; Signed Integer                                                                                                                                                                                                                                              ;
; PLL_STEPS_PER_CYCLE                ; 64            ; Signed Integer                                                                                                                                                                                                                                              ;
; PLL_TYPE                           ; ENHANCED      ; String                                                                                                                                                                                                                                                      ;
; PLL_RECONFIG_PORTS_EN              ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; POSTAMBLE_INITIAL_LAT              ; 16            ; Signed Integer                                                                                                                                                                                                                                              ;
; POSTAMBLE_AWIDTH                   ; 6             ; Signed Integer                                                                                                                                                                                                                                              ;
; POSTAMBLE_CALIBRATION_AND_SETUP_EN ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; POSTAMBLE_HALFT_EN                 ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; POSTAMBLE_RESYNC_LAT_CTL_EN        ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; RDP_INITIAL_LAT                    ; 6             ; Signed Integer                                                                                                                                                                                                                                              ;
; RDP_RESYNC_LAT_CTL_EN              ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; RESYNC_CALIBRATION_AND_SETUP_EN    ; 1             ; Signed Integer                                                                                                                                                                                                                                              ;
; RESYNC_CALIBRATE_ONLY_ONE_BIT_EN   ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; RESYNC_PIPELINE_DEPTH              ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; READ_LAT_WIDTH                     ; 5             ; Signed Integer                                                                                                                                                                                                                                              ;
; SPEED_GRADE                        ; C3            ; String                                                                                                                                                                                                                                                      ;
; TRAINING_DATA_WIDTH                ; 32            ; Signed Integer                                                                                                                                                                                                                                              ;
; SCAN_CLK_DIVIDE_BY                 ; 2             ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_MEM_CLK_FOR_ADDR_CMD_CLK       ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_DDR3_SEQUENCER              ; FALSE         ; String                                                                                                                                                                                                                                                      ;
; QDRII_MEM_DLL_NUM_CLK_CYCLES       ; 2048          ; Signed Integer                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                ; 6             ; Signed Integer                                                                                                                                                                                                                                              ;
; REG_DIMM                           ; 0             ; Signed Integer                                                                                                                                                                                                                                              ;
+------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio ;
+---------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value        ; Type                                                                                                                                                                                                                                                                                                            ;
+---------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_CLK_PS             ; 7518         ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_BANKADDR_WIDTH     ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DWIDTH             ; 16           ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DM_PINS_EN         ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH           ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DQ_PER_DQS         ; 8            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DQS_CAPTURE_EN     ; 0            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH          ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_POSTAMBLE_EN_WIDTH ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_ROWADDR_WIDTH      ; 13           ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; DLL_DELAY_BUFFER_MODE     ; LOW          ; String                                                                                                                                                                                                                                                                                                          ;
; DQS_OUT_MODE              ; DELAY_CHAIN2 ; String                                                                                                                                                                                                                                                                                                          ;
; DQS_PHASE                 ; 6000         ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+---------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp ;
+-----------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                                                                                                                                                                                    ;
+-----------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_COUNT_WIDTH      ; 4             ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; BIDIR_DPINS           ; 1             ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO          ; 4             ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; MEM_IF_CLK_PS         ; 7518          ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; FAMILY                ; Cyclone III   ; String                                                                                                                                                                                                                                                                                                                  ;
; LOCAL_IF_DWIDTH       ; 64            ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; MEM_IF_DQ_PER_DQS     ; 8             ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH      ; 2             ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; MEM_IF_DWIDTH         ; 16            ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; MEM_IF_PHY_NAME       ; STRATIXII_DQS ; String                                                                                                                                                                                                                                                                                                                  ;
; RDP_INITIAL_LAT       ; 6             ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; RDP_RESYNC_LAT_CTL_EN ; 0             ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; RESYNC_PIPELINE_DEPTH ; 0             ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+-----------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_7ch1      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIDIR_DPINS        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; LOCAL_IF_DRATE     ; HALF  ; String                                                                                                                                                                                                                                                                                                                                                ;
; LOCAL_IF_DWIDTH    ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; MEM_IF_DM_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; MEM_IF_DQ_PER_DQS  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; MEM_IF_DQS_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; GENERATE_WRITE_DQS ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; MEM_IF_DWIDTH      ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DWIDTH_RATIO       ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; MEM_IF_DM_PINS_EN  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUM_DUPLICATE_REGS ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DWIDTH_RATIO           ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; MEM_ADDR_CMD_BUS_COUNT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; MEM_IF_BANKADDR_WIDTH  ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; MEM_IF_MEMTYPE         ; DDR   ; String                                                                                                                                                                                                                                                                                                                      ;
; MEM_IF_ROWADDR_WIDTH   ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk ;
+------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value        ; Type                                                                                                                                                                                                                                                                                                            ;
+------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AC_PHASE                     ; MEM_CLK      ; String                                                                                                                                                                                                                                                                                                          ;
; CLOCK_INDEX_WIDTH            ; 3            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CAPTURE_MIMIC_PATH           ; 0            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; DDR_MIMIC_PATH_EN            ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; DEDICATED_MEMORY_CLK_EN      ; 0            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; DLL_EXPORT_IMPORT            ; EXPORT       ; String                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO                 ; 4            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; LOCAL_IF_CLK_PS              ; 15037        ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT        ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_CLK_PS                ; 7518         ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH              ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DQ_PER_DQS            ; 8            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH             ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MEM_IF_DWIDTH                ; 16           ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; MIF_FILENAME                 ; PLL.MIF      ; String                                                                                                                                                                                                                                                                                                          ;
; PLL_EXPORT_IMPORT            ; NONE         ; String                                                                                                                                                                                                                                                                                                          ;
; PLL_REF_CLK_PS               ; 20000        ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; PLL_TYPE                     ; ENHANCED     ; String                                                                                                                                                                                                                                                                                                          ;
; SPEED_GRADE                  ; C3           ; String                                                                                                                                                                                                                                                                                                          ;
; DLL_DELAY_BUFFER_MODE        ; LOW          ; String                                                                                                                                                                                                                                                                                                          ;
; DLL_DELAY_CHAIN_LENGTH       ; 12           ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; DQS_OUT_MODE                 ; DELAY_CHAIN2 ; String                                                                                                                                                                                                                                                                                                          ;
; DQS_PHASE                    ; 6000         ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; SCAN_CLK_DIVIDE_BY           ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; USE_MEM_CLK_FOR_ADDR_CMD_CLK ; 0            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PLL_TYPE                      ; Fast              ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK4_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK3_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK2_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK1_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK0_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK4_DIVIDE_BY                ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK3_DIVIDE_BY                ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK2_DIVIDE_BY                ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK1_DIVIDE_BY                ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK0_DIVIDE_BY                ; 100               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK2_PHASE_SHIFT              ; -1880             ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; M                             ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; N                             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; M2                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; N2                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SS                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCANCLK                  ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_PHASEDONE                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_PHASESTEP                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                ; altpll_hpf2       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE      ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 117               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 3                 ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p ;
+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; OE_REG                   ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; INTENDED_DEVICE_FAMILY   ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY            ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER           ; ddio_bidir_cmg ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n ;
+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; OE_REG                   ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; INTENDED_DEVICE_FAMILY   ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY            ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER           ; ddio_bidir_gve ; Untyped                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:poa_clk_pipe ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst ;
+----------------------------------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                     ; Value    ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width_ratio                                   ; 4        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; pll_phases                                         ; 64       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; training_data_width                                ; 32       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; latency_counter_width                              ; 5        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; memory_controller_avalon_interface                 ; true     ; String                                                                                                                                                                                                                                                                                                                                            ;
; memory_controller_maximum_burst_length             ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; memory_controller_maximum_burst_length_width       ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; memory_controller_address_width                    ; 22       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; memory_controller_data_width                       ; 64       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; clock_index_width                                  ; 3        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; clock_cycles_between_measure_clock_phase_detection ; 20000000 ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; metastability_guard_registers                      ; 2        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; enable_resynchronisation_calibration_and_setup     ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; enable_one_bit_resynchronisation_calibration       ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; enable_postamble_calibration_and_setup             ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; enable_tracking                                    ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; enable_internal_ram_power_up_initialisation        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; enable_debugging_information                       ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; enable_v72_rsu                                     ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length             ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; delay_chain_length_index_width ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; delay_chain_first_index        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; delay_value_index_width        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1 ;
+----------------------------------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; external_ram_data_width                                        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; data_width_ratio                                               ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; training_data_width                                            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; training_data_index_width                                      ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; training_data_width_divided_by_data_width_ratio                ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_avalon_interface                             ; true  ; String                                                                                                                                                                                                                                                                                                                                                                               ;
; memory_controller_maximum_burst_length                         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_maximum_burst_length_width                   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_address_width                                ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_data_width                                   ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_maximum_write_and_read_address               ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_write_and_read_address_width                 ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_maximum_beat_index                           ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_beat_index_width                             ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_maximum_beat_within_burst_index              ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_beat_within_burst_index_representation_width ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2 ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3 ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1 ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width_ratio                ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; external_ram_data_maximum_index ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; external_ram_data_index_width   ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; pll_phase_maximum_index         ; 63    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; pll_phase_index_width           ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; clock_index_width               ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; internal_ram_address_width      ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2 ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3 ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1 ;
+--------------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_controller_avalon_interface               ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; memory_controller_maximum_burst_length           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; memory_controller_maximum_burst_length_width     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; memory_controller_address_width                  ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; memory_controller_maximum_write_and_read_address ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; memory_controller_write_and_read_address_width   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; enable_issue_one_extra_read_command              ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1 ;
+-------------------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_controller_data_width                                ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; data_width_ratio                                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; external_ram_data_width                                     ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; external_ram_data_index_width                               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; training_data_width                                         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; latency_counter_width                                       ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; memory_controller_maximum_read_commands_issued              ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; memory_controller_read_commands_issued_representation_width ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; enable_one_extra_read_command_issued                        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_right_register_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_right_register_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_right_register_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_right_register_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1 ;
+----------------------------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                                       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width_ratio                                                     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; external_ram_data_width                                              ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; external_ram_data_representation_width                               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; external_ram_data_maximum_index                                      ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; external_ram_data_index_width                                        ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pll_phases                                                           ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pll_phase_maximum_index                                              ; 63    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pll_phase_index_width                                                ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; centre_of_data_valid_window_maximum_index                            ; 127   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; centre_of_data_valid_window_representation_width                     ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; clock_index_width                                                    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; internal_ram_address_width                                           ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; internal_ram_last_resynchronisation_calibration_address              ; 2047  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; internal_ram_data_width                                              ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; internal_ram_read_latency                                            ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; internal_ram_read_latency_representation_width                       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; training_data_width_divided_by_data_width_ratio                      ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; training_data_width_divided_by_data_width_ratio_representation_width ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; enable_internal_ram                                                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw ;
+--------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; centre_of_data_valid_window_maximum_index        ; 127   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; centre_of_data_valid_window_representation_width ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; enable_input_controlled_decrement                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; increment_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; modulo           ; 128   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; increment_signed         ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; addend2_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length_index_width ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
; delay_chain_length             ; 31    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length             ; 31    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; delay_chain_length_index_width ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; delay_chain_first_index        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; delay_value_index_width        ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1 ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length             ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; delay_chain_length_index_width ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; delay_chain_first_index        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; delay_value_index_width        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1 ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length             ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; delay_chain_length_index_width ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; delay_chain_first_index        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; delay_value_index_width        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1 ;
+----------------------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                                 ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width_ratio                                               ; 4        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; pll_phases                                                     ; 64       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; pll_phase_representation_width                                 ; 7        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; pll_phase_maximum_index                                        ; 63       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; pll_phase_index_width                                          ; 6        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; clock_index_width                                              ; 3        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; clock_cycles_between_measure_clock_phase_detection             ; 20000000 ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; clock_cycles_between_measure_clock_phase_detection_index_width ; 25       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; enable_adjust_clock_by_at_most_one_pll_phase                   ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2 ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1 ;
+-------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; centre_of_data_valid_window_maximum_index ; 63    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; centre_of_data_valid_window_index_width   ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2 ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; increment_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; modulo           ; 128   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; addend2_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; subtrahend_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; addend2_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1 ;
+-------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phases                  ; 128   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; phase_index_width       ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; enable_output_registers ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3 ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_MIMIC_SAMPLE_CYCLES ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; SHIFT_REG_COUNTER_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LOCAL_IF_AWIDTH      ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; LOCAL_IF_DWIDTH      ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; LOCAL_BURST_LEN_BITS ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQ_PER_DQS    ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; MEM_IF_DWIDTH        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                                                                     ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                                                                           ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                                                                          ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                                                                   ;
; LOG2_TXFIFO_DEPTH       ; 3                                ; Signed Integer                                                                                                                           ;
; LOG2_RXFIFO_DEPTH       ; 3                                ; Signed Integer                                                                                                                           ;
; RESERVED                ; 0                                ; Signed Integer                                                                                                                           ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                                                                           ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                                                                           ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                                                                           ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                              ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                                                                                                                           ;
; PLL_TYPE                      ; Fast              ; Untyped                                                                                                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                           ;
; CLK3_MULTIPLY_BY              ; 4                 ; Signed Integer                                                                                                                    ;
; CLK2_MULTIPLY_BY              ; 6                 ; Signed Integer                                                                                                                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                                                    ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                           ;
; CLK3_DIVIDE_BY                ; 5                 ; Signed Integer                                                                                                                    ;
; CLK2_DIVIDE_BY                ; 5                 ; Signed Integer                                                                                                                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                    ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK1_PHASE_SHIFT              ; -2000             ; Untyped                                                                                                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                           ;
; M                             ; 0                 ; Untyped                                                                                                                           ;
; N                             ; 1                 ; Untyped                                                                                                                           ;
; M2                            ; 1                 ; Untyped                                                                                                                           ;
; N2                            ; 1                 ; Untyped                                                                                                                           ;
; SS                            ; 1                 ; Untyped                                                                                                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                           ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                           ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                           ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                           ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                           ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                           ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                           ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                           ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                           ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                           ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                           ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                           ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                           ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                           ;
; M_PH                          ; 0                 ; Untyped                                                                                                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                                                                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                                           ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                                                                                                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                                                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                ; altpll_mjm1       ; Untyped                                                                                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                           ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                                                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                                                                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                    ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                             ;
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                                                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                                                                                                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                                                                                                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cntr_eri    ; Untyped                                                                                                                                                                                                                                                                                    ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                             ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                                                                                                                                                                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                                                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                                                                                                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                                                                                                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cntr_dri    ; Untyped                                                                                                                                                                                                                                                                                    ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                              ;
; LPM_WIDTH               ; 52          ; Signed Integer                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                              ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_4uf1 ; Untyped                                                                                                                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; LPM_WIDTH               ; 33          ; Signed Integer                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_u1g1 ; Untyped                                                                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 3                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                      ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 0                                                                ; Untyped         ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 33          ; Untyped                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_2ng ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                                                                         ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                             ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                                                                 ;
; Entity Instance                       ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                               ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                                                                          ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                                                                                                ;
;     -- WIDTH_B                        ; 16                                                                                                                                                                ;
;     -- WIDTH_RESULT                   ; 32                                                                                                                                                                ;
; Entity Instance                       ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                               ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                                                                          ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                                                                                                ;
;     -- WIDTH_B                        ; 16                                                                                                                                                                ;
;     -- WIDTH_RESULT                   ; 16                                                                                                                                                                ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                                                      ;
; Entity Instance            ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo       ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 84                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                     ;
; Entity Instance            ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo             ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 33                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                     ;
; Entity Instance            ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 52                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                     ;
; Entity Instance            ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo       ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 33                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance            ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                           ;
;     -- lpm_width           ; 72                                                                                                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance            ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                      ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance            ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                      ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 10 13:31:00 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cycloneIII_3c25_niosII_standard -c cycloneIII_3c25_niosII_standard
Info: Found 1 design units, including 1 entities, in source file sysid.v
    Info: Found entity 1: sysid
Info: Found 1 design units, including 1 entities, in source file button_pio.v
    Info: Found entity 1: button_pio
Info: Found 3 design units, including 3 entities, in source file cpu_ddr_clock_bridge.v
    Info: Found entity 1: cpu_ddr_clock_bridge_downstream_fifo
    Info: Found entity 2: cpu_ddr_clock_bridge_upstream_fifo
    Info: Found entity 3: cpu_ddr_clock_bridge
Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_sysclk.v
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_tck.v
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_wrapper.v
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Found 1 design units, including 1 entities, in source file cpu_mult_cell.v
    Info: Found entity 1: cpu_mult_cell
Info: Found 1 design units, including 1 entities, in source file cpu_test_bench.v
    Info: Found entity 1: cpu_test_bench
Info: Found 1 design units, including 1 entities, in source file cycloneIII_3c25_niosII_standard.v
    Info: Found entity 1: cycloneIII_3c25_niosII_standard
Warning (10229): Verilog HDL Expression warning at cycloneIII_3c25_niosII_standard_sopc.v(12120): truncated literal to match 25 bits
Warning (10229): Verilog HDL Expression warning at cycloneIII_3c25_niosII_standard_sopc.v(12272): truncated literal to match 25 bits
Info: Found 56 design units, including 56 entities, in source file cycloneIII_3c25_niosII_standard_sopc.v
    Info: Found entity 1: button_pio_s1_arbitrator
    Info: Found entity 2: cpu_jtag_debug_module_arbitrator
    Info: Found entity 3: button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 4: high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 5: jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 6: sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 7: cpu_data_master_arbitrator
    Info: Found entity 8: cpu_instruction_master_arbitrator
    Info: Found entity 9: rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module
    Info: Found entity 10: rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module
    Info: Found entity 11: cpu_ddr_clock_bridge_s1_arbitrator
    Info: Found entity 12: selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module
    Info: Found entity 13: cpu_ddr_clock_bridge_m1_arbitrator
    Info: Found entity 14: cpu_ddr_clock_bridge_bridge_arbitrator
    Info: Found entity 15: cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator
    Info: Found entity 16: cycloneIII_3c25_niosII_standard_sopc_clock_0_out_arbitrator
    Info: Found entity 17: cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator
    Info: Found entity 18: cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator
    Info: Found entity 19: rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module
    Info: Found entity 20: ddr_sdram_s1_arbitrator
    Info: Found entity 21: cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module
    Info: Found entity 22: rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module
    Info: Found entity 23: rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module
    Info: Found entity 24: flash_ssram_pipeline_bridge_s1_arbitrator
    Info: Found entity 25: flash_ssram_pipeline_bridge_m1_arbitrator
    Info: Found entity 26: flash_ssram_pipeline_bridge_bridge_arbitrator
    Info: Found entity 27: flash_ssram_tristate_bridge_avalon_slave_arbitrator
    Info: Found entity 28: flash_ssram_tristate_bridge_bridge_arbitrator
    Info: Found entity 29: high_res_timer_s1_arbitrator
    Info: Found entity 30: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 31: led_pio_s1_arbitrator
    Info: Found entity 32: rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module
    Info: Found entity 33: pipeline_bridge_before_tristate_bridge_s1_arbitrator
    Info: Found entity 34: pipeline_bridge_before_tristate_bridge_m1_arbitrator
    Info: Found entity 35: pipeline_bridge_before_tristate_bridge_bridge_arbitrator
    Info: Found entity 36: pll_s1_arbitrator
    Info: Found entity 37: remote_update_s1_arbitrator
    Info: Found entity 38: rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module
    Info: Found entity 39: slow_peripheral_bridge_s1_arbitrator
    Info: Found entity 40: slow_peripheral_bridge_m1_arbitrator
    Info: Found entity 41: slow_peripheral_bridge_bridge_arbitrator
    Info: Found entity 42: sys_clk_timer_s1_arbitrator
    Info: Found entity 43: sysid_control_slave_arbitrator
    Info: Found entity 44: cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module
    Info: Found entity 45: cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module
    Info: Found entity 46: cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module
    Info: Found entity 47: cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module
    Info: Found entity 48: cycloneIII_3c25_niosII_standard_sopc
    Info: Found entity 49: ext_flash_lane0_module
    Info: Found entity 50: ext_flash_lane1_module
    Info: Found entity 51: ext_flash
    Info: Found entity 52: ssram_lane0_module
    Info: Found entity 53: ssram_lane1_module
    Info: Found entity 54: ssram_lane2_module
    Info: Found entity 55: ssram_lane3_module
    Info: Found entity 56: ssram
Info: Found 5 design units, including 5 entities, in source file cycloneIII_3c25_niosII_standard_sopc_clock_0.v
    Info: Found entity 1: cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse
    Info: Found entity 2: cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM
    Info: Found entity 3: cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM
    Info: Found entity 4: cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe
    Info: Found entity 5: cycloneIII_3c25_niosII_standard_sopc_clock_0
Info: Found 5 design units, including 5 entities, in source file cycloneIII_3c25_niosII_standard_sopc_clock_1.v
    Info: Found entity 1: cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse
    Info: Found entity 2: cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM
    Info: Found entity 3: cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM
    Info: Found entity 4: cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe
    Info: Found entity 5: cycloneIII_3c25_niosII_standard_sopc_clock_1
Info: Found 1 design units, including 1 entities, in source file ddr_sdram.v
    Info: Found entity 1: ddr_sdram
Warning (10236): Verilog HDL Implicit Net warning at ddr_sdram_auk_ddr_hp_controller_wrapper.v(243): created implicit net for "mem_dqsn_en"
Info: Found 1 design units, including 1 entities, in source file ddr_sdram_auk_ddr_hp_controller_wrapper.v
    Info: Found entity 1: ddr_sdram_auk_ddr_hp_controller_wrapper
Info: Found 1 design units, including 1 entities, in source file ddr_sdram_controller_phy.v
    Info: Found entity 1: ddr_sdram_controller_phy
Info: Found 1 design units, including 1 entities, in source file ddr_sdram_phy.v
    Info: Found entity 1: ddr_sdram_phy
Info: Found 11 design units, including 11 entities, in source file ddr_sdram_phy_alt_mem_phy_ciii.v
    Info: Found entity 1: ddr_sdram_phy_alt_mem_phy_ciii
    Info: Found entity 2: ddr_sdram_phy_alt_mem_phy_ac_ciii
    Info: Found entity 3: ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii
    Info: Found entity 4: ddr_sdram_phy_alt_mem_phy_dp_io_ciii
    Info: Found entity 5: ddr_sdram_phy_alt_mem_phy_clk_reset_ciii
    Info: Found entity 6: ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii
    Info: Found entity 7: ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii
    Info: Found entity 8: ddr_sdram_phy_alt_mem_phy_mux
    Info: Found entity 9: ddr_sdram_phy_alt_mem_phy_mimic
    Info: Found entity 10: ddr_sdram_phy_alt_mem_phy_mimic_debug
    Info: Found entity 11: ddr_sdram_phy_alt_mem_phy_reset_pipe
Info: Found 1 design units, including 1 entities, in source file ddr_sdram_phy_alt_mem_phy_pll_ciii.v
    Info: Found entity 1: ddr_sdram_phy_alt_mem_phy_pll_ciii
Info: Found 1 design units, including 1 entities, in source file ddr_sdram_phy_alt_mem_phy_sequencer_wrapper.v
    Info: Found entity 1: ddr_sdram_phy_alt_mem_phy_sequencer_wrapper
Info: Found 4 design units, including 4 entities, in source file flash_ssram_pipeline_bridge.v
    Info: Found entity 1: flash_ssram_pipeline_bridge_downstream_adapter
    Info: Found entity 2: flash_ssram_pipeline_bridge_upstream_adapter
    Info: Found entity 3: flash_ssram_pipeline_bridge_waitrequest_adapter
    Info: Found entity 4: flash_ssram_pipeline_bridge
Info: Found 1 design units, including 1 entities, in source file high_res_timer.v
    Info: Found entity 1: high_res_timer
Info: Found 7 design units, including 7 entities, in source file jtag_uart.v
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Found 1 design units, including 1 entities, in source file led_pio.v
    Info: Found entity 1: led_pio
Info: Found 4 design units, including 4 entities, in source file pipeline_bridge_before_tristate_bridge.v
    Info: Found entity 1: pipeline_bridge_before_tristate_bridge_downstream_adapter
    Info: Found entity 2: pipeline_bridge_before_tristate_bridge_upstream_adapter
    Info: Found entity 3: pipeline_bridge_before_tristate_bridge_waitrequest_adapter
    Info: Found entity 4: pipeline_bridge_before_tristate_bridge
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file remote_update.v
    Info: Found entity 1: remote_update
Info: Found 3 design units, including 3 entities, in source file slow_peripheral_bridge.v
    Info: Found entity 1: slow_peripheral_bridge_downstream_fifo
    Info: Found entity 2: slow_peripheral_bridge_upstream_fifo
    Info: Found entity 3: slow_peripheral_bridge
Info: Found 1 design units, including 1 entities, in source file sys_clk_timer.v
    Info: Found entity 1: sys_clk_timer
Info: Found 1 design units, including 1 entities, in source file altpllpll.v
    Info: Found entity 1: altpllpll
Info: Found 2 design units, including 2 entities, in source file /usr/local/stow/altera8.0/altera8.0/ip/sopc_builder_ip/altera_avalon_remote_update_cycloneiii/altera_avalon_remote_update_cycloneiii.v
    Info: Found entity 1: altera_avalon_remote_update_cycloneiii
    Info: Found entity 2: remote_update_rmtupdt_e0l
Info: Elaborating entity "cycloneIII_3c25_niosII_standard" for the top level hierarchy
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance"
Info: Elaborating entity "button_pio_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1"
Info: Elaborating entity "button_pio" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio:the_button_pio"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 30 design units, including 30 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_dc_tag_module
    Info: Found entity 7: cpu_dc_data_module
    Info: Found entity 8: cpu_dc_victim_module
    Info: Found entity 9: cpu_nios2_oci_debug
    Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_nios2_ocimem
    Info: Found entity 12: cpu_nios2_avalon_reg
    Info: Found entity 13: cpu_nios2_oci_break
    Info: Found entity 14: cpu_nios2_oci_xbrk
    Info: Found entity 15: cpu_nios2_oci_match_paired
    Info: Found entity 16: cpu_nios2_oci_match_single
    Info: Found entity 17: cpu_nios2_oci_dbrk
    Info: Found entity 18: cpu_nios2_oci_itrace
    Info: Found entity 19: cpu_nios2_oci_td_mode
    Info: Found entity 20: cpu_nios2_oci_dtrace
    Info: Found entity 21: cpu_nios2_oci_compute_tm_count
    Info: Found entity 22: cpu_nios2_oci_fifowp_inc
    Info: Found entity 23: cpu_nios2_oci_fifocount_inc
    Info: Found entity 24: cpu_nios2_oci_fifo
    Info: Found entity 25: cpu_nios2_oci_pib
    Info: Found entity 26: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 27: cpu_nios2_oci_im
    Info: Found entity 28: cpu_nios2_performance_monitors
    Info: Found entity 29: cpu_nios2_oci
    Info: Found entity 30: cpu
Info: Elaborating entity "cpu" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu"
Info: Elaborating entity "cpu_test_bench" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3id1.tdf
    Info: Found entity 1: altsyncram_3id1
Info: Elaborating entity "altsyncram_3id1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "23"
    Info: Parameter "width_b" = "23"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b4g1.tdf
    Info: Found entity 1: altsyncram_b4g1
Info: Elaborating entity "altsyncram_b4g1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2of1.tdf
    Info: Found entity 1: altsyncram_2of1
Info: Elaborating entity "altsyncram_2of1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_26f1.tdf
    Info: Found entity 1: altsyncram_26f1
Info: Elaborating entity "altsyncram_26f1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_36f1.tdf
    Info: Found entity 1: altsyncram_36f1
Info: Elaborating entity "altsyncram_36f1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated"
Info: Elaborating entity "cpu_dc_tag_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "19"
    Info: Parameter "width_b" = "19"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2df1.tdf
    Info: Found entity 1: altsyncram_2df1
Info: Elaborating entity "altsyncram_2df1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated"
Info: Elaborating entity "cpu_dc_data_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bcf1.tdf
    Info: Found entity 1: altsyncram_bcf1
Info: Elaborating entity "altsyncram_bcf1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated"
Info: Elaborating entity "cpu_dc_victim_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf
    Info: Found entity 1: altsyncram_i2d1
Info: Elaborating entity "altsyncram_i2d1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated"
Info: Elaborating entity "cpu_mult_cell" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info: Found entity 1: mult_add_dfr2
Info: Elaborating entity "mult_add_dfr2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info: Found entity 1: ded_mult_br81
Info: Elaborating entity "ded_mult_br81" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info: Found entity 1: mult_add_ffr2
Info: Elaborating entity "mult_add_ffr2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info: Found entity 1: altsyncram_6472
Info: Elaborating entity "altsyncram_6472" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info: Found entity 1: altsyncram_n802
Info: Elaborating entity "altsyncram_n802" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "cpu_ddr_clock_bridge_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1"
Info: Elaborating entity "cpu_ddr_clock_bridge_m1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1"
Info: Elaborating entity "selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo"
Info: Elaborating entity "cpu_ddr_clock_bridge" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge"
Info: Elaborating entity "cpu_ddr_clock_bridge_downstream_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_numwords" = "8"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "84"
    Info: Parameter "lpm_widthu" = "3"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_tsf1.tdf
    Info: Found entity 1: dcfifo_tsf1
Info: Elaborating entity "dcfifo_tsf1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_f47.tdf
    Info: Found entity 1: a_graycounter_f47
Info: Elaborating entity "a_graycounter_f47" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_bic.tdf
    Info: Found entity 1: a_graycounter_bic
Info: Elaborating entity "a_graycounter_bic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_aic.tdf
    Info: Found entity 1: a_graycounter_aic
Info: Elaborating entity "a_graycounter_aic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ji31.tdf
    Info: Found entity 1: altsyncram_ji31
Info: Elaborating entity "altsyncram_ji31" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ic8.tdf
    Info: Found entity 1: alt_synch_pipe_ic8
Info: Elaborating entity "alt_synch_pipe_ic8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info: Found entity 1: dffpipe_cd9
Info: Elaborating entity "dffpipe_cd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jc8.tdf
    Info: Found entity 1: alt_synch_pipe_jc8
Info: Elaborating entity "alt_synch_pipe_jc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info: Found entity 1: dffpipe_dd9
Info: Elaborating entity "dffpipe_dd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info: Found entity 1: mux_a18
Info: Elaborating entity "mux_a18" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "cpu_ddr_clock_bridge_upstream_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "33"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_u1g1.tdf
    Info: Found entity 1: dcfifo_u1g1
Info: Elaborating entity "dcfifo_u1g1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf
    Info: Found entity 1: a_gray2bin_jfb
Info: Elaborating entity "a_gray2bin_jfb" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf
    Info: Found entity 1: a_graycounter_i47
Info: Elaborating entity "a_graycounter_i47" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf
    Info: Found entity 1: a_graycounter_eic
Info: Elaborating entity "a_graycounter_eic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf
    Info: Found entity 1: a_graycounter_dic
Info: Elaborating entity "a_graycounter_dic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_di31.tdf
    Info: Found entity 1: altsyncram_di31
Info: Elaborating entity "altsyncram_di31" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf
    Info: Found entity 1: alt_synch_pipe_lc8
Info: Elaborating entity "alt_synch_pipe_lc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info: Found entity 1: alt_synch_pipe_mc8
Info: Elaborating entity "alt_synch_pipe_mc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_0_in"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_out_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_0_out"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_in"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_out"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "ddr_sdram_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch"
Info: Elaborating entity "ddr_sdram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram"
Info: Elaborating entity "ddr_sdram_controller_phy" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst"
Info: Elaborating entity "ddr_sdram_auk_ddr_hp_controller_wrapper" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst"
Info: Found 18 design units, including 8 entities, in source file auk_ddr_hp_controller.vhd
    Info: Found design unit 1: auk_ddr_hp_functions
    Info: Found design unit 2: auk_ddr_hp_functions-body
    Info: Found design unit 3: auk_ddr_hp_avalon_if-rtl
    Info: Found design unit 4: auk_ddr_hp_bank_details-rtl
    Info: Found design unit 5: auk_ddr_hp_init-rtl
    Info: Found design unit 6: auk_ddr2_hp_init-rtl
    Info: Found design unit 7: auk_ddr_hp_custom_fifo-rtl
    Info: Found design unit 8: auk_ddr_hp_input_buf-rtl
    Info: Found design unit 9: auk_ddr_hp_timers-rtl
    Info: Found design unit 10: auk_ddr_hp_controller-rtl
    Info: Found entity 1: auk_ddr_hp_avalon_if
    Info: Found entity 2: auk_ddr_hp_bank_details
    Info: Found entity 3: auk_ddr_hp_init
    Info: Found entity 4: auk_ddr2_hp_init
    Info: Found entity 5: auk_ddr_hp_custom_fifo
    Info: Found entity 6: auk_ddr_hp_input_buf
    Info: Found entity 7: auk_ddr_hp_timers
    Info: Found entity 8: auk_ddr_hp_controller
Info: Elaborating entity "auk_ddr_hp_controller" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst"
Info: Elaborating entity "auk_ddr_hp_avalon_if" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if"
Info: Elaborating entity "scfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_width" = "72"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_l2f1.tdf
    Info: Found entity 1: scfifo_l2f1
Info: Elaborating entity "scfifo_l2f1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ij71.tdf
    Info: Found entity 1: a_dpfifo_ij71
Info: Elaborating entity "a_dpfifo_ij71" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf
    Info: Found entity 1: a_fefifo_66e
Info: Elaborating entity "a_fefifo_66e" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3n7.tdf
    Info: Found entity 1: cntr_3n7
Info: Elaborating entity "cntr_3n7" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_2561.tdf
    Info: Found entity 1: dpram_2561
Info: Elaborating entity "dpram_2561" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_24m1.tdf
    Info: Found entity 1: altsyncram_24m1
Info: Elaborating entity "altsyncram_24m1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_nmb.tdf
    Info: Found entity 1: cntr_nmb
Info: Elaborating entity "cntr_nmb" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:rd_ptr_count"
Info: Elaborating entity "auk_ddr_hp_input_buf" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf"
Info: Elaborating entity "auk_ddr_hp_custom_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo"
Info: Elaborating entity "auk_ddr_hp_bank_details" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man"
Info: Elaborating entity "auk_ddr_hp_init" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block"
Info: Elaborating entity "auk_ddr_hp_timers" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer"
Info: Elaborating entity "ddr_sdram_phy" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_dp_io_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio"
Info: Elaborating entity "altddio_in" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altddio_in"
    Info: Parameter "power_up_high" = "OFF"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_in_0fd.tdf
    Info: Found entity 1: ddio_in_0fd
Info: Elaborating entity "ddio_in_0fd" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "widthad_b" = "3"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "64"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7ch1.tdf
    Info: Found entity 1: altsyncram_7ch1
Info: Elaborating entity "altsyncram_7ch1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc"
Warning (10034): Output port "mem_odt[0]" at ddr_sdram_phy_alt_mem_phy_ciii.v(1495) has no driver
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_ac_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(1134): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(1135): object "ac_2x_retime_r" assigned a value but never read
Info: Elaborating entity "altddio_out" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin" with the following parameter:
    Info: Parameter "extend_oe_disable" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altddio_out"
    Info: Parameter "oe_reg" = "UNUSED"
    Info: Parameter "power_up_high" = "ON"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_out_egd.tdf
    Info: Found entity 1: ddio_out_egd
Info: Elaborating entity "ddio_out_egd" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_ac_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(1134): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(1135): object "ac_2x_retime_r" assigned a value but never read
Info: Elaborating entity "altddio_out" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin" with the following parameter:
    Info: Parameter "extend_oe_disable" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altddio_out"
    Info: Parameter "oe_reg" = "UNUSED"
    Info: Parameter "power_up_high" = "OFF"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_out_1jd.tdf
    Info: Found entity 1: ddio_out_1jd
Info: Elaborating entity "ddio_out_1jd" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_clk_reset_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(2325): object "global_reset_ams_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(2326): object "global_reset_ams_n_r" assigned a value but never read
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_pll_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll"
Info: Elaborating entity "altpll" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "100"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "133"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "50"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "133"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "50"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "133"
    Info: Parameter "clk2_phase_shift" = "-1880"
    Info: Parameter "clk3_divide_by" = "50"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "133"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "clk4_divide_by" = "50"
    Info: Parameter "clk4_duty_cycle" = "50"
    Info: Parameter "clk4_multiply_by" = "133"
    Info: Parameter "clk4_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK1"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "Fast"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_USED"
    Info: Parameter "port_phasedone" = "PORT_USED"
    Info: Parameter "port_phasestep" = "PORT_USED"
    Info: Parameter "port_phaseupdown" = "PORT_USED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_USED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info: Parameter "vco_phase_shift_step" = "117"
    Info: Parameter "width_clock" = "5"
    Info: Parameter "width_phasecounterselect" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altpll_hpf2.tdf
    Info: Found entity 1: altpll_hpf2
Info: Elaborating entity "altpll_hpf2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_9ii.tdf
    Info: Found entity 1: altpll_dyn_phase_le_9ii
Info: Elaborating entity "altpll_dyn_phase_le_9ii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2"
Warning: Variable or input pin "datad" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_aii.tdf
    Info: Found entity 1: altpll_dyn_phase_le_aii
Info: Elaborating entity "altpll_dyn_phase_le_aii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le4"
Warning: Variable or input pin "datad" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_bii.tdf
    Info: Found entity 1: altpll_dyn_phase_le_bii
Info: Elaborating entity "altpll_dyn_phase_le_bii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le5"
Warning: Variable or input pin "datad" is defined but never used
Info: Elaborating entity "altddio_bidir" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Warning: Assertion warning: oe input port is not connected
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" with the following parameter:
    Info: Parameter "extend_oe_disable" = "UNUSED"
    Info: Parameter "implement_input_in_lcell" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "invert_output" = "OFF"
    Info: Parameter "lpm_type" = "altddio_bidir"
    Info: Parameter "oe_reg" = "UNUSED"
    Info: Parameter "power_up_high" = "OFF"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_cmg.tdf
    Info: Found entity 1: ddio_bidir_cmg
Info: Elaborating entity "ddio_bidir_cmg" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated"
Info: Elaborating entity "altddio_bidir" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Warning: Assertion warning: oe input port is not connected
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" with the following parameter:
    Info: Parameter "extend_oe_disable" = "UNUSED"
    Info: Parameter "implement_input_in_lcell" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "invert_output" = "OFF"
    Info: Parameter "lpm_type" = "altddio_bidir"
    Info: Parameter "oe_reg" = "UNUSED"
    Info: Parameter "power_up_high" = "OFF"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_gve.tdf
    Info: Found entity 1: ddio_bidir_gve
Info: Elaborating entity "ddio_bidir_gve" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_reset_pipe" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_reset_pipe" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_sequencer_wrapper" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq"
Info: Found 78 design units, including 27 entities, in source file alt_mem_phy_sequencer.vhd
    Info: Found design unit 1: alt_mem_phy_functions
    Info: Found design unit 2: alt_mem_phy_functions-body
    Info: Found design unit 3: alt_mem_phy_logic_functions
    Info: Found design unit 4: alt_mem_phy_logic_functions-body
    Info: Found design unit 5: alt_mem_phy_adder-v1
    Info: Found design unit 6: alt_mem_phy_adder-v2
    Info: Found design unit 7: alt_mem_phy_adder-v2a
    Info: Found design unit 8: alt_mem_phy_adder-v3
    Info: Found design unit 9: alt_mem_phy_adder-v4
    Info: Found design unit 10: alt_mem_phy_adder-v5
    Info: Found design unit 11: alt_mem_phy_negater-v1
    Info: Found design unit 12: alt_mem_phy_absoluter-v1
    Info: Found design unit 13: alt_mem_phy_subtracter-v1
    Info: Found design unit 14: alt_mem_phy_subtracter-v2
    Info: Found design unit 15: alt_mem_phy_subtracter-v3
    Info: Found design unit 16: alt_mem_phy_subtracter-v4
    Info: Found design unit 17: alt_mem_phy_equal_to-v1
    Info: Found design unit 18: alt_mem_phy_equal_to-v2
    Info: Found design unit 19: alt_mem_phy_greater_than-v1
    Info: Found design unit 20: alt_mem_phy_greater_than_or_equal_to-v1
    Info: Found design unit 21: alt_mem_phy_counter-v1
    Info: Found design unit 22: alt_mem_phy_shift_right_register-v1
    Info: Found design unit 23: alt_mem_phy_delay_chain-v1
    Info: Found design unit 24: alt_mem_phy_modulo_counter-v1
    Info: Found design unit 25: alt_mem_phy_modulo_counter-v2
    Info: Found design unit 26: alt_mem_phy_modulo_counter-v3
    Info: Found design unit 27: alt_mem_phy_modulo_counter-v4
    Info: Found design unit 28: alt_mem_phy_modulo_counter-v5
    Info: Found design unit 29: alt_mem_phy_modulus_subtracter-v1
    Info: Found design unit 30: alt_mem_phy_modulus_subtracter-v2
    Info: Found design unit 31: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v1
    Info: Found design unit 32: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v2
    Info: Found design unit 33: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v3
    Info: Found design unit 34: alt_mem_phy_centre_of_data_valid_window-v1
    Info: Found design unit 35: alt_mem_phy_centre_of_data_valid_window-v2
    Info: Found design unit 36: alt_mem_phy_centre_of_largest_data_valid_window-v1
    Info: Found design unit 37: alt_mem_phy_nearest_clock_direction-v1
    Info: Found design unit 38: alt_mem_phy_nearest_clock_direction-v2
    Info: Found design unit 39: alt_mem_phy_tdwu-v1
    Info: Found design unit 40: alt_mem_phy_rcu-v1
    Info: Found design unit 41: alt_mem_phy_tdru-v1
    Info: Found design unit 42: alt_mem_phy_tdcu-v1
    Info: Found design unit 43: alt_mem_phy_tdcu-v2
    Info: Found design unit 44: alt_mem_phy_ram-v1
    Info: Found design unit 45: alt_mem_phy_rsu-v1
    Info: Found design unit 46: alt_mem_phy_rsu-v2
    Info: Found design unit 47: alt_mem_phy_pcu-v1
    Info: Found design unit 48: alt_mem_phy_psu-v1
    Info: Found design unit 49: alt_mem_phy_dvu-v1
    Info: Found design unit 50: alt_mem_phy_tu-v1
    Info: Found design unit 51: alt_mem_phy_sequencer-v1
    Info: Found entity 1: alt_mem_phy_adder
    Info: Found entity 2: alt_mem_phy_negater
    Info: Found entity 3: alt_mem_phy_absoluter
    Info: Found entity 4: alt_mem_phy_subtracter
    Info: Found entity 5: alt_mem_phy_equal_to
    Info: Found entity 6: alt_mem_phy_greater_than
    Info: Found entity 7: alt_mem_phy_greater_than_or_equal_to
    Info: Found entity 8: alt_mem_phy_counter
    Info: Found entity 9: alt_mem_phy_shift_right_register
    Info: Found entity 10: alt_mem_phy_delay_chain
    Info: Found entity 11: alt_mem_phy_modulo_counter
    Info: Found entity 12: alt_mem_phy_modulus_subtracter
    Info: Found entity 13: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2
    Info: Found entity 14: alt_mem_phy_centre_of_data_valid_window
    Info: Found entity 15: alt_mem_phy_centre_of_largest_data_valid_window
    Info: Found entity 16: alt_mem_phy_nearest_clock_direction
    Info: Found entity 17: alt_mem_phy_tdwu
    Info: Found entity 18: alt_mem_phy_rcu
    Info: Found entity 19: alt_mem_phy_tdru
    Info: Found entity 20: alt_mem_phy_tdcu
    Info: Found entity 21: alt_mem_phy_ram
    Info: Found entity 22: alt_mem_phy_rsu
    Info: Found entity 23: alt_mem_phy_pcu
    Info: Found entity 24: alt_mem_phy_psu
    Info: Found entity 25: alt_mem_phy_dvu
    Info: Found entity 26: alt_mem_phy_tu
    Info: Found entity 27: alt_mem_phy_sequencer
Info: Elaborating entity "alt_mem_phy_sequencer" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_tdwu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_rcu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_tdru" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1"
Info: Elaborating entity "alt_mem_phy_tdcu" using architecture "A:v2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_shift_right_register" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance3"
Info: Elaborating entity "alt_mem_phy_rsu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1"
Info: Elaborating entity "alt_mem_phy_centre_of_data_valid_window" using architecture "A:v2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw"
Info: Elaborating entity "alt_mem_phy_modulo_counter" using architecture "A:v5" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_dvu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_tu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_centre_of_largest_data_valid_window" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_modulo_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than_or_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_nearest_clock_direction" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than_or_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_mimic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_mux" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux"
Info: Elaborating entity "flash_ssram_pipeline_bridge_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1"
Info: Elaborating entity "flash_ssram_pipeline_bridge_m1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1"
Info: Elaborating entity "flash_ssram_pipeline_bridge" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge"
Info: Elaborating entity "flash_ssram_pipeline_bridge_downstream_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter"
Info: Elaborating entity "flash_ssram_pipeline_bridge_upstream_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter"
Info: Elaborating entity "flash_ssram_pipeline_bridge_waitrequest_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter"
Info: Elaborating entity "flash_ssram_tristate_bridge_avalon_slave_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave"
Info: Elaborating entity "high_res_timer_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1"
Info: Elaborating entity "high_res_timer" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Info: Elaborating entity "jtag_uart" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "8"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "3"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "OFF"
Info: Elaborating entity "a_f2fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborating entity "lpm_counter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Found 1 design units, including 1 entities, in source file db/cntr_p9f.tdf
    Info: Found entity 1: cntr_p9f
Info: Elaborating entity "cntr_p9f" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated"
Info: Elaborating entity "lpm_ff" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00002"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00002", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborating entity "lpm_ff" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00020"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00020", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "3"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "3"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "led_pio_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1"
Info: Elaborating entity "led_pio" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio:the_led_pio"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_m1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_downstream_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_upstream_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_waitrequest_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter"
Info: Elaborating entity "pll_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1"
Info: Elaborating entity "pll" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll"
Info: Elaborating entity "altpllpll" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll"
Info: Elaborating entity "altpll" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-2000"
    Info: Parameter "clk2_divide_by" = "5"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "6"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "5"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "4"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NO_COMPENSATION"
    Info: Parameter "pll_type" = "Fast"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_mjm1.tdf
    Info: Found entity 1: altpll_mjm1
Info: Elaborating entity "altpll_mjm1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated"
Info: Elaborating entity "remote_update_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update_s1_arbitrator:the_remote_update_s1"
Info: Elaborating entity "remote_update" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update"
Info: Elaborating entity "altera_avalon_remote_update_cycloneiii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii"
Warning (10036): Verilog HDL or VHDL warning at altera_avalon_remote_update_cycloneiii.v(84): object "data_in" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at altera_avalon_remote_update_cycloneiii.v(119): truncated value with size 33 to match size of target (32)
Info: Elaborating entity "remote_update_rmtupdt_e0l" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component"
Warning (10036): Verilog HDL or VHDL warning at altera_avalon_remote_update_cycloneiii.v(329): object "w398w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_avalon_remote_update_cycloneiii.v(348): object "w648w" assigned a value but never read
Info: Elaborating entity "lpm_counter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_eri.tdf
    Info: Found entity 1: cntr_eri
Info: Elaborating entity "cntr_eri" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5|cntr_eri:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_dri.tdf
    Info: Found entity 1: cntr_dri
Info: Elaborating entity "cntr_dri" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6|cntr_dri:auto_generated"
Info: Elaborating entity "slow_peripheral_bridge_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1"
Info: Elaborating entity "slow_peripheral_bridge_m1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1"
Info: Elaborating entity "slow_peripheral_bridge" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge"
Info: Elaborating entity "slow_peripheral_bridge_downstream_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "52"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4uf1.tdf
    Info: Found entity 1: dcfifo_4uf1
Info: Elaborating entity "dcfifo_4uf1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf
    Info: Found entity 1: a_graycounter_g47
Info: Elaborating entity "a_graycounter_g47" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf
    Info: Found entity 1: a_graycounter_cic
Info: Elaborating entity "a_graycounter_cic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fic.tdf
    Info: Found entity 1: a_graycounter_fic
Info: Elaborating entity "a_graycounter_fic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_fic:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bi31.tdf
    Info: Found entity 1: altsyncram_bi31
Info: Elaborating entity "altsyncram_bi31" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf
    Info: Found entity 1: alt_synch_pipe_kc8
Info: Elaborating entity "alt_synch_pipe_kc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp|dffpipe_hd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe9"
Info: Elaborating entity "slow_peripheral_bridge_upstream_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo"
Info: Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Info: Elaborating entity "sys_clk_timer" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave"
Info: Elaborating entity "sysid" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid:the_sysid"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch"
Warning (12020): Port "address_b" on the entity instantiation of "cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  Extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit3_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrka" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrkb" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit1_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrka" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrkb" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[0]" with stuck data_in port to stuck value GND
Warning (14110): No clock transition on "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|state" register due to stuck clock or clock enable
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1" with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[18]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[19]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[20]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[21]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_slavearbiterlockenable" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1|slow_peripheral_bridge_m1_latency_counter" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|track_clock_detected" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|resynchronisation_setup_detected"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|d1_sys_clk_timer_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1|d1_pll_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1|d1_led_pio_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1|d1_high_res_timer_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_flash_ssram_tristate_bridge_avalon_slave_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[4]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|pll_reconfiguring_r" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfiguring_delayed1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|pll_reconfiguring_delayed1" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfiguring_delayed1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[4]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[20]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[19]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[18]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[17]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[16]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[15]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[14]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[13]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[12]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[11]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[10]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[9]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[8]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[4]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_rd_pipedcmds" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[3]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas3" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_pipedcmds"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|\g_twtr_timers:0:twtr_pipe[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_pipedcmds"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_twtr_last" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_twtr"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1|d1_button_pio_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1|d1_reasons_to_wait"
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_dbs_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_9" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_9"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_8" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_8"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_7" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_7"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_6" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_6"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_5" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_5"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_4" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_4"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_3" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_3"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_2" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_2"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_1" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_0" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_0"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_47" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_46" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_45" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_44" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_43" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_42" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_41" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_40" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_39" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_38" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_37" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_36" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_35" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_34" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_33" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_32" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_31" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_30" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_29" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_28" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_27" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_26" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_25" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_24" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_23" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_22" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_21" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_20" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_19" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_18" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_17" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_16" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_15" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_14" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_13" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_12" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_11" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_10" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_9" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_8" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_7" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_6" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_5" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_4" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_3" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_2" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_1" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_0" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_0"
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp_next" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp_all"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp_all" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp_all"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp_all" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[12]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[11]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[10]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[9]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[4]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_jmp_direct" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_a_not_src"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_b_is_dst" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_b_not_src"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|phase2_distance_to_phase1_clockwise[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|phase2_distance_to_phase1_anticlockwise[0]"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_toggle_le_2" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_200us_done_r" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cke2[0]"
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state" contains 5 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state" contains 8 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state" contains 14 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state" contains 9 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state" contains 3 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state" contains 3 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state" contains 3 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state" contains 3 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize" contains 6 states
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.011"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.001"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.000"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.100"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.000" uses code string "00000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.001" uses code string "00110"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.010" uses code string "01010"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.011" uses code string "10010"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.100" uses code string "00011"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state"
    Info: Completed encoding using 8 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.failed"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.success"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_pll_to_reconfigure"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.pll_reconfig_req"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.check_at_centre_already"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_first_valid_phase"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset" uses code string "00000000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_first_valid_phase" uses code string "00000011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw" uses code string "00000101"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.check_at_centre_already" uses code string "00001001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.pll_reconfig_req" uses code string "00010001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_pll_to_reconfigure" uses code string "00100001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.success" uses code string "01000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.failed" uses code string "10000001"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state"
    Info: Completed encoding using 14 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_entering_low_power"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_low_power"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_writing"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_reading"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_holding"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_write_data"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_write"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_before_read"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_read"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_activate"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_idle"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_refresh"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_precharge"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_init_done"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_init_done" uses code string "00000000000000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_precharge" uses code string "00000000000011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_refresh" uses code string "00000000000101"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_idle" uses code string "00000000001001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_activate" uses code string "00000000010001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_read" uses code string "00000000100001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_before_read" uses code string "00000001000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_write" uses code string "00000010000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_write_data" uses code string "00000100000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_holding" uses code string "00001000000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_reading" uses code string "00010000000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_writing" uses code string "00100000000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_low_power" uses code string "01000000000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_entering_low_power" uses code string "10000000000001"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state"
    Info: Completed encoding using 9 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_done"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr_2"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh_2"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch_2"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_elmr"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_wait"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_wait" uses code string "000000000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch" uses code string "000000011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_elmr" uses code string "000000101"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr" uses code string "000001001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch_2" uses code string "000010001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh" uses code string "000100001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh_2" uses code string "001000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr_2" uses code string "010000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_done" uses code string "100000001"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.001" uses code string "000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.010" uses code string "011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.100" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.001" uses code string "000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.010" uses code string "011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.100" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.001" uses code string "000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.010" uses code string "011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.100" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.001" uses code string "000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.010" uses code string "011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.100" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000" uses code string "000000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001" uses code string "000011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010" uses code string "000101"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011" uses code string "001001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100" uses code string "010001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" uses code string "100001"
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_read" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_rd"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_write" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_toggle_le_1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_toggle_le_3" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_toggle_eq_0"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add8"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "33"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2ng.tdf
    Info: Found entity 1: add_sub_2ng
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_init_done" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|calibrate_and_setup_physical_interface_detected"
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 116 WYSIWYG logic cells and I/Os untouched
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.010" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_read"
Info: Performing gate-level register retiming
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated|tri_buf1a[0]"
    Warning: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated|tri_buf1a[0]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "top_flash_ssram_a[0]" is stuck at GND
Info: 457 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dec_read_lat_sync_r" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_trcd" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[11]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2|combout"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le4|combout"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le5|combout"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|remap_decoy_le3a[0]"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|remap_decoy_le3a[1]"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|remap_decoy_le3a[2]"
Info: Implemented 10029 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 62 output pins
    Info: Implemented 52 bidirectional pins
    Info: Implemented 9343 logic cells
    Info: Implemented 511 RAM segments
    Info: Implemented 2 ClockLock PLLs
    Info: Implemented 4 DSP elements
Info: Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info: Pin "top_flash_ssram_a[0]" is virtual output pin
Info: Generated suppressed messages file /home/netlab/ngunton/Av_Sys_rtos/standard/cycloneIII_3c25_niosII_standard.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 265 warnings
    Info: Processing ended: Thu Dec 10 13:33:54 2009
    Info: Elapsed time: 00:02:54
    Info: Total CPU time (on all processors): 00:02:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/netlab/ngunton/Av_Sys_rtos/standard/cycloneIII_3c25_niosII_standard.map.smsg.


