#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Feb 12 16:30:55 2020
# Process ID: 25996
# Current directory: C:/Users/port3116/Desktop/lab_4/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10140 C:\Users\port3116\Desktop\lab_4\project_4\project_4.xpr
# Log file: C:/Users/port3116/Desktop/lab_4/project_4/vivado.log
# Journal file: C:/Users/port3116/Desktop/lab_4/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/port3116/Desktop/lab_4/project_4/project_4.xpr
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv w ]
add_files -fileset sim_1 C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv
open_bd_design {C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd}
set_property -dict [list CONFIG.coefficient_file {c:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/ip/my_test_mem_dist_mem_gen_0_0/my_test_mem_dist_mem_gen_0_0.coe}] [get_bd_cells dist_mem_gen_0]
reset_run my_test_mem_dist_mem_gen_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source memory_cir_tb.tcl
close_sim
launch_simulation
source memory_cir_tb.tcl
update_compile_order -fileset sim_1
launch_simulation
source memory_cir.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source memory_cir.tcl
close_sim
launch_simulation
source memory_cir.tcl
close_sim
launch_simulation
source memory_cir.tcl
close_sim
launch_simulation
source memory_cir.tcl
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_sim simulation_2
close_sim
launch_simulation
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source memory_cir.tcl
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source memory_cir_tb.tcl
close_sim
close_sim
launch_simulation
source memory_cir_tb.tcl
close_sim
launch_simulation
source memory_cir_tb.tcl
close_sim
launch_simulation
source memory_cir_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source memory_cir_tb.tcl
close_sim
launch_simulation
source memory_cir_tb.tcl
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Users/port3116/Desktop/lab_4/ZYBO_Master.xdc
import_files -fileset constrs_1 C:/Users/port3116/Desktop/lab_4/ZYBO_Master.xdc
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source memory_cir_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
