# cpu_simulator
Developed entire CPU simulation infrastructure which involves 5 stage pipelining including implementation of forwarding,
functional unit, issue queue, reorder buffer and branch predictor.
