{"position": "Senior Engineer-Scientist", "company": "IBM", "profiles": ["Experience Senior Engineer Linear Technology September 2007  \u2013 Present (8 years) High frequency IC design Senior Engineer/Scientist IBM Systems & Technology Group 2000  \u2013  2007  (7 years) Senior Engineer/Scientist IBM 2000  \u2013  2007  (7 years) Engineer TriQuint Semiconductor June 2002  \u2013  October 2003  (1 year 5 months) Senior Engineer Linear Technology September 2007  \u2013 Present (8 years) High frequency IC design Senior Engineer Linear Technology September 2007  \u2013 Present (8 years) High frequency IC design Senior Engineer/Scientist IBM Systems & Technology Group 2000  \u2013  2007  (7 years) Senior Engineer/Scientist IBM Systems & Technology Group 2000  \u2013  2007  (7 years) Senior Engineer/Scientist IBM 2000  \u2013  2007  (7 years) Senior Engineer/Scientist IBM 2000  \u2013  2007  (7 years) Engineer TriQuint Semiconductor June 2002  \u2013  October 2003  (1 year 5 months) Engineer TriQuint Semiconductor June 2002  \u2013  October 2003  (1 year 5 months) ", "Experience Senior Engineer/Scientist Toshiba Global Commerce Solutions September 2012  \u2013 Present (3 years) Charlotte, North Carolina Area Senior Engineer/Scientist IBM March 1984  \u2013  August 2012  (28 years 6 months) Senior Engineer/Scientist Toshiba Global Commerce Solutions September 2012  \u2013 Present (3 years) Charlotte, North Carolina Area Senior Engineer/Scientist Toshiba Global Commerce Solutions September 2012  \u2013 Present (3 years) Charlotte, North Carolina Area Senior Engineer/Scientist IBM March 1984  \u2013  August 2012  (28 years 6 months) Senior Engineer/Scientist IBM March 1984  \u2013  August 2012  (28 years 6 months) Education Clemson University Bachelor\u2019s Degree,  Mechanical Engineering 1974  \u2013 1978 Activities and Societies:\u00a0 Alpha Phi Omega Clemson University Bachelor\u2019s Degree,  Mechanical Engineering 1974  \u2013 1978 Activities and Societies:\u00a0 Alpha Phi Omega Clemson University Bachelor\u2019s Degree,  Mechanical Engineering 1974  \u2013 1978 Activities and Societies:\u00a0 Alpha Phi Omega Clemson University Bachelor\u2019s Degree,  Mechanical Engineering 1974  \u2013 1978 Activities and Societies:\u00a0 Alpha Phi Omega ", "Summary Recognized technical leader with extensive experience in research and development of advanced CMOS products. Project leader with 9 years of experience in coordinating cross-functional teams across companies and sites. Experienced with technology definition, roadmap setting and industry benchmarking. International experience in a customer facing role.  Summary Recognized technical leader with extensive experience in research and development of advanced CMOS products. Project leader with 9 years of experience in coordinating cross-functional teams across companies and sites. Experienced with technology definition, roadmap setting and industry benchmarking. International experience in a customer facing role.  Recognized technical leader with extensive experience in research and development of advanced CMOS products. Project leader with 9 years of experience in coordinating cross-functional teams across companies and sites. Experienced with technology definition, roadmap setting and industry benchmarking. International experience in a customer facing role.  Recognized technical leader with extensive experience in research and development of advanced CMOS products. Project leader with 9 years of experience in coordinating cross-functional teams across companies and sites. Experienced with technology definition, roadmap setting and industry benchmarking. International experience in a customer facing role.  Experience Senior Engineer / Scientist @ IBM Research IBM April 2015  \u2013 Present (5 months) T.J. Watson Research Center, Yorktown Heights, NY Senior Engineer IBM France @ ST Microelectronics September 2013  \u2013  March 2015  (1 year 7 months) Crolles, France Senior Engineer IBM Microelectronics April 2006  \u2013  August 2013  (7 years 5 months) East Fishkill, NY Senior Engineer / Scientist @ IBM Research IBM April 2015  \u2013 Present (5 months) T.J. Watson Research Center, Yorktown Heights, NY Senior Engineer / Scientist @ IBM Research IBM April 2015  \u2013 Present (5 months) T.J. Watson Research Center, Yorktown Heights, NY Senior Engineer IBM France @ ST Microelectronics September 2013  \u2013  March 2015  (1 year 7 months) Crolles, France Senior Engineer IBM France @ ST Microelectronics September 2013  \u2013  March 2015  (1 year 7 months) Crolles, France Senior Engineer IBM Microelectronics April 2006  \u2013  August 2013  (7 years 5 months) East Fishkill, NY Senior Engineer IBM Microelectronics April 2006  \u2013  August 2013  (7 years 5 months) East Fishkill, NY Languages English Full professional proficiency Turkish Native or bilingual proficiency French Limited working proficiency Chinese Elementary proficiency English Full professional proficiency Turkish Native or bilingual proficiency French Limited working proficiency Chinese Elementary proficiency English Full professional proficiency Turkish Native or bilingual proficiency French Limited working proficiency Chinese Elementary proficiency Full professional proficiency Native or bilingual proficiency Limited working proficiency Elementary proficiency Skills Semiconductors Thin Films Simulations CMOS Design of Experiments IC Failure Analysis Nanotechnology Integration Materials Science Debugging Characterization Physics Process Engineering Semiconductor Industry Testing Photography See 2+ \u00a0 \u00a0 See less Skills  Semiconductors Thin Films Simulations CMOS Design of Experiments IC Failure Analysis Nanotechnology Integration Materials Science Debugging Characterization Physics Process Engineering Semiconductor Industry Testing Photography See 2+ \u00a0 \u00a0 See less Semiconductors Thin Films Simulations CMOS Design of Experiments IC Failure Analysis Nanotechnology Integration Materials Science Debugging Characterization Physics Process Engineering Semiconductor Industry Testing Photography See 2+ \u00a0 \u00a0 See less Semiconductors Thin Films Simulations CMOS Design of Experiments IC Failure Analysis Nanotechnology Integration Materials Science Debugging Characterization Physics Process Engineering Semiconductor Industry Testing Photography See 2+ \u00a0 \u00a0 See less Education Boston University PhD,  Physics 1998  \u2013 2003 Bogazici University Bachelor's degree,  Physics 1994  \u2013 1998 Boston University PhD,  Physics 1998  \u2013 2003 Boston University PhD,  Physics 1998  \u2013 2003 Boston University PhD,  Physics 1998  \u2013 2003 Bogazici University Bachelor's degree,  Physics 1994  \u2013 1998 Bogazici University Bachelor's degree,  Physics 1994  \u2013 1998 Bogazici University Bachelor's degree,  Physics 1994  \u2013 1998 ", "Experience Senior Engineer/Scientist IBM Senior Engineer/Scientist IBM Senior Engineer/Scientist IBM ", "Summary Successfully Circuits: \nA: Taped-out IC circuits: Voltage-Controlled Oscillator, Power Detector with wide input matching network, Differential Active Inductor, pulse generator, Random Number Generator \nB: Microwave Circuits: Coupler, Six-Port Reflectometer \n \nFamiliar with IC design flows (specification, schematic, layout, and validation) and EDA tools: Virtuoso, Assura, Spectre, HSPICE, Encounter, Assura, Calibre, DA, DVE, IC Station, Eldo/Mach IA, Agilent ADS, PSPICE, HFSS, Silvaco \n \nTest experience with signal generator, spectrum analyzer, network analyzer, oscilloscope, power meter, noise source, probe station, GPIB, pulse generator \n \nPCB fabrication experience with milling machine, wirebond machine \n \nA highly motivated self starter with good communication skills. \n \n+10 publications and 2 US patents \n \nRF/Analog IC design/test position \n \nchaojiangli@hotmail.com Specialties:CMOS RF/Analog IC Design and Test Summary Successfully Circuits: \nA: Taped-out IC circuits: Voltage-Controlled Oscillator, Power Detector with wide input matching network, Differential Active Inductor, pulse generator, Random Number Generator \nB: Microwave Circuits: Coupler, Six-Port Reflectometer \n \nFamiliar with IC design flows (specification, schematic, layout, and validation) and EDA tools: Virtuoso, Assura, Spectre, HSPICE, Encounter, Assura, Calibre, DA, DVE, IC Station, Eldo/Mach IA, Agilent ADS, PSPICE, HFSS, Silvaco \n \nTest experience with signal generator, spectrum analyzer, network analyzer, oscilloscope, power meter, noise source, probe station, GPIB, pulse generator \n \nPCB fabrication experience with milling machine, wirebond machine \n \nA highly motivated self starter with good communication skills. \n \n+10 publications and 2 US patents \n \nRF/Analog IC design/test position \n \nchaojiangli@hotmail.com Specialties:CMOS RF/Analog IC Design and Test Successfully Circuits: \nA: Taped-out IC circuits: Voltage-Controlled Oscillator, Power Detector with wide input matching network, Differential Active Inductor, pulse generator, Random Number Generator \nB: Microwave Circuits: Coupler, Six-Port Reflectometer \n \nFamiliar with IC design flows (specification, schematic, layout, and validation) and EDA tools: Virtuoso, Assura, Spectre, HSPICE, Encounter, Assura, Calibre, DA, DVE, IC Station, Eldo/Mach IA, Agilent ADS, PSPICE, HFSS, Silvaco \n \nTest experience with signal generator, spectrum analyzer, network analyzer, oscilloscope, power meter, noise source, probe station, GPIB, pulse generator \n \nPCB fabrication experience with milling machine, wirebond machine \n \nA highly motivated self starter with good communication skills. \n \n+10 publications and 2 US patents \n \nRF/Analog IC design/test position \n \nchaojiangli@hotmail.com Specialties:CMOS RF/Analog IC Design and Test Successfully Circuits: \nA: Taped-out IC circuits: Voltage-Controlled Oscillator, Power Detector with wide input matching network, Differential Active Inductor, pulse generator, Random Number Generator \nB: Microwave Circuits: Coupler, Six-Port Reflectometer \n \nFamiliar with IC design flows (specification, schematic, layout, and validation) and EDA tools: Virtuoso, Assura, Spectre, HSPICE, Encounter, Assura, Calibre, DA, DVE, IC Station, Eldo/Mach IA, Agilent ADS, PSPICE, HFSS, Silvaco \n \nTest experience with signal generator, spectrum analyzer, network analyzer, oscilloscope, power meter, noise source, probe station, GPIB, pulse generator \n \nPCB fabrication experience with milling machine, wirebond machine \n \nA highly motivated self starter with good communication skills. \n \n+10 publications and 2 US patents \n \nRF/Analog IC design/test position \n \nchaojiangli@hotmail.com Specialties:CMOS RF/Analog IC Design and Test Experience Senior Engineer and Scientist IBM April 2015  \u2013 Present (5 months) Burlington, Vermont Area RF/MMwave SiGe/SOI Reference Circuit Design \nClients RF/MMwave IC Design Consultation \nClients RFIC Design Support \nSOI7SW: 10/20GHz LNAs \nSiGe5PAx: 5.5GHz WiFi LNA/SW, 890M/1900M >1W PA \n45nm SOI\uff1b LNA, SW, PA Advisory Engineer/Scientist IBM February 2011  \u2013 Present (4 years 7 months) Essex Junction, Vermont 1)Benchmark Circuit Design: \nA. investigated 900MHz, 1900 MHz, 2.4GHz, 5GHz CMOS PA design, IBM CMOS SOI7RF \nB. 915 MHz Zigbee CMOS Transmitter design(including LC-QVCO, Mixer, adder, PA), IBM CMOS 7HV \nC. 900 MHz ETPA design in 7HV \nD. bandgap in 7RFSOI \nE. 2.4/5.8GHz RFLDMOS PA \nF. GPS, WiFi LNAs, Switch in SiGe 5PAE \nG. 28/38GHz LNAs 8XP. \n \n \n2) RFIC Support RA Clemson University January 2007  \u2013  December 2010  (4 years) Achievements \n1) Design, Analysis, and Test of CMOS a Voltage-Controlled Oscillator \n2) Design, Analysis, and Test of a CMOS Differential Active inductor \n3) Design and Test of a 500MHz-20GHz RF CMOS Power Detector \n4) Design and Test of a 500MHz-20.5GHz Input Matching Network \n5) Design of a 500 MHz-11 GHz low noise amplifier (LNA) \n6) Design and Test of a MIC Six-Port Reflectometer \n7) Design of a Single-ended active inductor \n8) Measurement of mag-noise \n9) Design of High-Speed ADC \n \nSelected Publications \n1.\tC.J. Li, F. Gong, P. Wang, \u201cA Low-Power Ultra-Wideband CMOS Power Detector with an Embedded Amplifier,\u201d IEEE Trans. on Instrumentation and Measurement, Vol. 59, No. 12, pp. 3270-3278, 2010. \n2. C.J. Li, F. Gong, P. Wang, \u201cA Wideband LNA Matched with Quasi T-Coil Networks in 0.13 um CMOS,\u201d IEEE 53rd MWSCAS, pp. 926-929, 2010. \n3. C. J. Li, F. Gong, P. Wang, \u201c'Analysis and Design of a High-Q Differential Active Inductor with Wide Tuning Range,\u201d IET CDS, Vol. 4, No. 6, 2010. \n4.\tC.J. Li, P. Wang, \u201cA High Frequency Tunable Differential Active Inductor and Its Application to Power Dividers,\u201d IEEE 51st MWSCAS, pp. 285-288, 2008. \n5.\tH. Q. Zhang, C. J. Li, Ralu Divan, Axel Hoffmann, P. Wang, \u201cBroadband Mag-noise of Patterned Permalloy Thin Films,\u201d IEEE Trans. on Magnetics, Vol. 46, No. 6, pp. 2442 - 2445, 2010. \n6.\tC.J. Li, H.Q. Zhang, P. Wang, \u201cA Novel Six-port Circuit Based on Four Quadrature Hybrids,\u201d Int. J. RF and Microwave CAE, Volume 20 Issue 1, pp. 128-132, 2010. \n \nPatents \n1. P. Wang, C. J. Li, \u201cIntegrated Pico second Pulse Generator Circuit,\u201d No. 61/101 301 (Provisional). \n2. C. J. Li, P. Wang, \u201cRF Power Detector with a Wide Input Matching Bandwidth,\u201d (Submitted). RA Zhejiang University September 2005  \u2013  December 2006  (1 year 4 months) Random Number Generator Design Visiting Scholar National Tsing Hua University June 2005  \u2013  August 2005  (3 months) Hsinchu, ROC CMOS Image Sensor Design(Supporter:Media Tek Inc., Supervisor: Shi-Yu Huang) Senior Engineer and Scientist IBM April 2015  \u2013 Present (5 months) Burlington, Vermont Area RF/MMwave SiGe/SOI Reference Circuit Design \nClients RF/MMwave IC Design Consultation \nClients RFIC Design Support \nSOI7SW: 10/20GHz LNAs \nSiGe5PAx: 5.5GHz WiFi LNA/SW, 890M/1900M >1W PA \n45nm SOI\uff1b LNA, SW, PA Senior Engineer and Scientist IBM April 2015  \u2013 Present (5 months) Burlington, Vermont Area RF/MMwave SiGe/SOI Reference Circuit Design \nClients RF/MMwave IC Design Consultation \nClients RFIC Design Support \nSOI7SW: 10/20GHz LNAs \nSiGe5PAx: 5.5GHz WiFi LNA/SW, 890M/1900M >1W PA \n45nm SOI\uff1b LNA, SW, PA Advisory Engineer/Scientist IBM February 2011  \u2013 Present (4 years 7 months) Essex Junction, Vermont 1)Benchmark Circuit Design: \nA. investigated 900MHz, 1900 MHz, 2.4GHz, 5GHz CMOS PA design, IBM CMOS SOI7RF \nB. 915 MHz Zigbee CMOS Transmitter design(including LC-QVCO, Mixer, adder, PA), IBM CMOS 7HV \nC. 900 MHz ETPA design in 7HV \nD. bandgap in 7RFSOI \nE. 2.4/5.8GHz RFLDMOS PA \nF. GPS, WiFi LNAs, Switch in SiGe 5PAE \nG. 28/38GHz LNAs 8XP. \n \n \n2) RFIC Support Advisory Engineer/Scientist IBM February 2011  \u2013 Present (4 years 7 months) Essex Junction, Vermont 1)Benchmark Circuit Design: \nA. investigated 900MHz, 1900 MHz, 2.4GHz, 5GHz CMOS PA design, IBM CMOS SOI7RF \nB. 915 MHz Zigbee CMOS Transmitter design(including LC-QVCO, Mixer, adder, PA), IBM CMOS 7HV \nC. 900 MHz ETPA design in 7HV \nD. bandgap in 7RFSOI \nE. 2.4/5.8GHz RFLDMOS PA \nF. GPS, WiFi LNAs, Switch in SiGe 5PAE \nG. 28/38GHz LNAs 8XP. \n \n \n2) RFIC Support RA Clemson University January 2007  \u2013  December 2010  (4 years) Achievements \n1) Design, Analysis, and Test of CMOS a Voltage-Controlled Oscillator \n2) Design, Analysis, and Test of a CMOS Differential Active inductor \n3) Design and Test of a 500MHz-20GHz RF CMOS Power Detector \n4) Design and Test of a 500MHz-20.5GHz Input Matching Network \n5) Design of a 500 MHz-11 GHz low noise amplifier (LNA) \n6) Design and Test of a MIC Six-Port Reflectometer \n7) Design of a Single-ended active inductor \n8) Measurement of mag-noise \n9) Design of High-Speed ADC \n \nSelected Publications \n1.\tC.J. Li, F. Gong, P. Wang, \u201cA Low-Power Ultra-Wideband CMOS Power Detector with an Embedded Amplifier,\u201d IEEE Trans. on Instrumentation and Measurement, Vol. 59, No. 12, pp. 3270-3278, 2010. \n2. C.J. Li, F. Gong, P. Wang, \u201cA Wideband LNA Matched with Quasi T-Coil Networks in 0.13 um CMOS,\u201d IEEE 53rd MWSCAS, pp. 926-929, 2010. \n3. C. J. Li, F. Gong, P. Wang, \u201c'Analysis and Design of a High-Q Differential Active Inductor with Wide Tuning Range,\u201d IET CDS, Vol. 4, No. 6, 2010. \n4.\tC.J. Li, P. Wang, \u201cA High Frequency Tunable Differential Active Inductor and Its Application to Power Dividers,\u201d IEEE 51st MWSCAS, pp. 285-288, 2008. \n5.\tH. Q. Zhang, C. J. Li, Ralu Divan, Axel Hoffmann, P. Wang, \u201cBroadband Mag-noise of Patterned Permalloy Thin Films,\u201d IEEE Trans. on Magnetics, Vol. 46, No. 6, pp. 2442 - 2445, 2010. \n6.\tC.J. Li, H.Q. Zhang, P. Wang, \u201cA Novel Six-port Circuit Based on Four Quadrature Hybrids,\u201d Int. J. RF and Microwave CAE, Volume 20 Issue 1, pp. 128-132, 2010. \n \nPatents \n1. P. Wang, C. J. Li, \u201cIntegrated Pico second Pulse Generator Circuit,\u201d No. 61/101 301 (Provisional). \n2. C. J. Li, P. Wang, \u201cRF Power Detector with a Wide Input Matching Bandwidth,\u201d (Submitted). RA Clemson University January 2007  \u2013  December 2010  (4 years) Achievements \n1) Design, Analysis, and Test of CMOS a Voltage-Controlled Oscillator \n2) Design, Analysis, and Test of a CMOS Differential Active inductor \n3) Design and Test of a 500MHz-20GHz RF CMOS Power Detector \n4) Design and Test of a 500MHz-20.5GHz Input Matching Network \n5) Design of a 500 MHz-11 GHz low noise amplifier (LNA) \n6) Design and Test of a MIC Six-Port Reflectometer \n7) Design of a Single-ended active inductor \n8) Measurement of mag-noise \n9) Design of High-Speed ADC \n \nSelected Publications \n1.\tC.J. Li, F. Gong, P. Wang, \u201cA Low-Power Ultra-Wideband CMOS Power Detector with an Embedded Amplifier,\u201d IEEE Trans. on Instrumentation and Measurement, Vol. 59, No. 12, pp. 3270-3278, 2010. \n2. C.J. Li, F. Gong, P. Wang, \u201cA Wideband LNA Matched with Quasi T-Coil Networks in 0.13 um CMOS,\u201d IEEE 53rd MWSCAS, pp. 926-929, 2010. \n3. C. J. Li, F. Gong, P. Wang, \u201c'Analysis and Design of a High-Q Differential Active Inductor with Wide Tuning Range,\u201d IET CDS, Vol. 4, No. 6, 2010. \n4.\tC.J. Li, P. Wang, \u201cA High Frequency Tunable Differential Active Inductor and Its Application to Power Dividers,\u201d IEEE 51st MWSCAS, pp. 285-288, 2008. \n5.\tH. Q. Zhang, C. J. Li, Ralu Divan, Axel Hoffmann, P. Wang, \u201cBroadband Mag-noise of Patterned Permalloy Thin Films,\u201d IEEE Trans. on Magnetics, Vol. 46, No. 6, pp. 2442 - 2445, 2010. \n6.\tC.J. Li, H.Q. Zhang, P. Wang, \u201cA Novel Six-port Circuit Based on Four Quadrature Hybrids,\u201d Int. J. RF and Microwave CAE, Volume 20 Issue 1, pp. 128-132, 2010. \n \nPatents \n1. P. Wang, C. J. Li, \u201cIntegrated Pico second Pulse Generator Circuit,\u201d No. 61/101 301 (Provisional). \n2. C. J. Li, P. Wang, \u201cRF Power Detector with a Wide Input Matching Bandwidth,\u201d (Submitted). RA Zhejiang University September 2005  \u2013  December 2006  (1 year 4 months) Random Number Generator Design RA Zhejiang University September 2005  \u2013  December 2006  (1 year 4 months) Random Number Generator Design Visiting Scholar National Tsing Hua University June 2005  \u2013  August 2005  (3 months) Hsinchu, ROC CMOS Image Sensor Design(Supporter:Media Tek Inc., Supervisor: Shi-Yu Huang) Visiting Scholar National Tsing Hua University June 2005  \u2013  August 2005  (3 months) Hsinchu, ROC CMOS Image Sensor Design(Supporter:Media Tek Inc., Supervisor: Shi-Yu Huang) Skills Analog Circuit Design Circuit Design Semiconductors CMOS IC SPICE RF C VLSI Matlab ASIC EDA Verilog Embedded Systems Integrated Circuit... Simulations Signal Processing PCB design Thin Films Spectre VHDL Pspice Cadence Virtuoso Agilent ADS Sensors Spectrum Analyzer Cadence Spectre ModelSim See 13+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Circuit Design Semiconductors CMOS IC SPICE RF C VLSI Matlab ASIC EDA Verilog Embedded Systems Integrated Circuit... Simulations Signal Processing PCB design Thin Films Spectre VHDL Pspice Cadence Virtuoso Agilent ADS Sensors Spectrum Analyzer Cadence Spectre ModelSim See 13+ \u00a0 \u00a0 See less Analog Circuit Design Circuit Design Semiconductors CMOS IC SPICE RF C VLSI Matlab ASIC EDA Verilog Embedded Systems Integrated Circuit... Simulations Signal Processing PCB design Thin Films Spectre VHDL Pspice Cadence Virtuoso Agilent ADS Sensors Spectrum Analyzer Cadence Spectre ModelSim See 13+ \u00a0 \u00a0 See less Analog Circuit Design Circuit Design Semiconductors CMOS IC SPICE RF C VLSI Matlab ASIC EDA Verilog Embedded Systems Integrated Circuit... Simulations Signal Processing PCB design Thin Films Spectre VHDL Pspice Cadence Virtuoso Agilent ADS Sensors Spectrum Analyzer Cadence Spectre ModelSim See 13+ \u00a0 \u00a0 See less Education Clemson University PhD,  CMOS RFIC, Analog & Mixed IC 2008  \u2013 2010 Main Courses: \nRFIC design, Analog IC design, statistical methods, data analysis, passive elements, Activities and Societies:\u00a0 IEEE Student Member\nReviewer of IEEE Transactions on Magnetics - Conferences\nReviewer of IEEE Transactions on Instrumentation & Measurement Clemson University MS,  EE 2007  \u2013 2008 Main Courses: \nElectromagnetics, integrated circuit design, stochastic process, Microwave circuits, semiconductor devices, electrical system design, integrated circuits fabrication. \n \nCourses Projects \n1)Designed a 16\u00d716 bits multiplier in a TSMC 0.35 \u00b5m process with Mentor Graphic, optimized the layouts of inverters and adders \n2)Designed and implemented a transceiver system, including Colpitts oscillators, amplifier, modulation, and demodulation circuits (With discrete devices on two breadboards) Activities and Societies:\u00a0 CMOS RF IC Zhejiang University BS,  EE 2001  \u2013 2005 Minor major: Microelectronics \n \nMain Courses: \nAnalog Circuit Design: Single-Stage Amplifiers, Differential Amplifiers, Current Mirrors, Frequency Response of Amplifiers, Noise, Operational Amplifiers, Stability and Frequency Compression, Nonlinearity and Mismatch, Oscillator. \nSemiconductor physics & devices:MOS and Bipolar Devices. \nbipolar/CMOS fabrication, VLSI design, digital signal processing, microwave engineering, RF communication circuits, Verilog/VHDL. Clemson University PhD,  CMOS RFIC, Analog & Mixed IC 2008  \u2013 2010 Main Courses: \nRFIC design, Analog IC design, statistical methods, data analysis, passive elements, Activities and Societies:\u00a0 IEEE Student Member\nReviewer of IEEE Transactions on Magnetics - Conferences\nReviewer of IEEE Transactions on Instrumentation & Measurement Clemson University PhD,  CMOS RFIC, Analog & Mixed IC 2008  \u2013 2010 Main Courses: \nRFIC design, Analog IC design, statistical methods, data analysis, passive elements, Activities and Societies:\u00a0 IEEE Student Member\nReviewer of IEEE Transactions on Magnetics - Conferences\nReviewer of IEEE Transactions on Instrumentation & Measurement Clemson University PhD,  CMOS RFIC, Analog & Mixed IC 2008  \u2013 2010 Main Courses: \nRFIC design, Analog IC design, statistical methods, data analysis, passive elements, Activities and Societies:\u00a0 IEEE Student Member\nReviewer of IEEE Transactions on Magnetics - Conferences\nReviewer of IEEE Transactions on Instrumentation & Measurement Clemson University MS,  EE 2007  \u2013 2008 Main Courses: \nElectromagnetics, integrated circuit design, stochastic process, Microwave circuits, semiconductor devices, electrical system design, integrated circuits fabrication. \n \nCourses Projects \n1)Designed a 16\u00d716 bits multiplier in a TSMC 0.35 \u00b5m process with Mentor Graphic, optimized the layouts of inverters and adders \n2)Designed and implemented a transceiver system, including Colpitts oscillators, amplifier, modulation, and demodulation circuits (With discrete devices on two breadboards) Activities and Societies:\u00a0 CMOS RF IC Clemson University MS,  EE 2007  \u2013 2008 Main Courses: \nElectromagnetics, integrated circuit design, stochastic process, Microwave circuits, semiconductor devices, electrical system design, integrated circuits fabrication. \n \nCourses Projects \n1)Designed a 16\u00d716 bits multiplier in a TSMC 0.35 \u00b5m process with Mentor Graphic, optimized the layouts of inverters and adders \n2)Designed and implemented a transceiver system, including Colpitts oscillators, amplifier, modulation, and demodulation circuits (With discrete devices on two breadboards) Activities and Societies:\u00a0 CMOS RF IC Clemson University MS,  EE 2007  \u2013 2008 Main Courses: \nElectromagnetics, integrated circuit design, stochastic process, Microwave circuits, semiconductor devices, electrical system design, integrated circuits fabrication. \n \nCourses Projects \n1)Designed a 16\u00d716 bits multiplier in a TSMC 0.35 \u00b5m process with Mentor Graphic, optimized the layouts of inverters and adders \n2)Designed and implemented a transceiver system, including Colpitts oscillators, amplifier, modulation, and demodulation circuits (With discrete devices on two breadboards) Activities and Societies:\u00a0 CMOS RF IC Zhejiang University BS,  EE 2001  \u2013 2005 Minor major: Microelectronics \n \nMain Courses: \nAnalog Circuit Design: Single-Stage Amplifiers, Differential Amplifiers, Current Mirrors, Frequency Response of Amplifiers, Noise, Operational Amplifiers, Stability and Frequency Compression, Nonlinearity and Mismatch, Oscillator. \nSemiconductor physics & devices:MOS and Bipolar Devices. \nbipolar/CMOS fabrication, VLSI design, digital signal processing, microwave engineering, RF communication circuits, Verilog/VHDL. Zhejiang University BS,  EE 2001  \u2013 2005 Minor major: Microelectronics \n \nMain Courses: \nAnalog Circuit Design: Single-Stage Amplifiers, Differential Amplifiers, Current Mirrors, Frequency Response of Amplifiers, Noise, Operational Amplifiers, Stability and Frequency Compression, Nonlinearity and Mismatch, Oscillator. \nSemiconductor physics & devices:MOS and Bipolar Devices. \nbipolar/CMOS fabrication, VLSI design, digital signal processing, microwave engineering, RF communication circuits, Verilog/VHDL. Zhejiang University BS,  EE 2001  \u2013 2005 Minor major: Microelectronics \n \nMain Courses: \nAnalog Circuit Design: Single-Stage Amplifiers, Differential Amplifiers, Current Mirrors, Frequency Response of Amplifiers, Noise, Operational Amplifiers, Stability and Frequency Compression, Nonlinearity and Mismatch, Oscillator. \nSemiconductor physics & devices:MOS and Bipolar Devices. \nbipolar/CMOS fabrication, VLSI design, digital signal processing, microwave engineering, RF communication circuits, Verilog/VHDL. ", "Summary Expertise and interests across a range of areas in information technology, business, and academics.  \n \nOver 6 years of experience as a processor and computer system performance modeling and analysis. Experience in this area also includes code development, analysis, and performance optimization. Significant experience representing project teams in client engagements and presentations. Ten years of research experience in the area of computer security, processor design, and cache and memory subsystems. Periodic adjunct professor at universities for graduate-level computer engineering and computer science courses. Summary Expertise and interests across a range of areas in information technology, business, and academics.  \n \nOver 6 years of experience as a processor and computer system performance modeling and analysis. Experience in this area also includes code development, analysis, and performance optimization. Significant experience representing project teams in client engagements and presentations. Ten years of research experience in the area of computer security, processor design, and cache and memory subsystems. Periodic adjunct professor at universities for graduate-level computer engineering and computer science courses. Expertise and interests across a range of areas in information technology, business, and academics.  \n \nOver 6 years of experience as a processor and computer system performance modeling and analysis. Experience in this area also includes code development, analysis, and performance optimization. Significant experience representing project teams in client engagements and presentations. Ten years of research experience in the area of computer security, processor design, and cache and memory subsystems. Periodic adjunct professor at universities for graduate-level computer engineering and computer science courses. Expertise and interests across a range of areas in information technology, business, and academics.  \n \nOver 6 years of experience as a processor and computer system performance modeling and analysis. Experience in this area also includes code development, analysis, and performance optimization. Significant experience representing project teams in client engagements and presentations. Ten years of research experience in the area of computer security, processor design, and cache and memory subsystems. Periodic adjunct professor at universities for graduate-level computer engineering and computer science courses. Experience Senior Engineer - Computer Scientist IBM January 2013  \u2013 Present (2 years 8 months) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Led teams in development of new processor and interconnect performance models of chips based on future technology. \n* Created concept and drove implementation of a new modeling infrastructure, including a parallel simulation methodology. \n* Guided processor and system designs based on application performance analysis. \n* Optimized key codes for performance improvement on various processors. \n* Represented project teams in regular customer interactions and ensured continual client satisfaction with quality and timeliness of work. Adjunct Professor Duke University August 2014  \u2013 Present (1 year 1 month) Raleigh-Durham, North Carolina Area * Instructor for \"Code Optimization & Parallelism\" \n* Created the new content for this first-time course offering. \n* Designed course to teach students how to write fast code and parallel code. \n* Created and taught course material, prepared and graded assignments and exams. Advisory Engineer - Computer Scientist IBM January 2010  \u2013  January 2013  (3 years 1 month) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Developed performance models and conducted performance analysis of embedded processor and server system designs. \n* Provided performance guidance on microarchitecture and system-level computer architecture designs. \n* Improved benchmark application and customer workload performance through compiler tuning and code optimizations for target processor architectures. Adjunct Lecturer North Carolina State University August 2011  \u2013  December 2011  (5 months) Raleigh-Durham, North Carolina Area * Instructor for \"Architecture of Parallel Computers\" \n* Implemented cross-disciplinary course with 84 students across CS and ECE. \n* Created and taught course material, prepared and graded assignments and exams. Intern IBM May 2008  \u2013  December 2009  (1 year 8 months) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Modeled and analyzed performance of next-generation embedded processors. \n* Developed an L2 cache model and branch predictor model to provide performance guidance for sound processor design choices. \n* Conducted a research project on factors limiting chip multi-processor (CMP) scaling. Resulted in a publication in a top-tier computer architecture conference (ISCA 2009). Research Intern IBM May 2007  \u2013  August 2007  (4 months) Austin, Texas Area Austin Research Lab, IBM Research \n* Conducted a research project on a novel design for simple and flexible memory management in high-performance chip multiprocessor systems. \n* Identified and proposed new solutions to reduce overheads and increase flexibility in the design. \n* Evaluated performance of the memory management scheme on an in-house full system simulator. Senior Engineer - Computer Scientist IBM January 2013  \u2013 Present (2 years 8 months) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Led teams in development of new processor and interconnect performance models of chips based on future technology. \n* Created concept and drove implementation of a new modeling infrastructure, including a parallel simulation methodology. \n* Guided processor and system designs based on application performance analysis. \n* Optimized key codes for performance improvement on various processors. \n* Represented project teams in regular customer interactions and ensured continual client satisfaction with quality and timeliness of work. Senior Engineer - Computer Scientist IBM January 2013  \u2013 Present (2 years 8 months) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Led teams in development of new processor and interconnect performance models of chips based on future technology. \n* Created concept and drove implementation of a new modeling infrastructure, including a parallel simulation methodology. \n* Guided processor and system designs based on application performance analysis. \n* Optimized key codes for performance improvement on various processors. \n* Represented project teams in regular customer interactions and ensured continual client satisfaction with quality and timeliness of work. Adjunct Professor Duke University August 2014  \u2013 Present (1 year 1 month) Raleigh-Durham, North Carolina Area * Instructor for \"Code Optimization & Parallelism\" \n* Created the new content for this first-time course offering. \n* Designed course to teach students how to write fast code and parallel code. \n* Created and taught course material, prepared and graded assignments and exams. Adjunct Professor Duke University August 2014  \u2013 Present (1 year 1 month) Raleigh-Durham, North Carolina Area * Instructor for \"Code Optimization & Parallelism\" \n* Created the new content for this first-time course offering. \n* Designed course to teach students how to write fast code and parallel code. \n* Created and taught course material, prepared and graded assignments and exams. Advisory Engineer - Computer Scientist IBM January 2010  \u2013  January 2013  (3 years 1 month) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Developed performance models and conducted performance analysis of embedded processor and server system designs. \n* Provided performance guidance on microarchitecture and system-level computer architecture designs. \n* Improved benchmark application and customer workload performance through compiler tuning and code optimizations for target processor architectures. Advisory Engineer - Computer Scientist IBM January 2010  \u2013  January 2013  (3 years 1 month) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Developed performance models and conducted performance analysis of embedded processor and server system designs. \n* Provided performance guidance on microarchitecture and system-level computer architecture designs. \n* Improved benchmark application and customer workload performance through compiler tuning and code optimizations for target processor architectures. Adjunct Lecturer North Carolina State University August 2011  \u2013  December 2011  (5 months) Raleigh-Durham, North Carolina Area * Instructor for \"Architecture of Parallel Computers\" \n* Implemented cross-disciplinary course with 84 students across CS and ECE. \n* Created and taught course material, prepared and graded assignments and exams. Adjunct Lecturer North Carolina State University August 2011  \u2013  December 2011  (5 months) Raleigh-Durham, North Carolina Area * Instructor for \"Architecture of Parallel Computers\" \n* Implemented cross-disciplinary course with 84 students across CS and ECE. \n* Created and taught course material, prepared and graded assignments and exams. Intern IBM May 2008  \u2013  December 2009  (1 year 8 months) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Modeled and analyzed performance of next-generation embedded processors. \n* Developed an L2 cache model and branch predictor model to provide performance guidance for sound processor design choices. \n* Conducted a research project on factors limiting chip multi-processor (CMP) scaling. Resulted in a publication in a top-tier computer architecture conference (ISCA 2009). Intern IBM May 2008  \u2013  December 2009  (1 year 8 months) Raleigh-Durham, North Carolina Area System Architecture and Performance, Systems & Technology Group \n* Modeled and analyzed performance of next-generation embedded processors. \n* Developed an L2 cache model and branch predictor model to provide performance guidance for sound processor design choices. \n* Conducted a research project on factors limiting chip multi-processor (CMP) scaling. Resulted in a publication in a top-tier computer architecture conference (ISCA 2009). Research Intern IBM May 2007  \u2013  August 2007  (4 months) Austin, Texas Area Austin Research Lab, IBM Research \n* Conducted a research project on a novel design for simple and flexible memory management in high-performance chip multiprocessor systems. \n* Identified and proposed new solutions to reduce overheads and increase flexibility in the design. \n* Evaluated performance of the memory management scheme on an in-house full system simulator. Research Intern IBM May 2007  \u2013  August 2007  (4 months) Austin, Texas Area Austin Research Lab, IBM Research \n* Conducted a research project on a novel design for simple and flexible memory management in high-performance chip multiprocessor systems. \n* Identified and proposed new solutions to reduce overheads and increase flexibility in the design. \n* Evaluated performance of the memory management scheme on an in-house full system simulator. Languages English Native or bilingual proficiency English Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Skills Processor and system... Performance modeling... Computer architecture Computer Security Leadership Code Optimization Processor architecture Processor... Parallel Programming Team Leadership C/C++ Java Python CMP design Cache hierarchy design Cache coherency Algorithms Secure processor... Hardware accelerators Computer Architecture System Architecture C++ See 7+ \u00a0 \u00a0 See less Skills  Processor and system... Performance modeling... Computer architecture Computer Security Leadership Code Optimization Processor architecture Processor... Parallel Programming Team Leadership C/C++ Java Python CMP design Cache hierarchy design Cache coherency Algorithms Secure processor... Hardware accelerators Computer Architecture System Architecture C++ See 7+ \u00a0 \u00a0 See less Processor and system... Performance modeling... Computer architecture Computer Security Leadership Code Optimization Processor architecture Processor... Parallel Programming Team Leadership C/C++ Java Python CMP design Cache hierarchy design Cache coherency Algorithms Secure processor... Hardware accelerators Computer Architecture System Architecture C++ See 7+ \u00a0 \u00a0 See less Processor and system... Performance modeling... Computer architecture Computer Security Leadership Code Optimization Processor architecture Processor... Parallel Programming Team Leadership C/C++ Java Python CMP design Cache hierarchy design Cache coherency Algorithms Secure processor... Hardware accelerators Computer Architecture System Architecture C++ See 7+ \u00a0 \u00a0 See less Education North Carolina State University Doctor of Philosophy (PhD),  Computer Engineering 2005  \u2013 2009 North Carolina State University Master of Science (MS),  Computer Engineering 2003  \u2013 2005 University of North Carolina at Chapel Hill Bachelor of Science (BS),  Computer Science 1999  \u2013 2003 Minor in Business Administration (Kenan-Flagler Business School) North Carolina State University Doctor of Philosophy (PhD),  Computer Engineering 2005  \u2013 2009 North Carolina State University Doctor of Philosophy (PhD),  Computer Engineering 2005  \u2013 2009 North Carolina State University Doctor of Philosophy (PhD),  Computer Engineering 2005  \u2013 2009 North Carolina State University Master of Science (MS),  Computer Engineering 2003  \u2013 2005 North Carolina State University Master of Science (MS),  Computer Engineering 2003  \u2013 2005 North Carolina State University Master of Science (MS),  Computer Engineering 2003  \u2013 2005 University of North Carolina at Chapel Hill Bachelor of Science (BS),  Computer Science 1999  \u2013 2003 Minor in Business Administration (Kenan-Flagler Business School) University of North Carolina at Chapel Hill Bachelor of Science (BS),  Computer Science 1999  \u2013 2003 Minor in Business Administration (Kenan-Flagler Business School) University of North Carolina at Chapel Hill Bachelor of Science (BS),  Computer Science 1999  \u2013 2003 Minor in Business Administration (Kenan-Flagler Business School) ", "Experience Senior Engineer / Scientist IBM - Retired April 2010  \u2013 Present (5 years 5 months) Senior Engineer / Scientist IBM - Retired April 2010  \u2013 Present (5 years 5 months) Senior Engineer / Scientist IBM - Retired April 2010  \u2013 Present (5 years 5 months) Skills Integration System Architecture Software Development Unix Testing Linux Debugging Perl Software Engineering Cloud Computing AIX Electronics Programming Storage Logic Design Hardware See 1+ \u00a0 \u00a0 See less Skills  Integration System Architecture Software Development Unix Testing Linux Debugging Perl Software Engineering Cloud Computing AIX Electronics Programming Storage Logic Design Hardware See 1+ \u00a0 \u00a0 See less Integration System Architecture Software Development Unix Testing Linux Debugging Perl Software Engineering Cloud Computing AIX Electronics Programming Storage Logic Design Hardware See 1+ \u00a0 \u00a0 See less Integration System Architecture Software Development Unix Testing Linux Debugging Perl Software Engineering Cloud Computing AIX Electronics Programming Storage Logic Design Hardware See 1+ \u00a0 \u00a0 See less Education Lamar University BS,  Electrical Engineering 1974  \u2013 1977 Lamar University BS,  Physics 1968  \u2013 1971 Lamar University BS,  Electrical Engineering 1974  \u2013 1977 Lamar University BS,  Electrical Engineering 1974  \u2013 1977 Lamar University BS,  Electrical Engineering 1974  \u2013 1977 Lamar University BS,  Physics 1968  \u2013 1971 Lamar University BS,  Physics 1968  \u2013 1971 Lamar University BS,  Physics 1968  \u2013 1971 ", "Summary Semiconductor device and technology expert with an extensive experience in Technology-CAT simulations.Broad knowledge in both planar- and tri-gate technology. TCAD lead for Common Platform Alliance 20nm and 10nm bulk technologies. Summary Semiconductor device and technology expert with an extensive experience in Technology-CAT simulations.Broad knowledge in both planar- and tri-gate technology. TCAD lead for Common Platform Alliance 20nm and 10nm bulk technologies. Semiconductor device and technology expert with an extensive experience in Technology-CAT simulations.Broad knowledge in both planar- and tri-gate technology. TCAD lead for Common Platform Alliance 20nm and 10nm bulk technologies. Semiconductor device and technology expert with an extensive experience in Technology-CAT simulations.Broad knowledge in both planar- and tri-gate technology. TCAD lead for Common Platform Alliance 20nm and 10nm bulk technologies. Experience Senior Engineer/Scientist GLOBALFOUNDRIES July 2015  \u2013 Present (2 months) Essex Junction, Vermont Senior Engineer/Scientist IBM July 2011  \u2013  June 2015  (4 years) Essex Junction, VT and Common Platform Develoment Alliance at CNSE in Albany, NY Simulation lead for advanced semiconductor technology development at the Semiconductor Research and Development Center (SRDC). Focus on IBM's 1st and 2nd generation FinFET devices and beyond. Process development and advanced device node design on tri-gate structures. Technology projection for next node devices.  \nDevelopment and deployment of state of the art process- and device simulation methods in semiconductor R&D. Extensive experience in managing simulation activities to enable and support device and technology development. Provide accurate TCAD based predictions based on well calibrated TCAD decks required to achieve performance targets and meet technology development milestones. \nLead architect of IBM\u2019s TCAD based Technology Design Kits (TDK). TDKs for several technology nodes were also distributed to Open Platform partners (ISDA and preT0). Advisory R&D Engineer IBM June 2006  \u2013  June 2011  (5 years 1 month) Essex Junction, VT and Hopewell Junction, NY Device development and simulation support for IBM's low power/bulk semiconductor device solutions. Lead several teams of engineers in TCAD simulation support for 32/28/20nm planar and later on 10nm tri-gate technologies for IBM server and Alliance technologies.  \nLead the transition to a largely Synopsys based TCAD environment in IBM. Introduced state-of-art TCAD process- and device simulation solutions to the development of major planar technology nodes. Senior Corporate Applications Engineer Synopsys August 2005  \u2013  April 2006  (9 months) Mountain View, CA Several months of experience working as a Corporate Applications Engineer (CAE) in Synopsys Support US. Interacted with customers from many leading semiconductor companies in the industry. Senior Research and Development Engineer Synopsys, Inc. November 2004  \u2013  July 2005  (9 months) Mountain View, CA Worked as one of the key developers for Synopsys new generation process simulator, SProcess, based on the FLOOPS code (University of Florida). Specialization in ion implantation, defect engineering and diffusion model development. Transition from TS4 to SProcess and market introduction of the new software platform. Software Development Engineer Integrated Systems Engineering January 2000  \u2013  October 2004  (4 years 10 months) Zurich, Switzerland and San Jose, CA Development of the SProcess analytic implantation engine, redesign of existing 3D algorithms for analytic implant. Supervised an external contractor (FHG Erlangen, Germany) in the process of this work. Integration of the Monte-Carlo implantation simulator Crystal-TRIM in SProcess in collaboration with Research Center Rossendorf, Germany. Senior Engineer/Scientist GLOBALFOUNDRIES July 2015  \u2013 Present (2 months) Essex Junction, Vermont Senior Engineer/Scientist GLOBALFOUNDRIES July 2015  \u2013 Present (2 months) Essex Junction, Vermont Senior Engineer/Scientist IBM July 2011  \u2013  June 2015  (4 years) Essex Junction, VT and Common Platform Develoment Alliance at CNSE in Albany, NY Simulation lead for advanced semiconductor technology development at the Semiconductor Research and Development Center (SRDC). Focus on IBM's 1st and 2nd generation FinFET devices and beyond. Process development and advanced device node design on tri-gate structures. Technology projection for next node devices.  \nDevelopment and deployment of state of the art process- and device simulation methods in semiconductor R&D. Extensive experience in managing simulation activities to enable and support device and technology development. Provide accurate TCAD based predictions based on well calibrated TCAD decks required to achieve performance targets and meet technology development milestones. \nLead architect of IBM\u2019s TCAD based Technology Design Kits (TDK). TDKs for several technology nodes were also distributed to Open Platform partners (ISDA and preT0). Senior Engineer/Scientist IBM July 2011  \u2013  June 2015  (4 years) Essex Junction, VT and Common Platform Develoment Alliance at CNSE in Albany, NY Simulation lead for advanced semiconductor technology development at the Semiconductor Research and Development Center (SRDC). Focus on IBM's 1st and 2nd generation FinFET devices and beyond. Process development and advanced device node design on tri-gate structures. Technology projection for next node devices.  \nDevelopment and deployment of state of the art process- and device simulation methods in semiconductor R&D. Extensive experience in managing simulation activities to enable and support device and technology development. Provide accurate TCAD based predictions based on well calibrated TCAD decks required to achieve performance targets and meet technology development milestones. \nLead architect of IBM\u2019s TCAD based Technology Design Kits (TDK). TDKs for several technology nodes were also distributed to Open Platform partners (ISDA and preT0). Advisory R&D Engineer IBM June 2006  \u2013  June 2011  (5 years 1 month) Essex Junction, VT and Hopewell Junction, NY Device development and simulation support for IBM's low power/bulk semiconductor device solutions. Lead several teams of engineers in TCAD simulation support for 32/28/20nm planar and later on 10nm tri-gate technologies for IBM server and Alliance technologies.  \nLead the transition to a largely Synopsys based TCAD environment in IBM. Introduced state-of-art TCAD process- and device simulation solutions to the development of major planar technology nodes. Advisory R&D Engineer IBM June 2006  \u2013  June 2011  (5 years 1 month) Essex Junction, VT and Hopewell Junction, NY Device development and simulation support for IBM's low power/bulk semiconductor device solutions. Lead several teams of engineers in TCAD simulation support for 32/28/20nm planar and later on 10nm tri-gate technologies for IBM server and Alliance technologies.  \nLead the transition to a largely Synopsys based TCAD environment in IBM. Introduced state-of-art TCAD process- and device simulation solutions to the development of major planar technology nodes. Senior Corporate Applications Engineer Synopsys August 2005  \u2013  April 2006  (9 months) Mountain View, CA Several months of experience working as a Corporate Applications Engineer (CAE) in Synopsys Support US. Interacted with customers from many leading semiconductor companies in the industry. Senior Corporate Applications Engineer Synopsys August 2005  \u2013  April 2006  (9 months) Mountain View, CA Several months of experience working as a Corporate Applications Engineer (CAE) in Synopsys Support US. Interacted with customers from many leading semiconductor companies in the industry. Senior Research and Development Engineer Synopsys, Inc. November 2004  \u2013  July 2005  (9 months) Mountain View, CA Worked as one of the key developers for Synopsys new generation process simulator, SProcess, based on the FLOOPS code (University of Florida). Specialization in ion implantation, defect engineering and diffusion model development. Transition from TS4 to SProcess and market introduction of the new software platform. Senior Research and Development Engineer Synopsys, Inc. November 2004  \u2013  July 2005  (9 months) Mountain View, CA Worked as one of the key developers for Synopsys new generation process simulator, SProcess, based on the FLOOPS code (University of Florida). Specialization in ion implantation, defect engineering and diffusion model development. Transition from TS4 to SProcess and market introduction of the new software platform. Software Development Engineer Integrated Systems Engineering January 2000  \u2013  October 2004  (4 years 10 months) Zurich, Switzerland and San Jose, CA Development of the SProcess analytic implantation engine, redesign of existing 3D algorithms for analytic implant. Supervised an external contractor (FHG Erlangen, Germany) in the process of this work. Integration of the Monte-Carlo implantation simulator Crystal-TRIM in SProcess in collaboration with Research Center Rossendorf, Germany. Software Development Engineer Integrated Systems Engineering January 2000  \u2013  October 2004  (4 years 10 months) Zurich, Switzerland and San Jose, CA Development of the SProcess analytic implantation engine, redesign of existing 3D algorithms for analytic implant. Supervised an external contractor (FHG Erlangen, Germany) in the process of this work. Integration of the Monte-Carlo implantation simulator Crystal-TRIM in SProcess in collaboration with Research Center Rossendorf, Germany. Languages English Native or bilingual proficiency German Native or bilingual proficiency English Native or bilingual proficiency German Native or bilingual proficiency English Native or bilingual proficiency German Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills CMOS VLSI Microelectronics Semiconductors Project Management Software Project... Technology Solid State Physics Physics Computer Science Astronomy Fishing Gardening Predictive Modeling Technology Simulations... Materials Science Modeling Perl Simulations EDA IC Integration R&D Circuit Design See 9+ \u00a0 \u00a0 See less Skills  CMOS VLSI Microelectronics Semiconductors Project Management Software Project... Technology Solid State Physics Physics Computer Science Astronomy Fishing Gardening Predictive Modeling Technology Simulations... Materials Science Modeling Perl Simulations EDA IC Integration R&D Circuit Design See 9+ \u00a0 \u00a0 See less CMOS VLSI Microelectronics Semiconductors Project Management Software Project... Technology Solid State Physics Physics Computer Science Astronomy Fishing Gardening Predictive Modeling Technology Simulations... Materials Science Modeling Perl Simulations EDA IC Integration R&D Circuit Design See 9+ \u00a0 \u00a0 See less CMOS VLSI Microelectronics Semiconductors Project Management Software Project... Technology Solid State Physics Physics Computer Science Astronomy Fishing Gardening Predictive Modeling Technology Simulations... Materials Science Modeling Perl Simulations EDA IC Integration R&D Circuit Design See 9+ \u00a0 \u00a0 See less Education Swiss Federal Institude of Technology Doctor of Philosophy (Ph.D.),  Electrical Engineering 1996  \u2013 2000 Research in the fields of device physics and -simulation with specialization in nano- and single electron devices. Implementation of a simulation engine for quantum confined structures especially suitable for single electron transistors. University of Jena, Germany Diploma in Physics (Dipl. Phys.),  Physics 1991  \u2013 1996 Diploma thesis in the field of solid state theory specializing in ab-initio calculations of semiconductor structures and surfaces. Physics courses at the Universities of Jena, Germany and Edinburgh, Scotland, UK. Apprenticeship at Nachrichtenelektronik Arnstadt Certificate of Proficiency,  Industrial Electronics Technology 1986  \u2013 1989 Three year program of high-school classes and vocational training with a major in electronics. Swiss Federal Institude of Technology Doctor of Philosophy (Ph.D.),  Electrical Engineering 1996  \u2013 2000 Research in the fields of device physics and -simulation with specialization in nano- and single electron devices. Implementation of a simulation engine for quantum confined structures especially suitable for single electron transistors. Swiss Federal Institude of Technology Doctor of Philosophy (Ph.D.),  Electrical Engineering 1996  \u2013 2000 Research in the fields of device physics and -simulation with specialization in nano- and single electron devices. Implementation of a simulation engine for quantum confined structures especially suitable for single electron transistors. Swiss Federal Institude of Technology Doctor of Philosophy (Ph.D.),  Electrical Engineering 1996  \u2013 2000 Research in the fields of device physics and -simulation with specialization in nano- and single electron devices. Implementation of a simulation engine for quantum confined structures especially suitable for single electron transistors. University of Jena, Germany Diploma in Physics (Dipl. Phys.),  Physics 1991  \u2013 1996 Diploma thesis in the field of solid state theory specializing in ab-initio calculations of semiconductor structures and surfaces. Physics courses at the Universities of Jena, Germany and Edinburgh, Scotland, UK. University of Jena, Germany Diploma in Physics (Dipl. Phys.),  Physics 1991  \u2013 1996 Diploma thesis in the field of solid state theory specializing in ab-initio calculations of semiconductor structures and surfaces. Physics courses at the Universities of Jena, Germany and Edinburgh, Scotland, UK. University of Jena, Germany Diploma in Physics (Dipl. Phys.),  Physics 1991  \u2013 1996 Diploma thesis in the field of solid state theory specializing in ab-initio calculations of semiconductor structures and surfaces. Physics courses at the Universities of Jena, Germany and Edinburgh, Scotland, UK. Apprenticeship at Nachrichtenelektronik Arnstadt Certificate of Proficiency,  Industrial Electronics Technology 1986  \u2013 1989 Three year program of high-school classes and vocational training with a major in electronics. Apprenticeship at Nachrichtenelektronik Arnstadt Certificate of Proficiency,  Industrial Electronics Technology 1986  \u2013 1989 Three year program of high-school classes and vocational training with a major in electronics. Apprenticeship at Nachrichtenelektronik Arnstadt Certificate of Proficiency,  Industrial Electronics Technology 1986  \u2013 1989 Three year program of high-school classes and vocational training with a major in electronics. ", "Experience Senior Engineer/Scientist IBM Senior Engineer/Scientist IBM Senior Engineer/Scientist IBM Education University of Iowa 1980  \u2013 1985 University of Iowa 1980  \u2013 1985 University of Iowa 1980  \u2013 1985 University of Iowa 1980  \u2013 1985 ", "Experience Senior Engineer-Scientist IBM 1988  \u2013 Present (27 years) Bring-Up, Conformance Testing, and Proof-of-Concept development and performance analysis of Altera FPGA accelerators using OpenCL on POWER Servers. Coordination of Server Processor Verification test coverage for P8. Bare Metal Exerciser Lead for Verification and Post-Silicon Validation of Embedded and Server Processors, finding and root-causing processor and coherent-cache bugs. Previously, ASIC core design methodology, verification, design, and workflow; lossless data compression algorithm architect and software /firmware developer; GPU verification, EDA toolsmith; and AIX UNIX kernel developer. ( this description covers work done as consultant and Advisory Engineer-Scientist. ) Staff Engineer Motorola High End Microprocessor Design 1983  \u2013  1988  (5 years) Design Verification, UNIX porting and bringup, CAD toolsmith Research Engineering Staff Associate The University of Texas at Austin 1975  \u2013  1983  (8 years) Developed data acquisition and control systems for astronomical instruments, with custom microprocessor and workstation interfaces, including hardware design, construction, verification, low level software/ firmware, and high level user interfaces and data reduction software. Senior Engineer-Scientist IBM 1988  \u2013 Present (27 years) Bring-Up, Conformance Testing, and Proof-of-Concept development and performance analysis of Altera FPGA accelerators using OpenCL on POWER Servers. Coordination of Server Processor Verification test coverage for P8. Bare Metal Exerciser Lead for Verification and Post-Silicon Validation of Embedded and Server Processors, finding and root-causing processor and coherent-cache bugs. Previously, ASIC core design methodology, verification, design, and workflow; lossless data compression algorithm architect and software /firmware developer; GPU verification, EDA toolsmith; and AIX UNIX kernel developer. ( this description covers work done as consultant and Advisory Engineer-Scientist. ) Senior Engineer-Scientist IBM 1988  \u2013 Present (27 years) Bring-Up, Conformance Testing, and Proof-of-Concept development and performance analysis of Altera FPGA accelerators using OpenCL on POWER Servers. Coordination of Server Processor Verification test coverage for P8. Bare Metal Exerciser Lead for Verification and Post-Silicon Validation of Embedded and Server Processors, finding and root-causing processor and coherent-cache bugs. Previously, ASIC core design methodology, verification, design, and workflow; lossless data compression algorithm architect and software /firmware developer; GPU verification, EDA toolsmith; and AIX UNIX kernel developer. ( this description covers work done as consultant and Advisory Engineer-Scientist. ) Staff Engineer Motorola High End Microprocessor Design 1983  \u2013  1988  (5 years) Design Verification, UNIX porting and bringup, CAD toolsmith Staff Engineer Motorola High End Microprocessor Design 1983  \u2013  1988  (5 years) Design Verification, UNIX porting and bringup, CAD toolsmith Research Engineering Staff Associate The University of Texas at Austin 1975  \u2013  1983  (8 years) Developed data acquisition and control systems for astronomical instruments, with custom microprocessor and workstation interfaces, including hardware design, construction, verification, low level software/ firmware, and high level user interfaces and data reduction software. Research Engineering Staff Associate The University of Texas at Austin 1975  \u2013  1983  (8 years) Developed data acquisition and control systems for astronomical instruments, with custom microprocessor and workstation interfaces, including hardware design, construction, verification, low level software/ firmware, and high level user interfaces and data reduction software. Skills Computer Architecture Debugging ASIC Verilog Perl Embedded Systems VLSI Unix C Shell Scripting Linux Hardware Architecture VHDL Processors Assembly Language EDA Functional Verification Firmware Algorithms Software Engineering Microprocessors Simulations Static Timing Analysis Logic Design RTL design SoC Timing Closure PowerPC Device Drivers See 14+ \u00a0 \u00a0 See less Skills  Computer Architecture Debugging ASIC Verilog Perl Embedded Systems VLSI Unix C Shell Scripting Linux Hardware Architecture VHDL Processors Assembly Language EDA Functional Verification Firmware Algorithms Software Engineering Microprocessors Simulations Static Timing Analysis Logic Design RTL design SoC Timing Closure PowerPC Device Drivers See 14+ \u00a0 \u00a0 See less Computer Architecture Debugging ASIC Verilog Perl Embedded Systems VLSI Unix C Shell Scripting Linux Hardware Architecture VHDL Processors Assembly Language EDA Functional Verification Firmware Algorithms Software Engineering Microprocessors Simulations Static Timing Analysis Logic Design RTL design SoC Timing Closure PowerPC Device Drivers See 14+ \u00a0 \u00a0 See less Computer Architecture Debugging ASIC Verilog Perl Embedded Systems VLSI Unix C Shell Scripting Linux Hardware Architecture VHDL Processors Assembly Language EDA Functional Verification Firmware Algorithms Software Engineering Microprocessors Simulations Static Timing Analysis Logic Design RTL design SoC Timing Closure PowerPC Device Drivers See 14+ \u00a0 \u00a0 See less Education The University of Texas at Austin Masters degree,  Planetary Science 1975  \u2013 1978 Interdisciplinary curriculum with coursework in Astrophysics, Planetary Science, EE (Control Theory), ASE (Orbital Mechanics, Flight Test), Geology (Mineralogy, Geophysics, Geomorphology) .  \nResearch Fellowship. The University of Texas at Austin Bachelor of Science in Physics with Honors 1971  \u2013 1975 Activities and Societies:\u00a0 National Merit Scholar ; Welch Fellowship The University of Texas at Austin Masters degree,  Planetary Science 1975  \u2013 1978 Interdisciplinary curriculum with coursework in Astrophysics, Planetary Science, EE (Control Theory), ASE (Orbital Mechanics, Flight Test), Geology (Mineralogy, Geophysics, Geomorphology) .  \nResearch Fellowship. The University of Texas at Austin Masters degree,  Planetary Science 1975  \u2013 1978 Interdisciplinary curriculum with coursework in Astrophysics, Planetary Science, EE (Control Theory), ASE (Orbital Mechanics, Flight Test), Geology (Mineralogy, Geophysics, Geomorphology) .  \nResearch Fellowship. The University of Texas at Austin Masters degree,  Planetary Science 1975  \u2013 1978 Interdisciplinary curriculum with coursework in Astrophysics, Planetary Science, EE (Control Theory), ASE (Orbital Mechanics, Flight Test), Geology (Mineralogy, Geophysics, Geomorphology) .  \nResearch Fellowship. The University of Texas at Austin Bachelor of Science in Physics with Honors 1971  \u2013 1975 Activities and Societies:\u00a0 National Merit Scholar ; Welch Fellowship The University of Texas at Austin Bachelor of Science in Physics with Honors 1971  \u2013 1975 Activities and Societies:\u00a0 National Merit Scholar ; Welch Fellowship The University of Texas at Austin Bachelor of Science in Physics with Honors 1971  \u2013 1975 Activities and Societies:\u00a0 National Merit Scholar ; Welch Fellowship Honors & Awards P.E. in Electrical and Computer Engineering State of Texas Commercial Pilot License & Instrument Rating, Single/Multi Engine Land United States Dept of Transportation, FAA 1981 P.E. in Electrical and Computer Engineering State of Texas P.E. in Electrical and Computer Engineering State of Texas P.E. in Electrical and Computer Engineering State of Texas Commercial Pilot License & Instrument Rating, Single/Multi Engine Land United States Dept of Transportation, FAA 1981 Commercial Pilot License & Instrument Rating, Single/Multi Engine Land United States Dept of Transportation, FAA 1981 Commercial Pilot License & Instrument Rating, Single/Multi Engine Land United States Dept of Transportation, FAA 1981 ", "Experience Electronics Engineer Benchmark March 2004  \u2013 Present (11 years 6 months) Senior Engineer/Scientest IBM January 1974  \u2013 Present (41 years 8 months) Senior Engineer/scientist IBM January 1974  \u2013  January 2004  (30 years 1 month) Boulder, Co & Rochester, Mn Started as mfg test technician and worked up to Senior Engineer/Scientist. Electronics Engineer Benchmark March 2004  \u2013 Present (11 years 6 months) Electronics Engineer Benchmark March 2004  \u2013 Present (11 years 6 months) Senior Engineer/Scientest IBM January 1974  \u2013 Present (41 years 8 months) Senior Engineer/Scientest IBM January 1974  \u2013 Present (41 years 8 months) Senior Engineer/scientist IBM January 1974  \u2013  January 2004  (30 years 1 month) Boulder, Co & Rochester, Mn Started as mfg test technician and worked up to Senior Engineer/Scientist. Senior Engineer/scientist IBM January 1974  \u2013  January 2004  (30 years 1 month) Boulder, Co & Rochester, Mn Started as mfg test technician and worked up to Senior Engineer/Scientist. ", "Summary I like technical challenges and analyzing and explaining new data through physical modeling. I also like to lead teams working on technical projects and working with and mentoring other engineers to overcome challenges and share ideas and insights to make better products. \n \nWhen I'm not working I enjoy spending time with my family and sailing. Summary I like technical challenges and analyzing and explaining new data through physical modeling. I also like to lead teams working on technical projects and working with and mentoring other engineers to overcome challenges and share ideas and insights to make better products. \n \nWhen I'm not working I enjoy spending time with my family and sailing. I like technical challenges and analyzing and explaining new data through physical modeling. I also like to lead teams working on technical projects and working with and mentoring other engineers to overcome challenges and share ideas and insights to make better products. \n \nWhen I'm not working I enjoy spending time with my family and sailing. I like technical challenges and analyzing and explaining new data through physical modeling. I also like to lead teams working on technical projects and working with and mentoring other engineers to overcome challenges and share ideas and insights to make better products. \n \nWhen I'm not working I enjoy spending time with my family and sailing. Experience Senior Engineer/Scientist IBM August 2009  \u2013 Present (6 years 1 month) Burlington, Vermont Area Extraction of SOI Compact Models for Advanced CMOS Technologies \nLead Modeler for 32SOI \nLead Modeler for 22SOI \nSpecialties include Low-Vdd ring Performance Tuning and Floating Body modeling Advisory Engineer/Scientist IBM March 2001  \u2013  August 2009  (8 years 6 months) Essex Junction, VT TCAD simulation in Ultra Low Power 130nm Technology \nDeveloped innovative TCAD simuations for mask-edge dopant scattering \nSOI Compact Modeling \nLead Modeler for CSOI9S2, a 130nm SOI High-Performance Technology \nLead Modeler for SOI11S2, a 65nm SOI High-Performance Technology \nLead Modeler for 32SOI, a 32nm SOI High-Performance Technology \nSpecialties include Floating Body Voltage and Current Modeling, History Effect Modeling, Assistant Professor (Research) Wayne State University September 1993  \u2013  March 2001  (7 years 7 months) Detroit, MI 1993-1999 Assistant Professor working with Professor Suraj Gupta under DOE grant in Theoretical Particle Physics \n1999-2000 Assistant Professor working with Professors Bert Stein and Walt Kaupilla working on positron-ion scattering Research Associate Wayne State University October 1990  \u2013  September 1993  (3 years) Detroit, Michigan Post-doctoral position working with Professor Suraj Gupta on Theoretical Particle Physics Senior Engineer/Scientist IBM August 2009  \u2013 Present (6 years 1 month) Burlington, Vermont Area Extraction of SOI Compact Models for Advanced CMOS Technologies \nLead Modeler for 32SOI \nLead Modeler for 22SOI \nSpecialties include Low-Vdd ring Performance Tuning and Floating Body modeling Senior Engineer/Scientist IBM August 2009  \u2013 Present (6 years 1 month) Burlington, Vermont Area Extraction of SOI Compact Models for Advanced CMOS Technologies \nLead Modeler for 32SOI \nLead Modeler for 22SOI \nSpecialties include Low-Vdd ring Performance Tuning and Floating Body modeling Advisory Engineer/Scientist IBM March 2001  \u2013  August 2009  (8 years 6 months) Essex Junction, VT TCAD simulation in Ultra Low Power 130nm Technology \nDeveloped innovative TCAD simuations for mask-edge dopant scattering \nSOI Compact Modeling \nLead Modeler for CSOI9S2, a 130nm SOI High-Performance Technology \nLead Modeler for SOI11S2, a 65nm SOI High-Performance Technology \nLead Modeler for 32SOI, a 32nm SOI High-Performance Technology \nSpecialties include Floating Body Voltage and Current Modeling, History Effect Modeling, Advisory Engineer/Scientist IBM March 2001  \u2013  August 2009  (8 years 6 months) Essex Junction, VT TCAD simulation in Ultra Low Power 130nm Technology \nDeveloped innovative TCAD simuations for mask-edge dopant scattering \nSOI Compact Modeling \nLead Modeler for CSOI9S2, a 130nm SOI High-Performance Technology \nLead Modeler for SOI11S2, a 65nm SOI High-Performance Technology \nLead Modeler for 32SOI, a 32nm SOI High-Performance Technology \nSpecialties include Floating Body Voltage and Current Modeling, History Effect Modeling, Assistant Professor (Research) Wayne State University September 1993  \u2013  March 2001  (7 years 7 months) Detroit, MI 1993-1999 Assistant Professor working with Professor Suraj Gupta under DOE grant in Theoretical Particle Physics \n1999-2000 Assistant Professor working with Professors Bert Stein and Walt Kaupilla working on positron-ion scattering Assistant Professor (Research) Wayne State University September 1993  \u2013  March 2001  (7 years 7 months) Detroit, MI 1993-1999 Assistant Professor working with Professor Suraj Gupta under DOE grant in Theoretical Particle Physics \n1999-2000 Assistant Professor working with Professors Bert Stein and Walt Kaupilla working on positron-ion scattering Research Associate Wayne State University October 1990  \u2013  September 1993  (3 years) Detroit, Michigan Post-doctoral position working with Professor Suraj Gupta on Theoretical Particle Physics Research Associate Wayne State University October 1990  \u2013  September 1993  (3 years) Detroit, Michigan Post-doctoral position working with Professor Suraj Gupta on Theoretical Particle Physics Skills Compact Modeling SOI Technology Software Engineering C Verilog Logic Design High Performance... Simulations Design of Experiments CMOS Skills  Compact Modeling SOI Technology Software Engineering C Verilog Logic Design High Performance... Simulations Design of Experiments CMOS Compact Modeling SOI Technology Software Engineering C Verilog Logic Design High Performance... Simulations Design of Experiments CMOS Compact Modeling SOI Technology Software Engineering C Verilog Logic Design High Performance... Simulations Design of Experiments CMOS Education University of Wisconsin-Madison Doctor of Philosophy (PhD),  Physics 1984  \u2013 1990 High Energy Theoretical Particle Physics \nThesis: \"Unitarity and Symmetry Breaking in the Standard Model\" \nAdvisor: Prof. Randy Durand \nUsing unitarity limits to place a perturbative bound on the mass of the Higgs Boson. \nThis involved one-loop 2-to-2 particle scattering as well as tree-level 2-to-4 particle scattering calculations. \nAlso studied string theory under first advisor Dimitri Nanapolis Activities and Societies:\u00a0 5 years of Teaching Assistance running lab section for Physics 109 ,  Music in the Arts.\nDeveloped Spectral Analysis software base on LabView software. Marquette University Bachelor of Science (BS),  Physics ,  Mathematics ,  Philosophy , 3.6 1980  \u2013 1984 Activities and Societies:\u00a0 Honors Program\nSigma Pi Sigma ,  Physics Honor Society\nPi Mu Epsilon ,  Mathematics Honor Society University of Wisconsin-Madison Doctor of Philosophy (PhD),  Physics 1984  \u2013 1990 High Energy Theoretical Particle Physics \nThesis: \"Unitarity and Symmetry Breaking in the Standard Model\" \nAdvisor: Prof. Randy Durand \nUsing unitarity limits to place a perturbative bound on the mass of the Higgs Boson. \nThis involved one-loop 2-to-2 particle scattering as well as tree-level 2-to-4 particle scattering calculations. \nAlso studied string theory under first advisor Dimitri Nanapolis Activities and Societies:\u00a0 5 years of Teaching Assistance running lab section for Physics 109 ,  Music in the Arts.\nDeveloped Spectral Analysis software base on LabView software. University of Wisconsin-Madison Doctor of Philosophy (PhD),  Physics 1984  \u2013 1990 High Energy Theoretical Particle Physics \nThesis: \"Unitarity and Symmetry Breaking in the Standard Model\" \nAdvisor: Prof. Randy Durand \nUsing unitarity limits to place a perturbative bound on the mass of the Higgs Boson. \nThis involved one-loop 2-to-2 particle scattering as well as tree-level 2-to-4 particle scattering calculations. \nAlso studied string theory under first advisor Dimitri Nanapolis Activities and Societies:\u00a0 5 years of Teaching Assistance running lab section for Physics 109 ,  Music in the Arts.\nDeveloped Spectral Analysis software base on LabView software. University of Wisconsin-Madison Doctor of Philosophy (PhD),  Physics 1984  \u2013 1990 High Energy Theoretical Particle Physics \nThesis: \"Unitarity and Symmetry Breaking in the Standard Model\" \nAdvisor: Prof. Randy Durand \nUsing unitarity limits to place a perturbative bound on the mass of the Higgs Boson. \nThis involved one-loop 2-to-2 particle scattering as well as tree-level 2-to-4 particle scattering calculations. \nAlso studied string theory under first advisor Dimitri Nanapolis Activities and Societies:\u00a0 5 years of Teaching Assistance running lab section for Physics 109 ,  Music in the Arts.\nDeveloped Spectral Analysis software base on LabView software. Marquette University Bachelor of Science (BS),  Physics ,  Mathematics ,  Philosophy , 3.6 1980  \u2013 1984 Activities and Societies:\u00a0 Honors Program\nSigma Pi Sigma ,  Physics Honor Society\nPi Mu Epsilon ,  Mathematics Honor Society Marquette University Bachelor of Science (BS),  Physics ,  Mathematics ,  Philosophy , 3.6 1980  \u2013 1984 Activities and Societies:\u00a0 Honors Program\nSigma Pi Sigma ,  Physics Honor Society\nPi Mu Epsilon ,  Mathematics Honor Society Marquette University Bachelor of Science (BS),  Physics ,  Mathematics ,  Philosophy , 3.6 1980  \u2013 1984 Activities and Societies:\u00a0 Honors Program\nSigma Pi Sigma ,  Physics Honor Society\nPi Mu Epsilon ,  Mathematics Honor Society ", "Experience Senior Engineer/Scientist Retired 2013  \u2013 Present (2 years) Senior Engineer/Scientist IBM Enterprise Storage 1995  \u2013  2013  (18 years) Senior Engineer/Scientist Retired 2013  \u2013 Present (2 years) Senior Engineer/Scientist Retired 2013  \u2013 Present (2 years) Senior Engineer/Scientist IBM Enterprise Storage 1995  \u2013  2013  (18 years) Senior Engineer/Scientist IBM Enterprise Storage 1995  \u2013  2013  (18 years) ", "Education Purdue University M S 1979  \u2013 1981 Indian Institute of Technology, Bombay B. Tech 1974  \u2013 1979 Purdue University M S 1979  \u2013 1981 Purdue University M S 1979  \u2013 1981 Purdue University M S 1979  \u2013 1981 Indian Institute of Technology, Bombay B. Tech 1974  \u2013 1979 Indian Institute of Technology, Bombay B. Tech 1974  \u2013 1979 Indian Institute of Technology, Bombay B. Tech 1974  \u2013 1979 ", "Experience Product Development Team Lead (Senior Engineer) Lenovo October 2014  \u2013 Present (11 months) As the Product Development Team Lead (PDTL) I am responsible for leading a cross functional team consisting of representatives from development, marketing, procurement, manufacturing, and finance. I concurrently lead teams responsible for delivering NeXtScale System with Water Cool Technology, and Storage OEM-In including IBM Storwize and Tape for System x. I am responsible for leading the team from project Charter to project launch. Product Development Team Lead (Senior Engineer) IBM August 2011  \u2013  September 2014  (3 years 2 months) As the Product Development Team Lead (PDTL) I am responsible for leading a cross functional team consisting of representatives from development, marketing, procurement, manufacturing, and finance. I concurrently lead teams responsible for delivering BladeCenter Networking and Storage Options, and BladeCenter Compute Nodes. I am responsible for leading the team from project Charter to project launch. Project Manager (Senior Engineer) IBM July 2010  \u2013  July 2011  (1 year 1 month) As a Technical Project Manager (TPM) in the Systems Engineering department I was responsible for updating System x High Performance server with the latest Intel CPU technology, updated memory technology and additional features. I was responsible for project managing the project from inception through product launch. I project managed a cross-functional team from various technical specialties including, but not limited to, system hardware development, power subsystem development, storage subsystem development and firmware development. Project Manager (Advisory Engineer) IBM July 2007  \u2013  July 2010  (3 years 1 month) As a Technical Project Manager (TPM) in the Systems Engineering department I was responsible for delivering a new System x High Performance server to market. I was responsible for project management of the product from project Charter through project launch. I project managed a cross-functional team from various technical specialties including, but not limited to, system hardware development, power subsystem development, storage subsystem development and firmware development. I also worked closely with representatives from procurement, manufacturing, marketing and finance to launch the project ahead of the rest of the industry. Project Manager (Staff Engineer) IBM June 2006  \u2013  June 2007  (1 year 1 month) \u2022 Effectively present weekly program status to executive management \n\u2022 Concurrently lead large cross-functional product development teams \n\u2022 Develop and manage product development expense and capital budgets to meet business case \n\u2022 Develop product schedule to meet aggressive dates and manage teams to achieve business objectives \n\u2022 Actively engage cross-functional teams to develop acceptable resolutions to differing viewpoints \n\u2022 Multi-task across multiple concurrent programs \n\u2022 Extensive experience working with procurement during planning and development phases \n\u2022 Interface with customers to resolve early field issues Hardware Design Engineer (Engineer/Scientist) IBM June 2001  \u2013  May 2006  (5 years) \u2022 Debug and resolve development defects to closure \n\u2022 Manage engineering change documentation \n\u2022 Track and drive development defects to closure \n\u2022 Facilitate Technical Development Team meetings \n\u2022 Review technical publications for accuracy (i.e. RFA, User\u2019s Guides, PDSG) Engineering Intern SC Johnson May 2000  \u2013  August 2000  (4 months) On-site project management of electricians \nMaintain \u201cAs Built\u201d docs for all power systems Engineering Intern Helwig Carbon Products May 1999  \u2013  May 2000  (1 year 1 month) Design automated research test lab \nInterview sales vendors for test equipment Product Development Team Lead (Senior Engineer) Lenovo October 2014  \u2013 Present (11 months) As the Product Development Team Lead (PDTL) I am responsible for leading a cross functional team consisting of representatives from development, marketing, procurement, manufacturing, and finance. I concurrently lead teams responsible for delivering NeXtScale System with Water Cool Technology, and Storage OEM-In including IBM Storwize and Tape for System x. I am responsible for leading the team from project Charter to project launch. Product Development Team Lead (Senior Engineer) Lenovo October 2014  \u2013 Present (11 months) As the Product Development Team Lead (PDTL) I am responsible for leading a cross functional team consisting of representatives from development, marketing, procurement, manufacturing, and finance. I concurrently lead teams responsible for delivering NeXtScale System with Water Cool Technology, and Storage OEM-In including IBM Storwize and Tape for System x. I am responsible for leading the team from project Charter to project launch. Product Development Team Lead (Senior Engineer) IBM August 2011  \u2013  September 2014  (3 years 2 months) As the Product Development Team Lead (PDTL) I am responsible for leading a cross functional team consisting of representatives from development, marketing, procurement, manufacturing, and finance. I concurrently lead teams responsible for delivering BladeCenter Networking and Storage Options, and BladeCenter Compute Nodes. I am responsible for leading the team from project Charter to project launch. Product Development Team Lead (Senior Engineer) IBM August 2011  \u2013  September 2014  (3 years 2 months) As the Product Development Team Lead (PDTL) I am responsible for leading a cross functional team consisting of representatives from development, marketing, procurement, manufacturing, and finance. I concurrently lead teams responsible for delivering BladeCenter Networking and Storage Options, and BladeCenter Compute Nodes. I am responsible for leading the team from project Charter to project launch. Project Manager (Senior Engineer) IBM July 2010  \u2013  July 2011  (1 year 1 month) As a Technical Project Manager (TPM) in the Systems Engineering department I was responsible for updating System x High Performance server with the latest Intel CPU technology, updated memory technology and additional features. I was responsible for project managing the project from inception through product launch. I project managed a cross-functional team from various technical specialties including, but not limited to, system hardware development, power subsystem development, storage subsystem development and firmware development. Project Manager (Senior Engineer) IBM July 2010  \u2013  July 2011  (1 year 1 month) As a Technical Project Manager (TPM) in the Systems Engineering department I was responsible for updating System x High Performance server with the latest Intel CPU technology, updated memory technology and additional features. I was responsible for project managing the project from inception through product launch. I project managed a cross-functional team from various technical specialties including, but not limited to, system hardware development, power subsystem development, storage subsystem development and firmware development. Project Manager (Advisory Engineer) IBM July 2007  \u2013  July 2010  (3 years 1 month) As a Technical Project Manager (TPM) in the Systems Engineering department I was responsible for delivering a new System x High Performance server to market. I was responsible for project management of the product from project Charter through project launch. I project managed a cross-functional team from various technical specialties including, but not limited to, system hardware development, power subsystem development, storage subsystem development and firmware development. I also worked closely with representatives from procurement, manufacturing, marketing and finance to launch the project ahead of the rest of the industry. Project Manager (Advisory Engineer) IBM July 2007  \u2013  July 2010  (3 years 1 month) As a Technical Project Manager (TPM) in the Systems Engineering department I was responsible for delivering a new System x High Performance server to market. I was responsible for project management of the product from project Charter through project launch. I project managed a cross-functional team from various technical specialties including, but not limited to, system hardware development, power subsystem development, storage subsystem development and firmware development. I also worked closely with representatives from procurement, manufacturing, marketing and finance to launch the project ahead of the rest of the industry. Project Manager (Staff Engineer) IBM June 2006  \u2013  June 2007  (1 year 1 month) \u2022 Effectively present weekly program status to executive management \n\u2022 Concurrently lead large cross-functional product development teams \n\u2022 Develop and manage product development expense and capital budgets to meet business case \n\u2022 Develop product schedule to meet aggressive dates and manage teams to achieve business objectives \n\u2022 Actively engage cross-functional teams to develop acceptable resolutions to differing viewpoints \n\u2022 Multi-task across multiple concurrent programs \n\u2022 Extensive experience working with procurement during planning and development phases \n\u2022 Interface with customers to resolve early field issues Project Manager (Staff Engineer) IBM June 2006  \u2013  June 2007  (1 year 1 month) \u2022 Effectively present weekly program status to executive management \n\u2022 Concurrently lead large cross-functional product development teams \n\u2022 Develop and manage product development expense and capital budgets to meet business case \n\u2022 Develop product schedule to meet aggressive dates and manage teams to achieve business objectives \n\u2022 Actively engage cross-functional teams to develop acceptable resolutions to differing viewpoints \n\u2022 Multi-task across multiple concurrent programs \n\u2022 Extensive experience working with procurement during planning and development phases \n\u2022 Interface with customers to resolve early field issues Hardware Design Engineer (Engineer/Scientist) IBM June 2001  \u2013  May 2006  (5 years) \u2022 Debug and resolve development defects to closure \n\u2022 Manage engineering change documentation \n\u2022 Track and drive development defects to closure \n\u2022 Facilitate Technical Development Team meetings \n\u2022 Review technical publications for accuracy (i.e. RFA, User\u2019s Guides, PDSG) Hardware Design Engineer (Engineer/Scientist) IBM June 2001  \u2013  May 2006  (5 years) \u2022 Debug and resolve development defects to closure \n\u2022 Manage engineering change documentation \n\u2022 Track and drive development defects to closure \n\u2022 Facilitate Technical Development Team meetings \n\u2022 Review technical publications for accuracy (i.e. RFA, User\u2019s Guides, PDSG) Engineering Intern SC Johnson May 2000  \u2013  August 2000  (4 months) On-site project management of electricians \nMaintain \u201cAs Built\u201d docs for all power systems Engineering Intern SC Johnson May 2000  \u2013  August 2000  (4 months) On-site project management of electricians \nMaintain \u201cAs Built\u201d docs for all power systems Engineering Intern Helwig Carbon Products May 1999  \u2013  May 2000  (1 year 1 month) Design automated research test lab \nInterview sales vendors for test equipment Engineering Intern Helwig Carbon Products May 1999  \u2013  May 2000  (1 year 1 month) Design automated research test lab \nInterview sales vendors for test equipment Languages   Skills Program Management PMP Testing Cross-functional Team... Software Project... Leadership Servers Integration Product Development Product Management Project Planning Team Management Management Engineering Procurement Vendor Management Strategic Planning IT Strategy Cloud Computing MS Project Project Portfolio... Requirements Analysis Process Improvement Outsourcing Data Center Project Management See 11+ \u00a0 \u00a0 See less Skills  Program Management PMP Testing Cross-functional Team... Software Project... Leadership Servers Integration Product Development Product Management Project Planning Team Management Management Engineering Procurement Vendor Management Strategic Planning IT Strategy Cloud Computing MS Project Project Portfolio... Requirements Analysis Process Improvement Outsourcing Data Center Project Management See 11+ \u00a0 \u00a0 See less Program Management PMP Testing Cross-functional Team... Software Project... Leadership Servers Integration Product Development Product Management Project Planning Team Management Management Engineering Procurement Vendor Management Strategic Planning IT Strategy Cloud Computing MS Project Project Portfolio... Requirements Analysis Process Improvement Outsourcing Data Center Project Management See 11+ \u00a0 \u00a0 See less Program Management PMP Testing Cross-functional Team... Software Project... Leadership Servers Integration Product Development Product Management Project Planning Team Management Management Engineering Procurement Vendor Management Strategic Planning IT Strategy Cloud Computing MS Project Project Portfolio... Requirements Analysis Process Improvement Outsourcing Data Center Project Management See 11+ \u00a0 \u00a0 See less Education Milwaukee School of Engineering BSEE,  Engineering 1996  \u2013 2001 Activities and Societies:\u00a0 Circle K Service Club Milwaukee School of Engineering BSBA,  Business 1996  \u2013 2001 Marion High School High School Diploma,  General Studies 1992  \u2013 1996 Milwaukee School of Engineering BSEE,  Engineering 1996  \u2013 2001 Activities and Societies:\u00a0 Circle K Service Club Milwaukee School of Engineering BSEE,  Engineering 1996  \u2013 2001 Activities and Societies:\u00a0 Circle K Service Club Milwaukee School of Engineering BSEE,  Engineering 1996  \u2013 2001 Activities and Societies:\u00a0 Circle K Service Club Milwaukee School of Engineering BSBA,  Business 1996  \u2013 2001 Milwaukee School of Engineering BSBA,  Business 1996  \u2013 2001 Milwaukee School of Engineering BSBA,  Business 1996  \u2013 2001 Marion High School High School Diploma,  General Studies 1992  \u2013 1996 Marion High School High School Diploma,  General Studies 1992  \u2013 1996 Marion High School High School Diploma,  General Studies 1992  \u2013 1996 Honors & Awards ", "Skills Software Engineering Software Development Unix System Architecture IBM AIX Servers Integration Management Skills  Software Engineering Software Development Unix System Architecture IBM AIX Servers Integration Management Software Engineering Software Development Unix System Architecture IBM AIX Servers Integration Management Software Engineering Software Development Unix System Architecture IBM AIX Servers Integration Management ", "Skills Verilog Hardware Signal Integrity EDA Ethernet PCB design Electronics Integration Product Development Project Management PCIe FPGA Embedded Systems Hardware Architecture Logic Design Debugging Simulations ASIC VHDL Processors Digital Signal... Device Drivers Wireless RTL design IC Firmware Semiconductors Physical Design RF SoC Analog System Architecture Mixed Signal SCSI PCB Design RTL Design See 21+ \u00a0 \u00a0 See less Skills  Verilog Hardware Signal Integrity EDA Ethernet PCB design Electronics Integration Product Development Project Management PCIe FPGA Embedded Systems Hardware Architecture Logic Design Debugging Simulations ASIC VHDL Processors Digital Signal... Device Drivers Wireless RTL design IC Firmware Semiconductors Physical Design RF SoC Analog System Architecture Mixed Signal SCSI PCB Design RTL Design See 21+ \u00a0 \u00a0 See less Verilog Hardware Signal Integrity EDA Ethernet PCB design Electronics Integration Product Development Project Management PCIe FPGA Embedded Systems Hardware Architecture Logic Design Debugging Simulations ASIC VHDL Processors Digital Signal... Device Drivers Wireless RTL design IC Firmware Semiconductors Physical Design RF SoC Analog System Architecture Mixed Signal SCSI PCB Design RTL Design See 21+ \u00a0 \u00a0 See less Verilog Hardware Signal Integrity EDA Ethernet PCB design Electronics Integration Product Development Project Management PCIe FPGA Embedded Systems Hardware Architecture Logic Design Debugging Simulations ASIC VHDL Processors Digital Signal... Device Drivers Wireless RTL design IC Firmware Semiconductors Physical Design RF SoC Analog System Architecture Mixed Signal SCSI PCB Design RTL Design See 21+ \u00a0 \u00a0 See less ", "Experience Senior Engineer/Scientist IBM October 2014  \u2013 Present (11 months) Advanced failure and material analysis (i.e. FIB, SEM, TEM, STEM-EDX/EELS, nano-beam diffraction, electron holography and electron tomography) on semiconductor devices of advanced technology nodes (i.e. 32nm SOI, 22nm SOI, 20nm bulk, 14nm FinFET and below) Engineer/Scientist IBM October 2011  \u2013 Present (3 years 11 months) Hopewell Junction, NY Advanced failure and material analysis (i.e. FIB, SEM, TEM, STEM-EDX/EELS, nano-beam diffraction, electron holography and electron tomography) on semiconductor devices of advanced technology nodes (i.e. 32nm SOI, 22nm SOI, 20nm bulk, 14nm FinFET and below) Senior Engineer/Scientist IBM October 2014  \u2013 Present (11 months) Advanced failure and material analysis (i.e. FIB, SEM, TEM, STEM-EDX/EELS, nano-beam diffraction, electron holography and electron tomography) on semiconductor devices of advanced technology nodes (i.e. 32nm SOI, 22nm SOI, 20nm bulk, 14nm FinFET and below) Senior Engineer/Scientist IBM October 2014  \u2013 Present (11 months) Advanced failure and material analysis (i.e. FIB, SEM, TEM, STEM-EDX/EELS, nano-beam diffraction, electron holography and electron tomography) on semiconductor devices of advanced technology nodes (i.e. 32nm SOI, 22nm SOI, 20nm bulk, 14nm FinFET and below) Engineer/Scientist IBM October 2011  \u2013 Present (3 years 11 months) Hopewell Junction, NY Advanced failure and material analysis (i.e. FIB, SEM, TEM, STEM-EDX/EELS, nano-beam diffraction, electron holography and electron tomography) on semiconductor devices of advanced technology nodes (i.e. 32nm SOI, 22nm SOI, 20nm bulk, 14nm FinFET and below) Engineer/Scientist IBM October 2011  \u2013 Present (3 years 11 months) Hopewell Junction, NY Advanced failure and material analysis (i.e. FIB, SEM, TEM, STEM-EDX/EELS, nano-beam diffraction, electron holography and electron tomography) on semiconductor devices of advanced technology nodes (i.e. 32nm SOI, 22nm SOI, 20nm bulk, 14nm FinFET and below) Languages   Skills Electron Microscopy Failure Analysis Materials Science Microelectronics TEM EELS EDX Semiconductor Process Semiconductor... Catalysis Thin Films Skills  Electron Microscopy Failure Analysis Materials Science Microelectronics TEM EELS EDX Semiconductor Process Semiconductor... Catalysis Thin Films Electron Microscopy Failure Analysis Materials Science Microelectronics TEM EELS EDX Semiconductor Process Semiconductor... Catalysis Thin Films Electron Microscopy Failure Analysis Materials Science Microelectronics TEM EELS EDX Semiconductor Process Semiconductor... Catalysis Thin Films ", "Experience Senior Engineer/Scientist IBM Development Engineer Texas Instruments May 1976  \u2013  March 1984  (7 years 11 months) Design Engineer Texas Instruments 1976  \u2013  1984  (8 years) Senior Engineer/Scientist IBM Senior Engineer/Scientist IBM Development Engineer Texas Instruments May 1976  \u2013  March 1984  (7 years 11 months) Development Engineer Texas Instruments May 1976  \u2013  March 1984  (7 years 11 months) Design Engineer Texas Instruments 1976  \u2013  1984  (8 years) Design Engineer Texas Instruments 1976  \u2013  1984  (8 years) Skills Java Computer Science Linux AIX C Programming Hardware Servers Automation Software Development Unix Operating Systems Integration Software Engineering System Architecture Debugging Embedded Systems Testing Databases IBM AIX See 5+ \u00a0 \u00a0 See less Skills  Java Computer Science Linux AIX C Programming Hardware Servers Automation Software Development Unix Operating Systems Integration Software Engineering System Architecture Debugging Embedded Systems Testing Databases IBM AIX See 5+ \u00a0 \u00a0 See less Java Computer Science Linux AIX C Programming Hardware Servers Automation Software Development Unix Operating Systems Integration Software Engineering System Architecture Debugging Embedded Systems Testing Databases IBM AIX See 5+ \u00a0 \u00a0 See less Java Computer Science Linux AIX C Programming Hardware Servers Automation Software Development Unix Operating Systems Integration Software Engineering System Architecture Debugging Embedded Systems Testing Databases IBM AIX See 5+ \u00a0 \u00a0 See less Education Speedway High School Speedway High School Speedway High School Speedway High School ", "Skills Project Management Supply Chain Management Start-ups Product Development Program Management Engineering Management Supplier Quality Materials Science Integration Manufacturing... SPC Characterization Failure Analysis Physics Skills  Project Management Supply Chain Management Start-ups Product Development Program Management Engineering Management Supplier Quality Materials Science Integration Manufacturing... SPC Characterization Failure Analysis Physics Project Management Supply Chain Management Start-ups Product Development Program Management Engineering Management Supplier Quality Materials Science Integration Manufacturing... SPC Characterization Failure Analysis Physics Project Management Supply Chain Management Start-ups Product Development Program Management Engineering Management Supplier Quality Materials Science Integration Manufacturing... SPC Characterization Failure Analysis Physics Honors & Awards Additional Honors & Awards 2 patents, 7 R&D contracts, 38 publications -- list available upon request \n \nManager's Choice Award, IBM 2015 \n \nExcellence in Global Hardware Execution, IBM 2013 \n \nGrant review board, National Institutes of Health \n \nReviewer, Journal of Applied Physics and Applied Physics Letters \n \nMember Sigma Pi Sigma and Pi Mu Epsilon, national honor societies for physics and mathematics Additional Honors & Awards 2 patents, 7 R&D contracts, 38 publications -- list available upon request \n \nManager's Choice Award, IBM 2015 \n \nExcellence in Global Hardware Execution, IBM 2013 \n \nGrant review board, National Institutes of Health \n \nReviewer, Journal of Applied Physics and Applied Physics Letters \n \nMember Sigma Pi Sigma and Pi Mu Epsilon, national honor societies for physics and mathematics Additional Honors & Awards 2 patents, 7 R&D contracts, 38 publications -- list available upon request \n \nManager's Choice Award, IBM 2015 \n \nExcellence in Global Hardware Execution, IBM 2013 \n \nGrant review board, National Institutes of Health \n \nReviewer, Journal of Applied Physics and Applied Physics Letters \n \nMember Sigma Pi Sigma and Pi Mu Epsilon, national honor societies for physics and mathematics Additional Honors & Awards 2 patents, 7 R&D contracts, 38 publications -- list available upon request \n \nManager's Choice Award, IBM 2015 \n \nExcellence in Global Hardware Execution, IBM 2013 \n \nGrant review board, National Institutes of Health \n \nReviewer, Journal of Applied Physics and Applied Physics Letters \n \nMember Sigma Pi Sigma and Pi Mu Epsilon, national honor societies for physics and mathematics ", "Experience Senior Engineer IBM Almaden Research Center January 2010  \u2013 Present (5 years 8 months) Sole Proprietor Erpelding Enterprises January 2005  \u2013  March 2011  (6 years 3 months) Senior Engineer Hitachi Global Storage Technologies, Inc. January 2003  \u2013  December 2004  (2 years) Technology Lead / Contract Manager International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) Lead Engineer / Product Engineer International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) R&D Engineer / Scientist IBM, San Jose, CA July 1972  \u2013  December 2002  (30 years 6 months) Sr. Engineer Hitachi/IBM 2001  \u2013  2002  (1 year) Senior Engineer IBM 1972  \u2013  2002  (30 years) Senior Engineer IBM Almaden Research Center January 2010  \u2013 Present (5 years 8 months) Senior Engineer IBM Almaden Research Center January 2010  \u2013 Present (5 years 8 months) Sole Proprietor Erpelding Enterprises January 2005  \u2013  March 2011  (6 years 3 months) Sole Proprietor Erpelding Enterprises January 2005  \u2013  March 2011  (6 years 3 months) Senior Engineer Hitachi Global Storage Technologies, Inc. January 2003  \u2013  December 2004  (2 years) Senior Engineer Hitachi Global Storage Technologies, Inc. January 2003  \u2013  December 2004  (2 years) Technology Lead / Contract Manager International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) Technology Lead / Contract Manager International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) Lead Engineer / Product Engineer International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) Lead Engineer / Product Engineer International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) R&D Engineer / Scientist IBM, San Jose, CA July 1972  \u2013  December 2002  (30 years 6 months) R&D Engineer / Scientist IBM, San Jose, CA July 1972  \u2013  December 2002  (30 years 6 months) Sr. Engineer Hitachi/IBM 2001  \u2013  2002  (1 year) Sr. Engineer Hitachi/IBM 2001  \u2013  2002  (1 year) Senior Engineer IBM 1972  \u2013  2002  (30 years) Senior Engineer IBM 1972  \u2013  2002  (30 years) Skills Manufacturing Cross-functional Team... Competitive Analysis Semiconductors Patents Product Development Engineering Skills  Manufacturing Cross-functional Team... Competitive Analysis Semiconductors Patents Product Development Engineering Manufacturing Cross-functional Team... Competitive Analysis Semiconductors Patents Product Development Engineering Manufacturing Cross-functional Team... Competitive Analysis Semiconductors Patents Product Development Engineering Education Loyola Marymount University 1968  \u2013 1972 Loyola Marymount University 1968  \u2013 1972 Loyola Marymount University 1968  \u2013 1972 Loyola Marymount University 1968  \u2013 1972 Honors & Awards Additional Honors & Awards With IBM: \n- Honored at two (2) Corporate Technical Recognition Events \n- Eight (8) Invention Plateau Awards \n- Three (3) awards for Outstanding Technical Achievement \n- One (1) award for Outstanding Achievement \n- One (1) Division Award \n \nWith Hitachi: \n- One (1) Golden Patent Award \n \nWith IBM & Hitachi: \n- Thirty-five (35) US Patents Issued \n- Four (4) US Patent Applications Pending Additional Honors & Awards With IBM: \n- Honored at two (2) Corporate Technical Recognition Events \n- Eight (8) Invention Plateau Awards \n- Three (3) awards for Outstanding Technical Achievement \n- One (1) award for Outstanding Achievement \n- One (1) Division Award \n \nWith Hitachi: \n- One (1) Golden Patent Award \n \nWith IBM & Hitachi: \n- Thirty-five (35) US Patents Issued \n- Four (4) US Patent Applications Pending Additional Honors & Awards With IBM: \n- Honored at two (2) Corporate Technical Recognition Events \n- Eight (8) Invention Plateau Awards \n- Three (3) awards for Outstanding Technical Achievement \n- One (1) award for Outstanding Achievement \n- One (1) Division Award \n \nWith Hitachi: \n- One (1) Golden Patent Award \n \nWith IBM & Hitachi: \n- Thirty-five (35) US Patents Issued \n- Four (4) US Patent Applications Pending Additional Honors & Awards With IBM: \n- Honored at two (2) Corporate Technical Recognition Events \n- Eight (8) Invention Plateau Awards \n- Three (3) awards for Outstanding Technical Achievement \n- One (1) award for Outstanding Achievement \n- One (1) Division Award \n \nWith Hitachi: \n- One (1) Golden Patent Award \n \nWith IBM & Hitachi: \n- Thirty-five (35) US Patents Issued \n- Four (4) US Patent Applications Pending "]}