// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1ns/1ps

module face_classifier_c_activation_3_output_shape_if (
    // system singals
    input  wire        clk,
    input  wire        reset,
    // user signals
    input  wire [2:0]  activation_3_output_shape_address0,
    input  wire        activation_3_output_shape_ce0,
    input  wire        activation_3_output_shape_we0,
    input  wire [63:0] activation_3_output_shape_d0,
    // bus signals
    output wire        Clk_A,
    output wire        Rst_A,
    output wire        EN_A,
    output wire [7:0]  WEN_A,
    output wire [31:0] Addr_A,
    output wire [63:0] Dout_A,
    input  wire [63:0] Din_A
);
//------------------------Body---------------------------
assign Clk_A  = clk;
assign Rst_A  = reset;
assign EN_A   = activation_3_output_shape_ce0;
assign Addr_A = {activation_3_output_shape_address0, 3'b0};
assign WEN_A  = {8{activation_3_output_shape_we0}};
assign Dout_A = activation_3_output_shape_d0;

endmodule
