library ieee;
use ieee.std_logic_1164.all;

entity preCLA is
port( OpeA, OpeB 					: in std_logic_vector(3 downto 0);
		mode, operation 			: in std_logic;
		CLAOpeAOut, CLAOpeBOut	: out std_logic_vector(3 downto 0));
end entity;

architecture archi_preCLA of preCLA is
	signal tempA, tempB, multi1, multi2, multi3, multi4 : std_logic_vector(3 downto 0);
	signal sel <= std_logic_vector(1 downto 0);
begin
	process(OpeA, OpeB, mode, operation)
	begin
		