#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul 20 00:33:19 2025
# Process ID: 131668
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2416.418 ; gain = 114.992 ; free physical = 489581 ; free virtual = 575101
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 131691
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2865.906 ; gain = 425.582 ; free physical = 482538 ; free virtual = 568310
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4768.453 ; gain = 2328.129 ; free physical = 483650 ; free virtual = 569487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 4768.453 ; gain = 2328.129 ; free physical = 478266 ; free virtual = 564112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 4788.379 ; gain = 2348.055 ; free physical = 478113 ; free virtual = 563978
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 4871.379 ; gain = 2431.055 ; free physical = 470528 ; free virtual = 560451
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               16 Bit    Registers := 3736  
	               12 Bit    Registers := 636   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 5520  
	   2 Input   15 Bit        Muxes := 3076  
	   2 Input   12 Bit        Muxes := 5521  
	   3 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 1060  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_i_reg_160680_reg[15]' (FDE) to 'agg_tmp3_i73_i_i_i_i542_i_i_i_reg_161310_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i_i_i_i_reg_156260_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i219_i_i2773_i_i_reg_159050_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i627_i_i3181_i_i_reg_160520_reg[15]' (FDE) to 'agg_tmp3_i73_i_i_i_i542_i_i_i_reg_161310_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i_i_i_i_reg_156250_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i219_i_i2773_i_i_reg_159050_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_i_i_reg_156240_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i219_i_i2773_i_i_reg_159050_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i219_i_i2773_i_i_reg_159050_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i31_i31_i_i_i_reg_158040_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i_i3055_i_i_reg_158940_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_i_i_reg_155910_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59222_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_156810_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_reg_159130_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i_i2619_i_i_reg_159120_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i141_i_i_i_reg_158000_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i_i_i_reg_157990_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i_i_i_reg_157340_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i_i_i_reg_157330_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i_i_i_reg_157260_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157320_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i_i_i_reg_157260_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_reg_161310_reg[15]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i_i_i_reg_160930_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i_i_i_reg_157260_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_reg_157240_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_reg_161300_reg[15]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i_i_i_reg_160930_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_reg_157240_reg[15]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_156040_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_156780_reg[15]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_156040_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_reg_160930_reg[15]' (FDE) to 'agg_tmp3_i_i_i301_i_i_i_i_i_reg_160710_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i_i_reg_160710_reg[15]' (FDE) to 'agg_tmp_i_i_i_i2533_i2533_i_i_reg_160540_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i_i_i_reg_156480_reg[15]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_156040_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i_i_i_i_reg_156290_reg[15]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_156040_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i_i_i_i_reg_156280_reg[15]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_156040_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i2533_i2533_i_i_reg_160540_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_156120_reg[15]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_156040_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59918_reg[15]' (FDE) to 'reg_59908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_156040_reg[15]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_155970_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59066_reg[15]' (FDE) to 'reg_59054_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59908_reg[15]' (FDE) to 'reg_59868_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_156030_reg[15]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_155970_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59868_reg[15]' (FDE) to 'reg_59858_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59054_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59858_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_155970_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i462_i_i_i_reg_161320_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i187_i187_i187_i_i_i_reg_157980_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_reg_157300_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i_i_i_i_reg_160700_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i_i_i_i_reg_160670_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59306_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_161450_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59042_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59798_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_155890_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59690_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59102_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_160490_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i_i_i_i_i_reg_156400_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59774_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59888_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i625_i_i_i_reg_160410_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59426_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_reg_156430_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_reg_158800_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157785_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157785_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157785_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157785_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157785_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157785_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157785_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157785_reg[10]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157795_reg[10]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_reg_157790_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_157780_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_reg_159550_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_reg_159300_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i3375_i_i_1_reg_158805_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i_i2775_i_i_reg_159060_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_reg_159300_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_reg_159300_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_reg_159300_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_159295_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_reg_159300_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_reg_159290_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_reg_159290_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_158690_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_158690_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_158690_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_1_reg_158695_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_158690_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_158680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_160025_reg[11]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_reg_160020_reg[15]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[2]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[3]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[6]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[8]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_1_reg_160015_reg[11]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_159970_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_reg_160010_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_159970_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i2535_i2535_i_i_reg_160550_reg[15]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_reg_161360_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i228_i_i_i_reg_161360_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_159970_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_159980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_159975_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_159980_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_1_reg_159985_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_158685_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i460_i_i_reg_161210_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59366_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_157530_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i_i386_i_i_reg_161220_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i1167_i_i_i_i_reg_156450_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59150_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i_i1022_i_i_reg_161120_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59210_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_reg_159560_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_reg_157900_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i302_i_i_i_reg_161350_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i4841_i_i_reg_158160_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59294_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59342_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i_i1015_i_i_i_i_reg_156520_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i_i_i_i_reg_160730_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i_i614_i_i_reg_161180_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59534_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i573_i_i_i4401_i_i_reg_158350_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i1899_i1899_i_i_reg_160570_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i_i_i_i_reg_156910_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59522_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_reg_159670_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i1587_i1587_i_i_reg_160590_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_156330_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59162_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i_i_i_i_i_reg_156180_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59186_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i_i_i_i_reg_160770_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59498_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156140_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i74_i_i_i_reg_161390_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i_i_i4773_i_i_reg_160450_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_reg_159530_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59354_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_reg_157470_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i1567_i1567_i_i_reg_159570_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_reg_158520_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i627_i627_i627_i_i_reg_160630_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_160145_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_reg_160200_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i_i_i_i_i_reg_156390_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i_i706_i_i_reg_161170_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_160600_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i1013_i1013_i1013_i_i_reg_159850_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_reg_157540_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i_i_i_i_i_1_reg_156355_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_157660_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i1413_i1413_i_i_reg_159650_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:14 . Memory (MB): peak = 4887.391 ; gain = 2447.066 ; free physical = 415800 ; free virtual = 507441
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:11 ; elapsed = 00:04:25 . Memory (MB): peak = 4887.391 ; gain = 2447.066 ; free physical = 467525 ; free virtual = 559320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i_i65_i65_i65_i65_i65_i_i2619_i_i_1_reg_159125_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i_i65_i_i_i533_i_i1807_i_i_i_1_reg_157275_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i_i_i_i_i_i_i27_i_1_reg_160655_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i_i65_i_i_i_i1167_i_i3721_i_i_1_reg_158645_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i_i625_i625_i625_i_i_i_1_reg_160415_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_1_reg_156435_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_159305_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i_i65_i_i_i_i_i2441_i2441_i_i_1_reg_159195_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp3_i73_i73_i_i387_i_i388_i_i_1_reg_161235_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i_i65_i_i_i_i1167_i_i_i_i_1_reg_156455_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp3_i_i67_i67_i67_i67_i_i_i3895_i_i_1_reg_158585_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_1_reg_157405_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i_i145_i145_i_i_i_i_i_1_reg_160735_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i31_i_i_i_i573_i_i_i4401_i_i_1_reg_158355_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_159485_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/reg_59264_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_1_reg_156335_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_1_reg_157475_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_157115_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0/agg_tmp_i31_i31_i_i_i_i1133_i1133_i_i_i_1_reg_157565_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:35 ; elapsed = 00:04:48 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 466696 ; free virtual = 558509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:26 ; elapsed = 00:05:40 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 466451 ; free virtual = 558388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:28 ; elapsed = 00:05:43 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 466591 ; free virtual = 558528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:40 ; elapsed = 00:05:55 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 459522 ; free virtual = 551459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:41 ; elapsed = 00:05:56 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 455617 ; free virtual = 547554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:58 ; elapsed = 00:07:13 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 480194 ; free virtual = 571581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:59 ; elapsed = 00:07:15 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 479624 ; free virtual = 571011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3076|
|3     |LUT1   |   448|
|4     |LUT2   | 27408|
|5     |LUT3   |  3769|
|6     |LUT4   | 28424|
|7     |LUT5   | 13829|
|8     |LUT6   | 90739|
|9     |MUXF7  |   619|
|10    |FDRE   | 64073|
|11    |FDSE   |    76|
|12    |IBUF   | 48004|
|13    |OBUF   |   428|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 280894|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    375|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     54|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |     45|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     55|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |     45|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     56|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_45                                       |     45|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     56|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_44                                       |     45|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     54|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_43                                       |     45|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     58|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_42                                       |     45|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     54|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_41                                       |     45|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     56|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_40                                       |     45|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     56|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_39                                       |     45|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     54|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_38                                       |     45|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     62|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_37                                       |     45|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w16_d2_S_10                                                |     56|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_36                                       |     45|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w16_d2_S_11                                                |     55|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_35                                       |     45|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w16_d2_S_12                                                |     55|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_34                                       |     45|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w16_d2_S_13                                                |     55|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_33                                       |     45|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w16_d2_S_14                                                |     55|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_32                                       |     45|
|35    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_15                                                |     54|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_31                                       |     45|
|37    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_16                                                |     55|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_30                                       |     45|
|39    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_17                                                |     55|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_29                                       |     45|
|41    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_18                                                |     56|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_28                                       |     45|
|43    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_19                                                |     55|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_27                                       |     45|
|45    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_20                                                |     55|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_26                                       |     45|
|47    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_21                                                |     54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_25                                       |     45|
|49    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_22                                                |     55|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_24                                       |     45|
|51    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_23                                                |     55|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     45|
|53    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4 | 230676|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:59 ; elapsed = 00:07:15 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 479282 ; free virtual = 570670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:02 ; elapsed = 00:07:20 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 489998 ; free virtual = 581385
Synthesis Optimization Complete : Time (s): cpu = 00:07:02 ; elapsed = 00:07:20 . Memory (MB): peak = 4895.395 ; gain = 2455.070 ; free physical = 490015 ; free virtual = 581375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4895.395 ; gain = 0.000 ; free physical = 481741 ; free virtual = 573141
INFO: [Netlist 29-17] Analyzing 51700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_25_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5019.832 ; gain = 0.000 ; free physical = 451531 ; free virtual = 543067
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 48004 instances

Synth Design complete | Checksum: bf2efe70
INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:15 ; elapsed = 00:08:33 . Memory (MB): peak = 5019.832 ; gain = 2603.414 ; free physical = 454329 ; free virtual = 545865
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18397.867; main = 4301.017; forked = 14392.823
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23469.961; main = 5019.836; forked = 18578.484
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5083.863 ; gain = 64.031 ; free physical = 457474 ; free virtual = 549134

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e66b0558

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 5276.254 ; gain = 192.391 ; free physical = 426132 ; free virtual = 518348

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 264 inverters resulting in an inversion of 560 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10203aafb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 456553 ; free virtual = 548869
INFO: [Opt 31-389] Phase Retarget created 20 cells and removed 284 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10b89f4e6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 456261 ; free virtual = 548576
INFO: [Opt 31-389] Phase Constant propagation created 58 cells and removed 115 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e7847d3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 454919 ; free virtual = 547327
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 85f0ff21

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 456163 ; free virtual = 548571
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 7d19299b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 456074 ; free virtual = 548482
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              20  |             284  |                                              0  |
|  Constant propagation         |              58  |             115  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11aa4434d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 456069 ; free virtual = 548477

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11aa4434d

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 454170 ; free virtual = 546582

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11aa4434d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 453927 ; free virtual = 546339

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 453454 ; free virtual = 545865
Ending Netlist Obfuscation Task | Checksum: 11aa4434d

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5343.207 ; gain = 0.000 ; free physical = 453196 ; free virtual = 545608
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:10 . Memory (MB): peak = 5343.207 ; gain = 323.375 ; free physical = 453173 ; free virtual = 545585
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 20 00:44:06 2025...
