#Type declarations for VHDL signals
t1=std_logic
t2=std_logic_vector