package freertos

import _ "unsafe"

const SYSTEM_CONTROL_CORE_1_RESETING_V = 0x1
const SYSTEM_CONTROL_CORE_1_RESETING_S = 2
const SYSTEM_CONTROL_CORE_1_CLKGATE_EN_V = 0x1
const SYSTEM_CONTROL_CORE_1_CLKGATE_EN_S = 1
const SYSTEM_CONTROL_CORE_1_RUNSTALL_V = 0x1
const SYSTEM_CONTROL_CORE_1_RUNSTALL_S = 0
const SYSTEM_CONTROL_CORE_1_MESSAGE = 0xFFFFFFFF
const SYSTEM_CONTROL_CORE_1_MESSAGE_V = 0xFFFFFFFF
const SYSTEM_CONTROL_CORE_1_MESSAGE_S = 0
const SYSTEM_CLK_EN_DEDICATED_GPIO_V = 0x1
const SYSTEM_CLK_EN_DEDICATED_GPIO_S = 7
const SYSTEM_CLK_EN_ASSIST_DEBUG_V = 0x1
const SYSTEM_CLK_EN_ASSIST_DEBUG_S = 6
const SYSTEM_RST_EN_DEDICATED_GPIO_V = 0x1
const SYSTEM_RST_EN_DEDICATED_GPIO_S = 7
const SYSTEM_RST_EN_ASSIST_DEBUG_V = 0x1
const SYSTEM_RST_EN_ASSIST_DEBUG_S = 6
const SYSTEM_CPU_WAITI_DELAY_NUM = 0x0000000F
const SYSTEM_CPU_WAITI_DELAY_NUM_V = 0xF
const SYSTEM_CPU_WAITI_DELAY_NUM_S = 4
const SYSTEM_CPU_WAIT_MODE_FORCE_ON_V = 0x1
const SYSTEM_CPU_WAIT_MODE_FORCE_ON_S = 3
const SYSTEM_PLL_FREQ_SEL_V = 0x1
const SYSTEM_PLL_FREQ_SEL_S = 2
const SYSTEM_CPUPERIOD_SEL = 0x00000003
const SYSTEM_CPUPERIOD_SEL_V = 0x3
const SYSTEM_CPUPERIOD_SEL_S = 0
const SYSTEM_LSLP_MEM_PD_MASK_V = 0x1
const SYSTEM_LSLP_MEM_PD_MASK_S = 0
const SYSTEM_SPI4_CLK_EN_V = 0x1
const SYSTEM_SPI4_CLK_EN_S = 31
const SYSTEM_ADC2_ARB_CLK_EN_V = 0x1
const SYSTEM_ADC2_ARB_CLK_EN_S = 30
const SYSTEM_SYSTIMER_CLK_EN_V = 0x1
const SYSTEM_SYSTIMER_CLK_EN_S = 29
const SYSTEM_APB_SARADC_CLK_EN_V = 0x1
const SYSTEM_APB_SARADC_CLK_EN_S = 28
const SYSTEM_SPI3_DMA_CLK_EN_V = 0x1
const SYSTEM_SPI3_DMA_CLK_EN_S = 27
const SYSTEM_PWM3_CLK_EN_V = 0x1
const SYSTEM_PWM3_CLK_EN_S = 26
const SYSTEM_PWM2_CLK_EN_V = 0x1
const SYSTEM_PWM2_CLK_EN_S = 25
const SYSTEM_UART_MEM_CLK_EN_V = 0x1
const SYSTEM_UART_MEM_CLK_EN_S = 24
const SYSTEM_USB_CLK_EN_V = 0x1
const SYSTEM_USB_CLK_EN_S = 23
const SYSTEM_SPI2_DMA_CLK_EN_V = 0x1
const SYSTEM_SPI2_DMA_CLK_EN_S = 22
const SYSTEM_I2S1_CLK_EN_V = 0x1
const SYSTEM_I2S1_CLK_EN_S = 21
const SYSTEM_PWM1_CLK_EN_V = 0x1
const SYSTEM_PWM1_CLK_EN_S = 20
const SYSTEM_TWAI_CLK_EN_V = 0x1
const SYSTEM_TWAI_CLK_EN_S = 19
const SYSTEM_I2C_EXT1_CLK_EN_V = 0x1
const SYSTEM_I2C_EXT1_CLK_EN_S = 18
const SYSTEM_PWM0_CLK_EN_V = 0x1
const SYSTEM_PWM0_CLK_EN_S = 17
const SYSTEM_SPI3_CLK_EN_V = 0x1
const SYSTEM_SPI3_CLK_EN_S = 16
const SYSTEM_TIMERGROUP1_CLK_EN_V = 0x1
const SYSTEM_TIMERGROUP1_CLK_EN_S = 15
const SYSTEM_EFUSE_CLK_EN_V = 0x1
const SYSTEM_EFUSE_CLK_EN_S = 14
const SYSTEM_TIMERGROUP_CLK_EN_V = 0x1
const SYSTEM_TIMERGROUP_CLK_EN_S = 13
const SYSTEM_UHCI1_CLK_EN_V = 0x1
const SYSTEM_UHCI1_CLK_EN_S = 12
const SYSTEM_LEDC_CLK_EN_V = 0x1
const SYSTEM_LEDC_CLK_EN_S = 11
const SYSTEM_PCNT_CLK_EN_V = 0x1
const SYSTEM_PCNT_CLK_EN_S = 10
const SYSTEM_RMT_CLK_EN_V = 0x1
const SYSTEM_RMT_CLK_EN_S = 9
const SYSTEM_UHCI0_CLK_EN_V = 0x1
const SYSTEM_UHCI0_CLK_EN_S = 8
const SYSTEM_I2C_EXT0_CLK_EN_V = 0x1
const SYSTEM_I2C_EXT0_CLK_EN_S = 7
const SYSTEM_SPI2_CLK_EN_V = 0x1
const SYSTEM_SPI2_CLK_EN_S = 6
const SYSTEM_UART1_CLK_EN_V = 0x1
const SYSTEM_UART1_CLK_EN_S = 5
const SYSTEM_I2S0_CLK_EN_V = 0x1
const SYSTEM_I2S0_CLK_EN_S = 4
const SYSTEM_WDG_CLK_EN_V = 0x1
const SYSTEM_WDG_CLK_EN_S = 3
const SYSTEM_UART_CLK_EN_V = 0x1
const SYSTEM_UART_CLK_EN_S = 2
const SYSTEM_SPI01_CLK_EN_V = 0x1
const SYSTEM_SPI01_CLK_EN_S = 1
const SYSTEM_TIMERS_CLK_EN_V = 0x1
const SYSTEM_TIMERS_CLK_EN_S = 0
const SYSTEM_USB_DEVICE_CLK_EN_V = 0x1
const SYSTEM_USB_DEVICE_CLK_EN_S = 10
const SYSTEM_UART2_CLK_EN_V = 0x1
const SYSTEM_UART2_CLK_EN_S = 9
const SYSTEM_LCD_CAM_CLK_EN_V = 0x1
const SYSTEM_LCD_CAM_CLK_EN_S = 8
const SYSTEM_SDIO_HOST_CLK_EN_V = 0x1
const SYSTEM_SDIO_HOST_CLK_EN_S = 7
const SYSTEM_DMA_CLK_EN_V = 0x1
const SYSTEM_DMA_CLK_EN_S = 6
const SYSTEM_CRYPTO_HMAC_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_HMAC_CLK_EN_S = 5
const SYSTEM_CRYPTO_DS_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_DS_CLK_EN_S = 4
const SYSTEM_CRYPTO_RSA_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_RSA_CLK_EN_S = 3
const SYSTEM_CRYPTO_SHA_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_SHA_CLK_EN_S = 2
const SYSTEM_CRYPTO_AES_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_AES_CLK_EN_S = 1
const SYSTEM_PERI_BACKUP_CLK_EN_V = 0x1
const SYSTEM_PERI_BACKUP_CLK_EN_S = 0
const SYSTEM_SPI4_RST_V = 0x1
const SYSTEM_SPI4_RST_S = 31
const SYSTEM_ADC2_ARB_RST_V = 0x1
const SYSTEM_ADC2_ARB_RST_S = 30
const SYSTEM_SYSTIMER_RST_V = 0x1
const SYSTEM_SYSTIMER_RST_S = 29
const SYSTEM_APB_SARADC_RST_V = 0x1
const SYSTEM_APB_SARADC_RST_S = 28
const SYSTEM_SPI3_DMA_RST_V = 0x1
const SYSTEM_SPI3_DMA_RST_S = 27
const SYSTEM_PWM3_RST_V = 0x1
const SYSTEM_PWM3_RST_S = 26
const SYSTEM_PWM2_RST_V = 0x1
const SYSTEM_PWM2_RST_S = 25
const SYSTEM_UART_MEM_RST_V = 0x1
const SYSTEM_UART_MEM_RST_S = 24
const SYSTEM_USB_RST_V = 0x1
const SYSTEM_USB_RST_S = 23
const SYSTEM_SPI2_DMA_RST_V = 0x1
const SYSTEM_SPI2_DMA_RST_S = 22
const SYSTEM_I2S1_RST_V = 0x1
const SYSTEM_I2S1_RST_S = 21
const SYSTEM_PWM1_RST_V = 0x1
const SYSTEM_PWM1_RST_S = 20
const SYSTEM_TWAI_RST_V = 0x1
const SYSTEM_TWAI_RST_S = 19
const SYSTEM_I2C_EXT1_RST_V = 0x1
const SYSTEM_I2C_EXT1_RST_S = 18
const SYSTEM_PWM0_RST_V = 0x1
const SYSTEM_PWM0_RST_S = 17
const SYSTEM_SPI3_RST_V = 0x1
const SYSTEM_SPI3_RST_S = 16
const SYSTEM_TIMERGROUP1_RST_V = 0x1
const SYSTEM_TIMERGROUP1_RST_S = 15
const SYSTEM_EFUSE_RST_V = 0x1
const SYSTEM_EFUSE_RST_S = 14
const SYSTEM_TIMERGROUP_RST_V = 0x1
const SYSTEM_TIMERGROUP_RST_S = 13
const SYSTEM_UHCI1_RST_V = 0x1
const SYSTEM_UHCI1_RST_S = 12
const SYSTEM_LEDC_RST_V = 0x1
const SYSTEM_LEDC_RST_S = 11
const SYSTEM_PCNT_RST_V = 0x1
const SYSTEM_PCNT_RST_S = 10
const SYSTEM_RMT_RST_V = 0x1
const SYSTEM_RMT_RST_S = 9
const SYSTEM_UHCI0_RST_V = 0x1
const SYSTEM_UHCI0_RST_S = 8
const SYSTEM_I2C_EXT0_RST_V = 0x1
const SYSTEM_I2C_EXT0_RST_S = 7
const SYSTEM_SPI2_RST_V = 0x1
const SYSTEM_SPI2_RST_S = 6
const SYSTEM_UART1_RST_V = 0x1
const SYSTEM_UART1_RST_S = 5
const SYSTEM_I2S0_RST_V = 0x1
const SYSTEM_I2S0_RST_S = 4
const SYSTEM_WDG_RST_V = 0x1
const SYSTEM_WDG_RST_S = 3
const SYSTEM_UART_RST_V = 0x1
const SYSTEM_UART_RST_S = 2
const SYSTEM_SPI01_RST_V = 0x1
const SYSTEM_SPI01_RST_S = 1
const SYSTEM_TIMERS_RST_V = 0x1
const SYSTEM_TIMERS_RST_S = 0
const SYSTEM_USB_DEVICE_RST_V = 0x1
const SYSTEM_USB_DEVICE_RST_S = 10
const SYSTEM_UART2_RST_V = 0x1
const SYSTEM_UART2_RST_S = 9
const SYSTEM_LCD_CAM_RST_V = 0x1
const SYSTEM_LCD_CAM_RST_S = 8
const SYSTEM_SDIO_HOST_RST_V = 0x1
const SYSTEM_SDIO_HOST_RST_S = 7
const SYSTEM_DMA_RST_V = 0x1
const SYSTEM_DMA_RST_S = 6
const SYSTEM_CRYPTO_HMAC_RST_V = 0x1
const SYSTEM_CRYPTO_HMAC_RST_S = 5
const SYSTEM_CRYPTO_DS_RST_V = 0x1
const SYSTEM_CRYPTO_DS_RST_S = 4
const SYSTEM_CRYPTO_RSA_RST_V = 0x1
const SYSTEM_CRYPTO_RSA_RST_S = 3
const SYSTEM_CRYPTO_SHA_RST_V = 0x1
const SYSTEM_CRYPTO_SHA_RST_S = 2
const SYSTEM_CRYPTO_AES_RST_V = 0x1
const SYSTEM_CRYPTO_AES_RST_S = 1
const SYSTEM_PERI_BACKUP_RST_V = 0x1
const SYSTEM_PERI_BACKUP_RST_S = 0
const SYSTEM_BT_LPCK_DIV_NUM = 0x00000FFF
const SYSTEM_BT_LPCK_DIV_NUM_V = 0xFFF
const SYSTEM_BT_LPCK_DIV_NUM_S = 0
const SYSTEM_LPCLK_RTC_EN_V = 0x1
const SYSTEM_LPCLK_RTC_EN_S = 28
const SYSTEM_LPCLK_SEL_XTAL32K_V = 0x1
const SYSTEM_LPCLK_SEL_XTAL32K_S = 27
const SYSTEM_LPCLK_SEL_XTAL_V = 0x1
const SYSTEM_LPCLK_SEL_XTAL_S = 26
const SYSTEM_LPCLK_SEL_8M_V = 0x1
const SYSTEM_LPCLK_SEL_8M_S = 25
const SYSTEM_LPCLK_SEL_RTC_SLOW_V = 0x1
const SYSTEM_LPCLK_SEL_RTC_SLOW_S = 24
const SYSTEM_BT_LPCK_DIV_A = 0x00000FFF
const SYSTEM_BT_LPCK_DIV_A_V = 0xFFF
const SYSTEM_BT_LPCK_DIV_A_S = 12
const SYSTEM_BT_LPCK_DIV_B = 0x00000FFF
const SYSTEM_BT_LPCK_DIV_B_V = 0xFFF
const SYSTEM_BT_LPCK_DIV_B_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_0_V = 0x1
const SYSTEM_CPU_INTR_FROM_CPU_0_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_1_V = 0x1
const SYSTEM_CPU_INTR_FROM_CPU_1_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_2_V = 0x1
const SYSTEM_CPU_INTR_FROM_CPU_2_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_3_V = 0x1
const SYSTEM_CPU_INTR_FROM_CPU_3_S = 0
const SYSTEM_RSA_MEM_FORCE_PD_V = 0x1
const SYSTEM_RSA_MEM_FORCE_PD_S = 2
const SYSTEM_RSA_MEM_FORCE_PU_V = 0x1
const SYSTEM_RSA_MEM_FORCE_PU_S = 1
const SYSTEM_RSA_MEM_PD_V = 0x1
const SYSTEM_RSA_MEM_PD_S = 0
const SYSTEM_EDMA_RESET_V = 0x1
const SYSTEM_EDMA_RESET_S = 1
const SYSTEM_EDMA_CLK_ON_V = 0x1
const SYSTEM_EDMA_CLK_ON_S = 0
const SYSTEM_DCACHE_RESET_V = 0x1
const SYSTEM_DCACHE_RESET_S = 3
const SYSTEM_DCACHE_CLK_ON_V = 0x1
const SYSTEM_DCACHE_CLK_ON_S = 2
const SYSTEM_ICACHE_RESET_V = 0x1
const SYSTEM_ICACHE_RESET_S = 1
const SYSTEM_ICACHE_CLK_ON_V = 0x1
const SYSTEM_ICACHE_CLK_ON_S = 0
const SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_V = 0x1
const SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_S = 3
const SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_V = 0x1
const SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_S = 2
const SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_V = 0x1
const SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_S = 1
const SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_V = 0x1
const SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_S = 0
const SYSTEM_RTC_MEM_CRC_FINISH_V = 0x1
const SYSTEM_RTC_MEM_CRC_FINISH_S = 31
const SYSTEM_RTC_MEM_CRC_LEN = 0x000007FF
const SYSTEM_RTC_MEM_CRC_LEN_V = 0x7FF
const SYSTEM_RTC_MEM_CRC_LEN_S = 20
const SYSTEM_RTC_MEM_CRC_ADDR = 0x000007FF
const SYSTEM_RTC_MEM_CRC_ADDR_V = 0x7FF
const SYSTEM_RTC_MEM_CRC_ADDR_S = 9
const SYSTEM_RTC_MEM_CRC_START_V = 0x1
const SYSTEM_RTC_MEM_CRC_START_S = 8
const SYSTEM_RTC_MEM_CRC_RES = 0xFFFFFFFF
const SYSTEM_RTC_MEM_CRC_RES_V = 0xFFFFFFFF
const SYSTEM_RTC_MEM_CRC_RES_S = 0
const SYSTEM_REDUNDANT_ECO_RESULT_V = 0x1
const SYSTEM_REDUNDANT_ECO_RESULT_S = 1
const SYSTEM_REDUNDANT_ECO_DRIVE_V = 0x1
const SYSTEM_REDUNDANT_ECO_DRIVE_S = 0
const SYSTEM_CLK_EN_V = 0x1
const SYSTEM_CLK_EN_S = 0
const SYSTEM_CLK_DIV_EN_V = 0x1
const SYSTEM_CLK_DIV_EN_S = 19
const SYSTEM_CLK_XTAL_FREQ = 0x0000007F
const SYSTEM_CLK_XTAL_FREQ_V = 0x7F
const SYSTEM_CLK_XTAL_FREQ_S = 12
const SYSTEM_SOC_CLK_SEL = 0x00000003
const SYSTEM_SOC_CLK_SEL_V = 0x3
const SYSTEM_SOC_CLK_SEL_S = 10
const SYSTEM_PRE_DIV_CNT = 0x000003FF
const SYSTEM_PRE_DIV_CNT_V = 0x3FF
const SYSTEM_PRE_DIV_CNT_S = 0
const SYSTEM_MEM_VT_SEL = 0x00000003
const SYSTEM_MEM_VT_SEL_V = 0x3
const SYSTEM_MEM_VT_SEL_S = 22
const SYSTEM_MEM_TIMING_ERR_CNT = 0x0000FFFF
const SYSTEM_MEM_TIMING_ERR_CNT_V = 0xFFFF
const SYSTEM_MEM_TIMING_ERR_CNT_S = 6
const SYSTEM_MEM_PVT_MONITOR_EN_V = 0x1
const SYSTEM_MEM_PVT_MONITOR_EN_S = 5
const SYSTEM_MEM_ERR_CNT_CLR_V = 0x1
const SYSTEM_MEM_ERR_CNT_CLR_S = 4
const SYSTEM_MEM_PATH_LEN = 0x0000000F
const SYSTEM_MEM_PATH_LEN_V = 0xF
const SYSTEM_MEM_PATH_LEN_S = 0
const SYSTEM_COMB_PVT_MONITOR_EN_LVT_V = 0x1
const SYSTEM_COMB_PVT_MONITOR_EN_LVT_S = 6
const SYSTEM_COMB_ERR_CNT_CLR_LVT_V = 0x1
const SYSTEM_COMB_ERR_CNT_CLR_LVT_S = 5
const SYSTEM_COMB_PATH_LEN_LVT = 0x0000001F
const SYSTEM_COMB_PATH_LEN_LVT_V = 0x1F
const SYSTEM_COMB_PATH_LEN_LVT_S = 0
const SYSTEM_COMB_PVT_MONITOR_EN_NVT_V = 0x1
const SYSTEM_COMB_PVT_MONITOR_EN_NVT_S = 6
const SYSTEM_COMB_ERR_CNT_CLR_NVT_V = 0x1
const SYSTEM_COMB_ERR_CNT_CLR_NVT_S = 5
const SYSTEM_COMB_PATH_LEN_NVT = 0x0000001F
const SYSTEM_COMB_PATH_LEN_NVT_V = 0x1F
const SYSTEM_COMB_PATH_LEN_NVT_S = 0
const SYSTEM_COMB_PVT_MONITOR_EN_HVT_V = 0x1
const SYSTEM_COMB_PVT_MONITOR_EN_HVT_S = 6
const SYSTEM_COMB_ERR_CNT_CLR_HVT_V = 0x1
const SYSTEM_COMB_ERR_CNT_CLR_HVT_S = 5
const SYSTEM_COMB_PATH_LEN_HVT = 0x0000001F
const SYSTEM_COMB_PATH_LEN_HVT_V = 0x1F
const SYSTEM_COMB_PATH_LEN_HVT_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE0 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE0_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE0 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE0_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE0 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE0_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE1 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE1_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE1 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE1_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE1 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE1_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE2 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE2_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE2 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE2_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE2 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE2_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE3 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE3_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE3_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE3 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE3_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE3_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE3 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE3_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE3_S = 0
const SYSTEM_DATE = 0x0FFFFFFF
const SYSTEM_DATE_V = 0xFFFFFFF
const SYSTEM_DATE_S = 0
