#[doc = "Register `IFSCDR` writer"]
pub type W = crate::W<IfscdrSpec>;
#[doc = "Field `P0` writer - Peripheral Clock Glitch Filtering Select"]
pub type P0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P1` writer - Peripheral Clock Glitch Filtering Select"]
pub type P1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P2` writer - Peripheral Clock Glitch Filtering Select"]
pub type P2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P3` writer - Peripheral Clock Glitch Filtering Select"]
pub type P3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P4` writer - Peripheral Clock Glitch Filtering Select"]
pub type P4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P5` writer - Peripheral Clock Glitch Filtering Select"]
pub type P5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P6` writer - Peripheral Clock Glitch Filtering Select"]
pub type P6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P7` writer - Peripheral Clock Glitch Filtering Select"]
pub type P7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P8` writer - Peripheral Clock Glitch Filtering Select"]
pub type P8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P9` writer - Peripheral Clock Glitch Filtering Select"]
pub type P9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P10` writer - Peripheral Clock Glitch Filtering Select"]
pub type P10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P11` writer - Peripheral Clock Glitch Filtering Select"]
pub type P11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P12` writer - Peripheral Clock Glitch Filtering Select"]
pub type P12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P13` writer - Peripheral Clock Glitch Filtering Select"]
pub type P13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P14` writer - Peripheral Clock Glitch Filtering Select"]
pub type P14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P15` writer - Peripheral Clock Glitch Filtering Select"]
pub type P15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P16` writer - Peripheral Clock Glitch Filtering Select"]
pub type P16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P17` writer - Peripheral Clock Glitch Filtering Select"]
pub type P17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P18` writer - Peripheral Clock Glitch Filtering Select"]
pub type P18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P19` writer - Peripheral Clock Glitch Filtering Select"]
pub type P19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P20` writer - Peripheral Clock Glitch Filtering Select"]
pub type P20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P21` writer - Peripheral Clock Glitch Filtering Select"]
pub type P21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P22` writer - Peripheral Clock Glitch Filtering Select"]
pub type P22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P23` writer - Peripheral Clock Glitch Filtering Select"]
pub type P23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P24` writer - Peripheral Clock Glitch Filtering Select"]
pub type P24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P25` writer - Peripheral Clock Glitch Filtering Select"]
pub type P25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P26` writer - Peripheral Clock Glitch Filtering Select"]
pub type P26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P27` writer - Peripheral Clock Glitch Filtering Select"]
pub type P27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P28` writer - Peripheral Clock Glitch Filtering Select"]
pub type P28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P29` writer - Peripheral Clock Glitch Filtering Select"]
pub type P29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P30` writer - Peripheral Clock Glitch Filtering Select"]
pub type P30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `P31` writer - Peripheral Clock Glitch Filtering Select"]
pub type P31W<'a, REG> = crate::BitWriter<'a, REG>;
impl W {
    #[doc = "Bit 0 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p0(&mut self) -> P0W<IfscdrSpec> {
        P0W::new(self, 0)
    }
    #[doc = "Bit 1 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p1(&mut self) -> P1W<IfscdrSpec> {
        P1W::new(self, 1)
    }
    #[doc = "Bit 2 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p2(&mut self) -> P2W<IfscdrSpec> {
        P2W::new(self, 2)
    }
    #[doc = "Bit 3 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p3(&mut self) -> P3W<IfscdrSpec> {
        P3W::new(self, 3)
    }
    #[doc = "Bit 4 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p4(&mut self) -> P4W<IfscdrSpec> {
        P4W::new(self, 4)
    }
    #[doc = "Bit 5 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p5(&mut self) -> P5W<IfscdrSpec> {
        P5W::new(self, 5)
    }
    #[doc = "Bit 6 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p6(&mut self) -> P6W<IfscdrSpec> {
        P6W::new(self, 6)
    }
    #[doc = "Bit 7 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p7(&mut self) -> P7W<IfscdrSpec> {
        P7W::new(self, 7)
    }
    #[doc = "Bit 8 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p8(&mut self) -> P8W<IfscdrSpec> {
        P8W::new(self, 8)
    }
    #[doc = "Bit 9 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p9(&mut self) -> P9W<IfscdrSpec> {
        P9W::new(self, 9)
    }
    #[doc = "Bit 10 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p10(&mut self) -> P10W<IfscdrSpec> {
        P10W::new(self, 10)
    }
    #[doc = "Bit 11 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p11(&mut self) -> P11W<IfscdrSpec> {
        P11W::new(self, 11)
    }
    #[doc = "Bit 12 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p12(&mut self) -> P12W<IfscdrSpec> {
        P12W::new(self, 12)
    }
    #[doc = "Bit 13 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p13(&mut self) -> P13W<IfscdrSpec> {
        P13W::new(self, 13)
    }
    #[doc = "Bit 14 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p14(&mut self) -> P14W<IfscdrSpec> {
        P14W::new(self, 14)
    }
    #[doc = "Bit 15 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p15(&mut self) -> P15W<IfscdrSpec> {
        P15W::new(self, 15)
    }
    #[doc = "Bit 16 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p16(&mut self) -> P16W<IfscdrSpec> {
        P16W::new(self, 16)
    }
    #[doc = "Bit 17 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p17(&mut self) -> P17W<IfscdrSpec> {
        P17W::new(self, 17)
    }
    #[doc = "Bit 18 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p18(&mut self) -> P18W<IfscdrSpec> {
        P18W::new(self, 18)
    }
    #[doc = "Bit 19 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p19(&mut self) -> P19W<IfscdrSpec> {
        P19W::new(self, 19)
    }
    #[doc = "Bit 20 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p20(&mut self) -> P20W<IfscdrSpec> {
        P20W::new(self, 20)
    }
    #[doc = "Bit 21 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p21(&mut self) -> P21W<IfscdrSpec> {
        P21W::new(self, 21)
    }
    #[doc = "Bit 22 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p22(&mut self) -> P22W<IfscdrSpec> {
        P22W::new(self, 22)
    }
    #[doc = "Bit 23 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p23(&mut self) -> P23W<IfscdrSpec> {
        P23W::new(self, 23)
    }
    #[doc = "Bit 24 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p24(&mut self) -> P24W<IfscdrSpec> {
        P24W::new(self, 24)
    }
    #[doc = "Bit 25 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p25(&mut self) -> P25W<IfscdrSpec> {
        P25W::new(self, 25)
    }
    #[doc = "Bit 26 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p26(&mut self) -> P26W<IfscdrSpec> {
        P26W::new(self, 26)
    }
    #[doc = "Bit 27 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p27(&mut self) -> P27W<IfscdrSpec> {
        P27W::new(self, 27)
    }
    #[doc = "Bit 28 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p28(&mut self) -> P28W<IfscdrSpec> {
        P28W::new(self, 28)
    }
    #[doc = "Bit 29 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p29(&mut self) -> P29W<IfscdrSpec> {
        P29W::new(self, 29)
    }
    #[doc = "Bit 30 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p30(&mut self) -> P30W<IfscdrSpec> {
        P30W::new(self, 30)
    }
    #[doc = "Bit 31 - Peripheral Clock Glitch Filtering Select"]
    #[inline(always)]
    pub fn p31(&mut self) -> P31W<IfscdrSpec> {
        P31W::new(self, 31)
    }
}
#[doc = "Input Filter Slow Clock Disable Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ifscdr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct IfscdrSpec;
impl crate::RegisterSpec for IfscdrSpec {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`ifscdr::W`](W) writer structure"]
impl crate::Writable for IfscdrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets IFSCDR to value 0"]
impl crate::Resettable for IfscdrSpec {}
