-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "06/12/2020 10:59:21"

-- 
-- Device: Altera 5CGXFC9E7F35C8 Package FBGA1152
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ALU IS
    PORT (
	Reset : IN std_logic;
	Reloj : IN std_logic;
	Registers_ALU : IN std_logic_vector(63 DOWNTO 0);
	IR_ALU : IN std_logic_vector(29 DOWNTO 0);
	CSR_ALU : IN std_logic_vector(31 DOWNTO 0);
	Control_ALU : IN std_logic_vector(36 DOWNTO 0);
	PC_ALU : IN std_logic_vector(31 DOWNTO 0);
	ALU_Registers : BUFFER std_logic_vector(31 DOWNTO 0);
	ALU_PC : BUFFER std_logic_vector(31 DOWNTO 0);
	ALU_CSR : BUFFER std_logic_vector(31 DOWNTO 0);
	ALU_MAR : BUFFER std_logic_vector(31 DOWNTO 0);
	AddrMode32o : BUFFER std_logic_vector(31 DOWNTO 0);
	AddrMode34o : BUFFER std_logic_vector(31 DOWNTO 0);
	AdderResulto : BUFFER std_logic_vector(31 DOWNTO 0);
	MulResulto : BUFFER std_logic_vector(31 DOWNTO 0);
	LSRRegistero : BUFFER std_logic_vector(31 DOWNTO 0);
	LSRegistero : BUFFER std_logic_vector(31 DOWNTO 0);
	ASRRegistero : BUFFER std_logic_vector(31 DOWNTO 0);
	ALU_Control : BUFFER std_logic_vector(3 DOWNTO 0)
	);
END ALU;

-- Design Ports Information
-- CSR_ALU[0]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[1]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[2]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[4]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[5]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[6]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[7]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[8]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[9]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[10]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[11]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[12]	=>  Location: PIN_B29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[13]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[14]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[15]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[16]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[17]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[18]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[19]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[20]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[21]	=>  Location: PIN_B31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[22]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[23]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[24]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[25]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[26]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[27]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[28]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[29]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[30]	=>  Location: PIN_AL31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[31]	=>  Location: PIN_E29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[0]	=>  Location: PIN_AL21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[2]	=>  Location: PIN_R34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[4]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[6]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[7]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[8]	=>  Location: PIN_AP5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[9]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[10]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[11]	=>  Location: PIN_AM8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[12]	=>  Location: PIN_AP32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[13]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[14]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[16]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[17]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[18]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[19]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[20]	=>  Location: PIN_AP10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[21]	=>  Location: PIN_H29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[22]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[23]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[24]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[25]	=>  Location: PIN_AL26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[26]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[27]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[28]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[29]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[30]	=>  Location: PIN_AM15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[31]	=>  Location: PIN_AN28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[0]	=>  Location: PIN_G33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[1]	=>  Location: PIN_AN8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[2]	=>  Location: PIN_AN18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[4]	=>  Location: PIN_AN24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[5]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[7]	=>  Location: PIN_AP30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[8]	=>  Location: PIN_AP21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[11]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[12]	=>  Location: PIN_AN17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[13]	=>  Location: PIN_AM24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[14]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[15]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[16]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[17]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[18]	=>  Location: PIN_N33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[19]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[20]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[21]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[22]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[23]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[24]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[25]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[26]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[27]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[28]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[29]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[30]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[31]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[0]	=>  Location: PIN_AN16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[4]	=>  Location: PIN_AL22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[6]	=>  Location: PIN_AM5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[8]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[9]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[10]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[11]	=>  Location: PIN_AM10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[13]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[14]	=>  Location: PIN_AM9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[15]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[16]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[17]	=>  Location: PIN_U29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[18]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[19]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[20]	=>  Location: PIN_AL15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[21]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[22]	=>  Location: PIN_AN4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[23]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[24]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[25]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[26]	=>  Location: PIN_P31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[27]	=>  Location: PIN_AN9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[28]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[29]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[30]	=>  Location: PIN_AL13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[31]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[0]	=>  Location: PIN_L33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[1]	=>  Location: PIN_AP26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[2]	=>  Location: PIN_AL18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[3]	=>  Location: PIN_AP25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[5]	=>  Location: PIN_R33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[6]	=>  Location: PIN_M33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[7]	=>  Location: PIN_AN27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[8]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[9]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[10]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[11]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[12]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[13]	=>  Location: PIN_AN22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[14]	=>  Location: PIN_AL25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[15]	=>  Location: PIN_J32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[16]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[17]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[18]	=>  Location: PIN_AN21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[19]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[20]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[21]	=>  Location: PIN_AP16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[22]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[23]	=>  Location: PIN_AN19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[24]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[25]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[26]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[27]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[28]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[29]	=>  Location: PIN_L31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[30]	=>  Location: PIN_AN7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[31]	=>  Location: PIN_AP14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[0]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[1]	=>  Location: PIN_G31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[2]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[3]	=>  Location: PIN_AN32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[5]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[6]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[7]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[8]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[9]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[10]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[11]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[12]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[14]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[15]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[16]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[17]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[18]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[19]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[20]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[21]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[22]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[23]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[24]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[25]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[26]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[27]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[28]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[29]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[30]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode32o[31]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[0]	=>  Location: PIN_P32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[1]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[3]	=>  Location: PIN_AL6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[4]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[6]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[7]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[8]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[9]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[10]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[11]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[12]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[15]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[16]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[17]	=>  Location: PIN_P24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[18]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[19]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[20]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[21]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[22]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[23]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[24]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[25]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[26]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[27]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[28]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[29]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[30]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddrMode34o[31]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[1]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[2]	=>  Location: PIN_K32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[3]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[4]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[5]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[6]	=>  Location: PIN_H33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[7]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[8]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[9]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[10]	=>  Location: PIN_AM14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[11]	=>  Location: PIN_U34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[12]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[13]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[14]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[16]	=>  Location: PIN_AP11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[17]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[18]	=>  Location: PIN_AM26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[19]	=>  Location: PIN_N34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[20]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[21]	=>  Location: PIN_AP12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[22]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[23]	=>  Location: PIN_T31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[24]	=>  Location: PIN_AN12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[25]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[26]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[27]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[28]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[29]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[30]	=>  Location: PIN_AL10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AdderResulto[31]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[0]	=>  Location: PIN_AL28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[1]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[3]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[4]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[6]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[7]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[8]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[9]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[10]	=>  Location: PIN_K34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[11]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[12]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[13]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[14]	=>  Location: PIN_J34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[15]	=>  Location: PIN_G34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[16]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[17]	=>  Location: PIN_N32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[18]	=>  Location: PIN_N31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[19]	=>  Location: PIN_K33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[20]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[21]	=>  Location: PIN_C31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[22]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[23]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[24]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[25]	=>  Location: PIN_V33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[26]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[27]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[28]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[29]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[30]	=>  Location: PIN_L32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MulResulto[31]	=>  Location: PIN_AL30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[2]	=>  Location: PIN_AL8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[3]	=>  Location: PIN_AP6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[5]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[6]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[7]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[8]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[9]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[10]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[11]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[12]	=>  Location: PIN_V34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[13]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[14]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[15]	=>  Location: PIN_H32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[16]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[17]	=>  Location: PIN_H34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[18]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[19]	=>  Location: PIN_AM16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[20]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[21]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[22]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[23]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[24]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[25]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[26]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[27]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[28]	=>  Location: PIN_AA33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[29]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[30]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRRegistero[31]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[0]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[1]	=>  Location: PIN_AM25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[5]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[6]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[7]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[8]	=>  Location: PIN_M31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[9]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[10]	=>  Location: PIN_AM29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[11]	=>  Location: PIN_AM4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[13]	=>  Location: PIN_Y34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[14]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[15]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[16]	=>  Location: PIN_T33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[17]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[18]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[19]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[20]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[21]	=>  Location: PIN_H31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[22]	=>  Location: PIN_AP7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[23]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[24]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[25]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[26]	=>  Location: PIN_AN5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[27]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[28]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[29]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[30]	=>  Location: PIN_AB34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LSRegistero[31]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[1]	=>  Location: PIN_AM23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[2]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[3]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[4]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[6]	=>  Location: PIN_T32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[7]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[8]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[9]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[10]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[11]	=>  Location: PIN_AM11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[12]	=>  Location: PIN_AM6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[13]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[14]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[15]	=>  Location: PIN_AK30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[16]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[17]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[18]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[19]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[20]	=>  Location: PIN_AN14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[21]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[22]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[23]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[24]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[25]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[26]	=>  Location: PIN_M34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[27]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[28]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[29]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[30]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASRRegistero[31]	=>  Location: PIN_AN13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Control[0]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Control[1]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Control[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Control[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[1]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[3]	=>  Location: PIN_AN29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[4]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[5]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[25]	=>  Location: PIN_J31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[26]	=>  Location: PIN_AP27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[27]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[28]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[29]	=>  Location: PIN_AL7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[14]	=>  Location: PIN_AJ34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[8]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[22]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[0]	=>  Location: PIN_AH33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[32]	=>  Location: PIN_AJ31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[33]	=>  Location: PIN_AH34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[1]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[34]	=>  Location: PIN_AC34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[2]	=>  Location: PIN_AK34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[35]	=>  Location: PIN_AM34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[3]	=>  Location: PIN_AD31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[4]	=>  Location: PIN_AA31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[36]	=>  Location: PIN_AE32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[5]	=>  Location: PIN_AF32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[37]	=>  Location: PIN_AF31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[39]	=>  Location: PIN_AG34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[6]	=>  Location: PIN_AB31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[38]	=>  Location: PIN_AC32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[7]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[8]	=>  Location: PIN_AG31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[40]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[9]	=>  Location: PIN_AA32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[41]	=>  Location: PIN_AG33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[10]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[42]	=>  Location: PIN_AH32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[11]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[43]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[12]	=>  Location: PIN_W34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[44]	=>  Location: PIN_Y32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[13]	=>  Location: PIN_AF33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[45]	=>  Location: PIN_AD34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[47]	=>  Location: PIN_U31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[14]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[46]	=>  Location: PIN_W32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[15]	=>  Location: PIN_V32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[16]	=>  Location: PIN_R32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[48]	=>  Location: PIN_AL33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[17]	=>  Location: PIN_AE34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[49]	=>  Location: PIN_AL32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[18]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[50]	=>  Location: PIN_AB33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[51]	=>  Location: PIN_AC33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[19]	=>  Location: PIN_Y33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[52]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[20]	=>  Location: PIN_AK32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[53]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[21]	=>  Location: PIN_AJ32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[22]	=>  Location: PIN_AK33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[55]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[54]	=>  Location: PIN_AL27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[23]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[24]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[56]	=>  Location: PIN_AM33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[25]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[57]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[26]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[58]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[27]	=>  Location: PIN_AM31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[59]	=>  Location: PIN_AP31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[28]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[60]	=>  Location: PIN_AN11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[29]	=>  Location: PIN_AN33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[61]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[30]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[62]	=>  Location: PIN_AL11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[63]	=>  Location: PIN_AP17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[31]	=>  Location: PIN_AN31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[31]	=>  Location: PIN_V31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[23]	=>  Location: PIN_W31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[15]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[24]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[16]	=>  Location: PIN_AM13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[25]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[17]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[26]	=>  Location: PIN_AM30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[1]	=>  Location: PIN_AM21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[3]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[5]	=>  Location: PIN_U33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[10]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[28]	=>  Location: PIN_AP9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[30]	=>  Location: PIN_AN34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[27]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[29]	=>  Location: PIN_AE33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[12]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[33]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[32]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[6]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[34]	=>  Location: PIN_AM20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[35]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[21]	=>  Location: PIN_AH31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[11]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[0]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[0]	=>  Location: PIN_AL16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[9]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[2]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[4]	=>  Location: PIN_AM28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[13]	=>  Location: PIN_AP15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[14]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[6]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[15]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[1]	=>  Location: PIN_AL20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[7]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[16]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[8]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[3]	=>  Location: PIN_AP29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[18]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[9]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[4]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[19]	=>  Location: PIN_P34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[10]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[5]	=>  Location: PIN_AL17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[20]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[21]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[12]	=>  Location: PIN_Y29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[7]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[22]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[23]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[9]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[10]	=>  Location: PIN_AL23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[24]	=>  Location: PIN_AC31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[11]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[12]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[13]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[14]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[15]	=>  Location: PIN_AP19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[16]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[17]	=>  Location: PIN_AN23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[18]	=>  Location: PIN_AP20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[19]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[20]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[21]	=>  Location: PIN_AN26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[22]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[23]	=>  Location: PIN_AM19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[24]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[25]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[26]	=>  Location: PIN_AM18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[27]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[28]	=>  Location: PIN_AP24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[29]	=>  Location: PIN_AP22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[31]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reloj	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reset	=>  Location: PIN_AD32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[20]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[18]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[36]	=>  Location: PIN_AL12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[19]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ALU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Reset : std_logic;
SIGNAL ww_Reloj : std_logic;
SIGNAL ww_Registers_ALU : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_IR_ALU : std_logic_vector(29 DOWNTO 0);
SIGNAL ww_CSR_ALU : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Control_ALU : std_logic_vector(36 DOWNTO 0);
SIGNAL ww_PC_ALU : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Registers : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_CSR : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_MAR : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_AddrMode32o : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_AddrMode34o : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_AdderResulto : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MulResulto : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_LSRRegistero : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_LSRegistero : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ASRRegistero : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Control : std_logic_vector(3 DOWNTO 0);
SIGNAL \CSR_ALU[0]~input_o\ : std_logic;
SIGNAL \CSR_ALU[1]~input_o\ : std_logic;
SIGNAL \CSR_ALU[2]~input_o\ : std_logic;
SIGNAL \CSR_ALU[3]~input_o\ : std_logic;
SIGNAL \CSR_ALU[4]~input_o\ : std_logic;
SIGNAL \CSR_ALU[5]~input_o\ : std_logic;
SIGNAL \CSR_ALU[6]~input_o\ : std_logic;
SIGNAL \CSR_ALU[7]~input_o\ : std_logic;
SIGNAL \CSR_ALU[8]~input_o\ : std_logic;
SIGNAL \CSR_ALU[9]~input_o\ : std_logic;
SIGNAL \CSR_ALU[10]~input_o\ : std_logic;
SIGNAL \CSR_ALU[11]~input_o\ : std_logic;
SIGNAL \CSR_ALU[12]~input_o\ : std_logic;
SIGNAL \CSR_ALU[13]~input_o\ : std_logic;
SIGNAL \CSR_ALU[14]~input_o\ : std_logic;
SIGNAL \CSR_ALU[15]~input_o\ : std_logic;
SIGNAL \CSR_ALU[16]~input_o\ : std_logic;
SIGNAL \CSR_ALU[17]~input_o\ : std_logic;
SIGNAL \CSR_ALU[18]~input_o\ : std_logic;
SIGNAL \CSR_ALU[19]~input_o\ : std_logic;
SIGNAL \CSR_ALU[20]~input_o\ : std_logic;
SIGNAL \CSR_ALU[21]~input_o\ : std_logic;
SIGNAL \CSR_ALU[22]~input_o\ : std_logic;
SIGNAL \CSR_ALU[23]~input_o\ : std_logic;
SIGNAL \CSR_ALU[24]~input_o\ : std_logic;
SIGNAL \CSR_ALU[25]~input_o\ : std_logic;
SIGNAL \CSR_ALU[26]~input_o\ : std_logic;
SIGNAL \CSR_ALU[27]~input_o\ : std_logic;
SIGNAL \CSR_ALU[28]~input_o\ : std_logic;
SIGNAL \CSR_ALU[29]~input_o\ : std_logic;
SIGNAL \CSR_ALU[30]~input_o\ : std_logic;
SIGNAL \CSR_ALU[31]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \Control_ALU[1]~input_o\ : std_logic;
SIGNAL \Control_ALU[3]~input_o\ : std_logic;
SIGNAL \Control_ALU[26]~input_o\ : std_logic;
SIGNAL \Control_ALU[25]~input_o\ : std_logic;
SIGNAL \Control_ALU[16]~input_o\ : std_logic;
SIGNAL \Control_ALU[17]~input_o\ : std_logic;
SIGNAL \ALU_Registers[31]~1_combout\ : std_logic;
SIGNAL \Control_ALU[22]~input_o\ : std_logic;
SIGNAL \Control_ALU[23]~input_o\ : std_logic;
SIGNAL \Control_ALU[13]~input_o\ : std_logic;
SIGNAL \Control_ALU[24]~input_o\ : std_logic;
SIGNAL \Control_ALU[15]~input_o\ : std_logic;
SIGNAL \Control_ALU[31]~input_o\ : std_logic;
SIGNAL \ALU_Registers[31]~2_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~3_combout\ : std_logic;
SIGNAL \Reloj~input_o\ : std_logic;
SIGNAL \Reloj~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Registers_ALU[0]~input_o\ : std_logic;
SIGNAL \Control_ALU[36]~input_o\ : std_logic;
SIGNAL \ASR|D0~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[1]~input_o\ : std_logic;
SIGNAL \ASR|D1~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[2]~input_o\ : std_logic;
SIGNAL \ASR|D2~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[3]~input_o\ : std_logic;
SIGNAL \ASR|D3~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[4]~input_o\ : std_logic;
SIGNAL \ASR|D4~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[5]~input_o\ : std_logic;
SIGNAL \ASR|D5~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[6]~input_o\ : std_logic;
SIGNAL \ASR|D6~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[7]~input_o\ : std_logic;
SIGNAL \ASR|D7~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[8]~input_o\ : std_logic;
SIGNAL \ASR|D8~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[9]~input_o\ : std_logic;
SIGNAL \ASR|D9~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[10]~input_o\ : std_logic;
SIGNAL \ASR|D10~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[11]~input_o\ : std_logic;
SIGNAL \ASR|D11~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[12]~input_o\ : std_logic;
SIGNAL \ASR|D12~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[13]~input_o\ : std_logic;
SIGNAL \ASR|D13~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[14]~input_o\ : std_logic;
SIGNAL \ASR|D14~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[15]~input_o\ : std_logic;
SIGNAL \ASR|D15~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[16]~input_o\ : std_logic;
SIGNAL \ASR|D16~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[17]~input_o\ : std_logic;
SIGNAL \ASR|D17~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[18]~input_o\ : std_logic;
SIGNAL \ASR|D18~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[19]~input_o\ : std_logic;
SIGNAL \ASR|D19~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[20]~input_o\ : std_logic;
SIGNAL \ASR|D20~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[21]~input_o\ : std_logic;
SIGNAL \ASR|D21~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[22]~input_o\ : std_logic;
SIGNAL \ASR|D22~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[23]~input_o\ : std_logic;
SIGNAL \ASR|D23~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[24]~input_o\ : std_logic;
SIGNAL \ASR|D24~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[25]~input_o\ : std_logic;
SIGNAL \ASR|D25~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[26]~input_o\ : std_logic;
SIGNAL \ASR|D26~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[27]~input_o\ : std_logic;
SIGNAL \ASR|D27~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[28]~input_o\ : std_logic;
SIGNAL \ASR|D28~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[29]~input_o\ : std_logic;
SIGNAL \Registers_ALU[30]~input_o\ : std_logic;
SIGNAL \ASR|D30~feeder_combout\ : std_logic;
SIGNAL \Registers_ALU[31]~input_o\ : std_logic;
SIGNAL \Control_ALU[19]~input_o\ : std_logic;
SIGNAL \Control_ALU[18]~input_o\ : std_logic;
SIGNAL \ASR|D[31]~0_combout\ : std_logic;
SIGNAL \Reset~input_o\ : std_logic;
SIGNAL \Control_ALU[20]~input_o\ : std_logic;
SIGNAL \ASR|D31~q\ : std_logic;
SIGNAL \ASRReplace~combout\ : std_logic;
SIGNAL \ASR|D30~q\ : std_logic;
SIGNAL \ASR|D29~q\ : std_logic;
SIGNAL \ASR|D28~q\ : std_logic;
SIGNAL \ASR|D27~q\ : std_logic;
SIGNAL \ASR|D26~q\ : std_logic;
SIGNAL \ASR|D25~q\ : std_logic;
SIGNAL \ASR|D24~q\ : std_logic;
SIGNAL \ASR|D23~q\ : std_logic;
SIGNAL \ASR|D22~q\ : std_logic;
SIGNAL \ASR|D21~q\ : std_logic;
SIGNAL \ASR|D20~q\ : std_logic;
SIGNAL \ASR|D19~q\ : std_logic;
SIGNAL \ASR|D18~q\ : std_logic;
SIGNAL \ASR|D17~q\ : std_logic;
SIGNAL \ASR|D16~q\ : std_logic;
SIGNAL \ASR|D15~q\ : std_logic;
SIGNAL \ASR|D14~q\ : std_logic;
SIGNAL \ASR|D13~q\ : std_logic;
SIGNAL \ASR|D12~q\ : std_logic;
SIGNAL \ASR|D11~q\ : std_logic;
SIGNAL \ASR|D10~q\ : std_logic;
SIGNAL \ASR|D9~q\ : std_logic;
SIGNAL \ASR|D8~q\ : std_logic;
SIGNAL \ASR|D7~q\ : std_logic;
SIGNAL \ASR|D6~q\ : std_logic;
SIGNAL \ASR|D5~q\ : std_logic;
SIGNAL \ASR|D4~q\ : std_logic;
SIGNAL \ASR|D3~q\ : std_logic;
SIGNAL \ASR|D2~q\ : std_logic;
SIGNAL \ASR|D1~q\ : std_logic;
SIGNAL \ASR|D0~q\ : std_logic;
SIGNAL \LSR|D0~feeder_combout\ : std_logic;
SIGNAL \LSR|D1~feeder_combout\ : std_logic;
SIGNAL \LSR|D2~feeder_combout\ : std_logic;
SIGNAL \LSR|D3~feeder_combout\ : std_logic;
SIGNAL \LSR|D4~feeder_combout\ : std_logic;
SIGNAL \LSR|D5~feeder_combout\ : std_logic;
SIGNAL \LSR|D6~feeder_combout\ : std_logic;
SIGNAL \LSR|D7~feeder_combout\ : std_logic;
SIGNAL \LSR|D8~feeder_combout\ : std_logic;
SIGNAL \LSR|D9~feeder_combout\ : std_logic;
SIGNAL \LSR|D10~feeder_combout\ : std_logic;
SIGNAL \LSR|D11~feeder_combout\ : std_logic;
SIGNAL \LSR|D12~feeder_combout\ : std_logic;
SIGNAL \LSR|D13~feeder_combout\ : std_logic;
SIGNAL \LSR|D14~feeder_combout\ : std_logic;
SIGNAL \LSR|D15~feeder_combout\ : std_logic;
SIGNAL \LSR|D16~feeder_combout\ : std_logic;
SIGNAL \LSR|D17~feeder_combout\ : std_logic;
SIGNAL \LSR|D18~feeder_combout\ : std_logic;
SIGNAL \LSR|D19~feeder_combout\ : std_logic;
SIGNAL \LSR|D20~feeder_combout\ : std_logic;
SIGNAL \LSR|D21~feeder_combout\ : std_logic;
SIGNAL \LSR|D22~feeder_combout\ : std_logic;
SIGNAL \LSR|D23~feeder_combout\ : std_logic;
SIGNAL \LSR|D24~feeder_combout\ : std_logic;
SIGNAL \LSR|D25~feeder_combout\ : std_logic;
SIGNAL \LSR|D26~feeder_combout\ : std_logic;
SIGNAL \LSR|D27~feeder_combout\ : std_logic;
SIGNAL \LSR|D28~feeder_combout\ : std_logic;
SIGNAL \LSR|D29~feeder_combout\ : std_logic;
SIGNAL \LSR|D30~feeder_combout\ : std_logic;
SIGNAL \LSR|D31~q\ : std_logic;
SIGNAL \LSRReplace~combout\ : std_logic;
SIGNAL \LSR|D30~q\ : std_logic;
SIGNAL \LSR|D29~q\ : std_logic;
SIGNAL \LSR|D28~q\ : std_logic;
SIGNAL \LSR|D27~q\ : std_logic;
SIGNAL \LSR|D26~q\ : std_logic;
SIGNAL \LSR|D25~q\ : std_logic;
SIGNAL \LSR|D24~q\ : std_logic;
SIGNAL \LSR|D23~q\ : std_logic;
SIGNAL \LSR|D22~q\ : std_logic;
SIGNAL \LSR|D21~q\ : std_logic;
SIGNAL \LSR|D20~q\ : std_logic;
SIGNAL \LSR|D19~q\ : std_logic;
SIGNAL \LSR|D18~q\ : std_logic;
SIGNAL \LSR|D17~q\ : std_logic;
SIGNAL \LSR|D16~q\ : std_logic;
SIGNAL \LSR|D15~q\ : std_logic;
SIGNAL \LSR|D14~q\ : std_logic;
SIGNAL \LSR|D13~q\ : std_logic;
SIGNAL \LSR|D12~q\ : std_logic;
SIGNAL \LSR|D11~q\ : std_logic;
SIGNAL \LSR|D10~q\ : std_logic;
SIGNAL \LSR|D9~q\ : std_logic;
SIGNAL \LSR|D8~q\ : std_logic;
SIGNAL \LSR|D7~q\ : std_logic;
SIGNAL \LSR|D6~q\ : std_logic;
SIGNAL \LSR|D5~q\ : std_logic;
SIGNAL \LSR|D4~q\ : std_logic;
SIGNAL \LSR|D3~q\ : std_logic;
SIGNAL \LSR|D2~q\ : std_logic;
SIGNAL \LSR|D1~q\ : std_logic;
SIGNAL \LSR|D0~q\ : std_logic;
SIGNAL \Registers_ALU[32]~input_o\ : std_logic;
SIGNAL \Mul|Add32A|Carry~0_combout\ : std_logic;
SIGNAL \LS|D0~q\ : std_logic;
SIGNAL \IR_ALU[13]~input_o\ : std_logic;
SIGNAL \InputXORB[0]~0_combout\ : std_logic;
SIGNAL \IR_ALU[8]~input_o\ : std_logic;
SIGNAL \Control_ALU[28]~input_o\ : std_logic;
SIGNAL \Control_ALU[30]~input_o\ : std_logic;
SIGNAL \InputANDB[0]~0_combout\ : std_logic;
SIGNAL \InputANDB[0]~1_combout\ : std_logic;
SIGNAL \Control_ALU[8]~input_o\ : std_logic;
SIGNAL \AdderInputB[8]~0_combout\ : std_logic;
SIGNAL \Control_ALU[9]~input_o\ : std_logic;
SIGNAL \Control_ALU[10]~input_o\ : std_logic;
SIGNAL \AddrBSelector[5]~2_combout\ : std_logic;
SIGNAL \Control_ALU[2]~input_o\ : std_logic;
SIGNAL \Control_ALU[4]~input_o\ : std_logic;
SIGNAL \Control_ALU[5]~input_o\ : std_logic;
SIGNAL \AdderInputA[0]~1_combout\ : std_logic;
SIGNAL \Control_ALU[33]~input_o\ : std_logic;
SIGNAL \Control_ALU[32]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~1_combout\ : std_logic;
SIGNAL \Control_ALU[6]~input_o\ : std_logic;
SIGNAL \Control_ALU[7]~input_o\ : std_logic;
SIGNAL \AddrBSelector[3]~0_combout\ : std_logic;
SIGNAL \Control_ALU[35]~input_o\ : std_logic;
SIGNAL \Control_ALU[34]~input_o\ : std_logic;
SIGNAL \AddrASelector[1]~0_combout\ : std_logic;
SIGNAL \Control_ALU[14]~input_o\ : std_logic;
SIGNAL \Control_ALU[21]~input_o\ : std_logic;
SIGNAL \Control_ALU[11]~input_o\ : std_logic;
SIGNAL \Control_ALU[12]~input_o\ : std_logic;
SIGNAL \AddrBSelector[6]~1_combout\ : std_logic;
SIGNAL \AddrASelector[1]~1_combout\ : std_logic;
SIGNAL \Control_ALU[0]~input_o\ : std_logic;
SIGNAL \AdderInputA[0]~2_combout\ : std_logic;
SIGNAL \PC_ALU[0]~input_o\ : std_logic;
SIGNAL \AdderInputA[0]~0_combout\ : std_logic;
SIGNAL \AdderInputB[18]~12_combout\ : std_logic;
SIGNAL \AdderInputB[5]~13_combout\ : std_logic;
SIGNAL \AdderInputB[0]~14_combout\ : std_logic;
SIGNAL \AdderInputB[0]~15_combout\ : std_logic;
SIGNAL \IR_ALU[25]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~10_combout\ : std_logic;
SIGNAL \AdderInputB[0]~9_combout\ : std_logic;
SIGNAL \IR_ALU[5]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~2_combout\ : std_logic;
SIGNAL \IR_ALU[14]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~3_combout\ : std_logic;
SIGNAL \AdderInputB[0]~4_combout\ : std_logic;
SIGNAL \AdderInputB[0]~7_combout\ : std_logic;
SIGNAL \IR_ALU[1]~input_o\ : std_logic;
SIGNAL \IR_ALU[0]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~5_combout\ : std_logic;
SIGNAL \AdderInputB[0]~6_combout\ : std_logic;
SIGNAL \AdderInputB[0]~8_combout\ : std_logic;
SIGNAL \AdderInputB[0]~11_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~0_combout\ : std_logic;
SIGNAL \Control_ALU[29]~input_o\ : std_logic;
SIGNAL \Control_ALU[27]~input_o\ : std_logic;
SIGNAL \InputORB[0]~1_combout\ : std_logic;
SIGNAL \InputORB[0]~0_combout\ : std_logic;
SIGNAL \ALU_Registers[0]~237_combout\ : std_logic;
SIGNAL \ALU_Registers[0]~233_combout\ : std_logic;
SIGNAL \ALU_Registers[0]$latch~combout\ : std_logic;
SIGNAL \LS|D1~feeder_combout\ : std_logic;
SIGNAL \LSReplace~combout\ : std_logic;
SIGNAL \LS|D1~q\ : std_logic;
SIGNAL \Registers_ALU[33]~input_o\ : std_logic;
SIGNAL \InputXORB[1]~1_combout\ : std_logic;
SIGNAL \IR_ALU[26]~input_o\ : std_logic;
SIGNAL \IR_ALU[15]~input_o\ : std_logic;
SIGNAL \IR_ALU[6]~input_o\ : std_logic;
SIGNAL \AdderInputB[1]~16_combout\ : std_logic;
SIGNAL \IR_ALU[2]~input_o\ : std_logic;
SIGNAL \AdderInputB[1]~17_combout\ : std_logic;
SIGNAL \AdderInputB[1]~18_combout\ : std_logic;
SIGNAL \PC_ALU[1]~input_o\ : std_logic;
SIGNAL \AdderInputA[1]~3_combout\ : std_logic;
SIGNAL \IR_ALU[9]~input_o\ : std_logic;
SIGNAL \InputANDB[1]~2_combout\ : std_logic;
SIGNAL \InputORB[1]~2_combout\ : std_logic;
SIGNAL \ALU_Registers[1]~229_combout\ : std_logic;
SIGNAL \ALU_Registers[1]~225_combout\ : std_logic;
SIGNAL \ALU_Registers[1]$latch~combout\ : std_logic;
SIGNAL \LS|D2~feeder_combout\ : std_logic;
SIGNAL \LS|D2~q\ : std_logic;
SIGNAL \ALU_Registers[2]~4_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~1_combout\ : std_logic;
SIGNAL \Registers_ALU[34]~input_o\ : std_logic;
SIGNAL \Mul|FPP1|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~0_combout\ : std_logic;
SIGNAL \IR_ALU[27]~input_o\ : std_logic;
SIGNAL \IR_ALU[7]~input_o\ : std_logic;
SIGNAL \IR_ALU[16]~input_o\ : std_logic;
SIGNAL \AdderInputB[2]~19_combout\ : std_logic;
SIGNAL \AdderInputB[2]~20_combout\ : std_logic;
SIGNAL \IR_ALU[3]~input_o\ : std_logic;
SIGNAL \AdderInputB[2]~21_combout\ : std_logic;
SIGNAL \AdderInputB[2]~22_combout\ : std_logic;
SIGNAL \AdderInputB[2]~23_combout\ : std_logic;
SIGNAL \PC_ALU[2]~input_o\ : std_logic;
SIGNAL \AdderInputA[2]~4_combout\ : std_logic;
SIGNAL \InputXORB[2]~2_combout\ : std_logic;
SIGNAL \IR_ALU[10]~input_o\ : std_logic;
SIGNAL \InputANDB[2]~3_combout\ : std_logic;
SIGNAL \InputORB[2]~3_combout\ : std_logic;
SIGNAL \ALU_Registers[2]~221_combout\ : std_logic;
SIGNAL \ALU_Registers[2]~5_combout\ : std_logic;
SIGNAL \ALU_Registers[2]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[35]~input_o\ : std_logic;
SIGNAL \Mul|FPP1|BPP1|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \LS|D3~feeder_combout\ : std_logic;
SIGNAL \LS|D3~q\ : std_logic;
SIGNAL \InputXORB[3]~3_combout\ : std_logic;
SIGNAL \PC_ALU[3]~input_o\ : std_logic;
SIGNAL \AdderInputA[3]~5_combout\ : std_logic;
SIGNAL \IR_ALU[28]~input_o\ : std_logic;
SIGNAL \IR_ALU[17]~input_o\ : std_logic;
SIGNAL \AdderInputB[3]~24_combout\ : std_logic;
SIGNAL \IR_ALU[4]~input_o\ : std_logic;
SIGNAL \AdderInputB[3]~25_combout\ : std_logic;
SIGNAL \AdderInputB[3]~26_combout\ : std_logic;
SIGNAL \IR_ALU[11]~input_o\ : std_logic;
SIGNAL \InputANDB[3]~4_combout\ : std_logic;
SIGNAL \InputORB[3]~4_combout\ : std_logic;
SIGNAL \ALU_Registers[3]~217_combout\ : std_logic;
SIGNAL \ALU_Registers[3]~213_combout\ : std_logic;
SIGNAL \ALU_Registers[3]$latch~combout\ : std_logic;
SIGNAL \LS|D4~feeder_combout\ : std_logic;
SIGNAL \LS|D4~q\ : std_logic;
SIGNAL \Mul|FPP0|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Registers_ALU[36]~input_o\ : std_logic;
SIGNAL \Mul|FPP2|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \InputXORB[4]~4_combout\ : std_logic;
SIGNAL \IR_ALU[12]~input_o\ : std_logic;
SIGNAL \InputANDB[4]~5_combout\ : std_logic;
SIGNAL \PC_ALU[4]~input_o\ : std_logic;
SIGNAL \AdderInputA[4]~6_combout\ : std_logic;
SIGNAL \AdderInputB[11]~27_combout\ : std_logic;
SIGNAL \IR_ALU[18]~input_o\ : std_logic;
SIGNAL \AdderInputB[4]~131_combout\ : std_logic;
SIGNAL \IR_ALU[29]~input_o\ : std_logic;
SIGNAL \AdderInputB[4]~127_combout\ : std_logic;
SIGNAL \AdderInputB[4]~28_combout\ : std_logic;
SIGNAL \InputORB[4]~5_combout\ : std_logic;
SIGNAL \ALU_Registers[4]~209_combout\ : std_logic;
SIGNAL \ALU_Registers[4]~205_combout\ : std_logic;
SIGNAL \ALU_Registers[4]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Registers_ALU[37]~input_o\ : std_logic;
SIGNAL \LS|D5~feeder_combout\ : std_logic;
SIGNAL \LS|D5~q\ : std_logic;
SIGNAL \ALU_Registers[5]~6_combout\ : std_logic;
SIGNAL \InputANDB[5]~6_combout\ : std_logic;
SIGNAL \PC_ALU[5]~input_o\ : std_logic;
SIGNAL \AdderInputA[5]~7_combout\ : std_logic;
SIGNAL \IR_ALU[19]~input_o\ : std_logic;
SIGNAL \AdderInputB[5]~123_combout\ : std_logic;
SIGNAL \AdderInputB[5]~29_combout\ : std_logic;
SIGNAL \AdderInputB[5]~30_combout\ : std_logic;
SIGNAL \InputXORB[5]~5_combout\ : std_logic;
SIGNAL \InputORB[5]~6_combout\ : std_logic;
SIGNAL \ALU_Registers[5]~201_combout\ : std_logic;
SIGNAL \ALU_Registers[5]~7_combout\ : std_logic;
SIGNAL \ALU_Registers[5]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~2_combout\ : std_logic;
SIGNAL \Registers_ALU[39]~input_o\ : std_logic;
SIGNAL \Mul|FPP2|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~0_combout\ : std_logic;
SIGNAL \Registers_ALU[38]~input_o\ : std_logic;
SIGNAL \Mul|FPP3|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~0_combout\ : std_logic;
SIGNAL \LS|D6~feeder_combout\ : std_logic;
SIGNAL \LS|D6~q\ : std_logic;
SIGNAL \InputXORB[6]~6_combout\ : std_logic;
SIGNAL \InputANDB[6]~7_combout\ : std_logic;
SIGNAL \PC_ALU[6]~input_o\ : std_logic;
SIGNAL \AdderInputA[6]~8_combout\ : std_logic;
SIGNAL \IR_ALU[20]~input_o\ : std_logic;
SIGNAL \AdderInputB[8]~31_combout\ : std_logic;
SIGNAL \AdderInputB[8]~32_combout\ : std_logic;
SIGNAL \AdderInputB[6]~33_combout\ : std_logic;
SIGNAL \AdderInputB[6]~119_combout\ : std_logic;
SIGNAL \InputORB[6]~7_combout\ : std_logic;
SIGNAL \ALU_Registers[6]~197_combout\ : std_logic;
SIGNAL \ALU_Registers[6]~193_combout\ : std_logic;
SIGNAL \ALU_Registers[6]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP1|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~1_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~3_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[7]~0_combout\ : std_logic;
SIGNAL \LS|D7~feeder_combout\ : std_logic;
SIGNAL \LS|D7~q\ : std_logic;
SIGNAL \InputXORB[7]~7_combout\ : std_logic;
SIGNAL \InputANDB[7]~8_combout\ : std_logic;
SIGNAL \PC_ALU[7]~input_o\ : std_logic;
SIGNAL \AdderInputA[7]~9_combout\ : std_logic;
SIGNAL \IR_ALU[21]~input_o\ : std_logic;
SIGNAL \AdderInputB[7]~34_combout\ : std_logic;
SIGNAL \AdderInputB[7]~115_combout\ : std_logic;
SIGNAL \InputORB[7]~8_combout\ : std_logic;
SIGNAL \ALU_Registers[7]~189_combout\ : std_logic;
SIGNAL \ALU_Registers[7]~185_combout\ : std_logic;
SIGNAL \ALU_Registers[7]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~5_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~2_combout\ : std_logic;
SIGNAL \Registers_ALU[40]~input_o\ : std_logic;
SIGNAL \Mul|FPP4|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \LS|D8~feeder_combout\ : std_logic;
SIGNAL \LS|D8~q\ : std_logic;
SIGNAL \InputXORB[8]~8_combout\ : std_logic;
SIGNAL \InputANDB[8]~9_combout\ : std_logic;
SIGNAL \IR_ALU[22]~input_o\ : std_logic;
SIGNAL \AdderInputB[8]~35_combout\ : std_logic;
SIGNAL \AdderInputB[8]~111_combout\ : std_logic;
SIGNAL \PC_ALU[8]~input_o\ : std_logic;
SIGNAL \AdderInputA[8]~10_combout\ : std_logic;
SIGNAL \InputORB[8]~9_combout\ : std_logic;
SIGNAL \ALU_Registers[8]~181_combout\ : std_logic;
SIGNAL \ALU_Registers[8]~177_combout\ : std_logic;
SIGNAL \ALU_Registers[8]$latch~combout\ : std_logic;
SIGNAL \LS|D9~feeder_combout\ : std_logic;
SIGNAL \LS|D9~q\ : std_logic;
SIGNAL \Registers_ALU[41]~input_o\ : std_logic;
SIGNAL \Mul|FPP0|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \InputXORB[9]~9_combout\ : std_logic;
SIGNAL \InputANDB[9]~10_combout\ : std_logic;
SIGNAL \IR_ALU[23]~input_o\ : std_logic;
SIGNAL \AdderInputB[9]~36_combout\ : std_logic;
SIGNAL \AdderInputB[9]~107_combout\ : std_logic;
SIGNAL \PC_ALU[9]~input_o\ : std_logic;
SIGNAL \AdderInputA[9]~11_combout\ : std_logic;
SIGNAL \CRAA32|Carry~0_combout\ : std_logic;
SIGNAL \InputORB[9]~10_combout\ : std_logic;
SIGNAL \ALU_Registers[9]~173_combout\ : std_logic;
SIGNAL \ALU_Registers[9]~169_combout\ : std_logic;
SIGNAL \ALU_Registers[9]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[42]~input_o\ : std_logic;
SIGNAL \InputANDB[10]~11_combout\ : std_logic;
SIGNAL \AdderInputB[10]~37_combout\ : std_logic;
SIGNAL \AdderInputB[10]~38_combout\ : std_logic;
SIGNAL \AdderInputB[10]~103_combout\ : std_logic;
SIGNAL \PC_ALU[10]~input_o\ : std_logic;
SIGNAL \AdderInputA[10]~12_combout\ : std_logic;
SIGNAL \CRAA32|Carry~2_combout\ : std_logic;
SIGNAL \CRAA32|Carry~1_combout\ : std_logic;
SIGNAL \InputXORB[10]~10_combout\ : std_logic;
SIGNAL \InputORB[10]~11_combout\ : std_logic;
SIGNAL \ALU_Registers[10]~165_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~1_combout\ : std_logic;
SIGNAL \LS|D10~feeder_combout\ : std_logic;
SIGNAL \LS|D10~q\ : std_logic;
SIGNAL \ALU_Registers[10]~8_combout\ : std_logic;
SIGNAL \ALU_Registers[10]~9_combout\ : std_logic;
SIGNAL \ALU_Registers[10]$latch~combout\ : std_logic;
SIGNAL \LS|D11~feeder_combout\ : std_logic;
SIGNAL \LS|D11~q\ : std_logic;
SIGNAL \Registers_ALU[43]~input_o\ : std_logic;
SIGNAL \Mul|FPP5|BPP1|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~6_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~3_combout\ : std_logic;
SIGNAL \IR_ALU[24]~input_o\ : std_logic;
SIGNAL \InputXORB[11]~11_combout\ : std_logic;
SIGNAL \InputANDB[11]~12_combout\ : std_logic;
SIGNAL \AdderInputB[11]~39_combout\ : std_logic;
SIGNAL \AdderInputB[11]~99_combout\ : std_logic;
SIGNAL \PC_ALU[11]~input_o\ : std_logic;
SIGNAL \AdderInputA[11]~13_combout\ : std_logic;
SIGNAL \InputORB[11]~12_combout\ : std_logic;
SIGNAL \ALU_Registers[11]~161_combout\ : std_logic;
SIGNAL \ALU_Registers[11]~157_combout\ : std_logic;
SIGNAL \ALU_Registers[11]$latch~combout\ : std_logic;
SIGNAL \LS|D12~feeder_combout\ : std_logic;
SIGNAL \LS|D12~q\ : std_logic;
SIGNAL \ALU_Registers[12]~10_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~8_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~7_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Registers_ALU[44]~input_o\ : std_logic;
SIGNAL \Mul|FPP6|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~1_combout\ : std_logic;
SIGNAL \AdderInputB[18]~41_combout\ : std_logic;
SIGNAL \AdderInputB[12]~42_combout\ : std_logic;
SIGNAL \AdderInputB[12]~43_combout\ : std_logic;
SIGNAL \AdderInputB[12]~40_combout\ : std_logic;
SIGNAL \AdderInputB[12]~44_combout\ : std_logic;
SIGNAL \AdderInputB[12]~45_combout\ : std_logic;
SIGNAL \AdderInputB[12]~46_combout\ : std_logic;
SIGNAL \PC_ALU[12]~input_o\ : std_logic;
SIGNAL \AdderInputA[12]~14_combout\ : std_logic;
SIGNAL \InputANDB[12]~13_combout\ : std_logic;
SIGNAL \InputXORB[12]~12_combout\ : std_logic;
SIGNAL \InputORB[12]~13_combout\ : std_logic;
SIGNAL \ALU_Registers[12]~153_combout\ : std_logic;
SIGNAL \ALU_Registers[12]~11_combout\ : std_logic;
SIGNAL \ALU_Registers[12]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~9_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~4_combout\ : std_logic;
SIGNAL \Registers_ALU[45]~input_o\ : std_logic;
SIGNAL \Mul|FPP4|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \LS|D13~feeder_combout\ : std_logic;
SIGNAL \LS|D13~q\ : std_logic;
SIGNAL \PC_ALU[13]~input_o\ : std_logic;
SIGNAL \AdderInputA[13]~15_combout\ : std_logic;
SIGNAL \AdderInputB[13]~47_combout\ : std_logic;
SIGNAL \AdderInputB[13]~48_combout\ : std_logic;
SIGNAL \AdderInputB[13]~49_combout\ : std_logic;
SIGNAL \InputANDB[13]~14_combout\ : std_logic;
SIGNAL \InputXORB[13]~13_combout\ : std_logic;
SIGNAL \InputORB[13]~14_combout\ : std_logic;
SIGNAL \ALU_Registers[13]~149_combout\ : std_logic;
SIGNAL \ALU_Registers[13]~145_combout\ : std_logic;
SIGNAL \ALU_Registers[13]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[47]~input_o\ : std_logic;
SIGNAL \Mul|FPP0|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~6_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~5_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~1_combout\ : std_logic;
SIGNAL \Registers_ALU[46]~input_o\ : std_logic;
SIGNAL \Mul|FPP7|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry~0_combout\ : std_logic;
SIGNAL \LS|D14~feeder_combout\ : std_logic;
SIGNAL \LS|D14~q\ : std_logic;
SIGNAL \PC_ALU[14]~input_o\ : std_logic;
SIGNAL \AdderInputA[14]~16_combout\ : std_logic;
SIGNAL \AdderInputB[14]~50_combout\ : std_logic;
SIGNAL \AdderInputB[14]~51_combout\ : std_logic;
SIGNAL \AdderInputB[14]~52_combout\ : std_logic;
SIGNAL \CRAA32|Carry~3_combout\ : std_logic;
SIGNAL \InputANDB[14]~15_combout\ : std_logic;
SIGNAL \InputXORB[14]~14_combout\ : std_logic;
SIGNAL \InputORB[14]~15_combout\ : std_logic;
SIGNAL \ALU_Registers[14]~141_combout\ : std_logic;
SIGNAL \ALU_Registers[14]~137_combout\ : std_logic;
SIGNAL \ALU_Registers[14]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~4_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP1|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \LS|D15~feeder_combout\ : std_logic;
SIGNAL \LS|D15~q\ : std_logic;
SIGNAL \InputANDB[15]~16_combout\ : std_logic;
SIGNAL \PC_ALU[15]~input_o\ : std_logic;
SIGNAL \AdderInputA[15]~17_combout\ : std_logic;
SIGNAL \AdderInputB[15]~53_combout\ : std_logic;
SIGNAL \AdderInputB[15]~54_combout\ : std_logic;
SIGNAL \AdderInputB[15]~55_combout\ : std_logic;
SIGNAL \CRAA32|Carry~4_combout\ : std_logic;
SIGNAL \CRAA32|Carry~5_combout\ : std_logic;
SIGNAL \InputXORB[15]~15_combout\ : std_logic;
SIGNAL \InputORB[15]~16_combout\ : std_logic;
SIGNAL \ALU_Registers[15]~133_combout\ : std_logic;
SIGNAL \ALU_Registers[15]~129_combout\ : std_logic;
SIGNAL \ALU_Registers[15]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry~1_combout\ : std_logic;
SIGNAL \Registers_ALU[48]~input_o\ : std_logic;
SIGNAL \Mul|FPP8|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~5_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~6_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~10_combout\ : std_logic;
SIGNAL \LS|D16~feeder_combout\ : std_logic;
SIGNAL \LS|D16~q\ : std_logic;
SIGNAL \PC_ALU[16]~input_o\ : std_logic;
SIGNAL \AdderInputA[16]~18_combout\ : std_logic;
SIGNAL \AdderInputB[16]~56_combout\ : std_logic;
SIGNAL \AdderInputB[16]~57_combout\ : std_logic;
SIGNAL \AdderInputB[16]~58_combout\ : std_logic;
SIGNAL \InputANDB[16]~17_combout\ : std_logic;
SIGNAL \InputXORB[16]~16_combout\ : std_logic;
SIGNAL \InputORB[16]~17_combout\ : std_logic;
SIGNAL \ALU_Registers[16]~125_combout\ : std_logic;
SIGNAL \ALU_Registers[16]~121_combout\ : std_logic;
SIGNAL \ALU_Registers[16]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[49]~input_o\ : std_logic;
SIGNAL \InputANDB[17]~18_combout\ : std_logic;
SIGNAL \AdderInputB[17]~59_combout\ : std_logic;
SIGNAL \AdderInputB[17]~60_combout\ : std_logic;
SIGNAL \AdderInputB[17]~61_combout\ : std_logic;
SIGNAL \PC_ALU[17]~input_o\ : std_logic;
SIGNAL \AdderInputA[17]~19_combout\ : std_logic;
SIGNAL \InputXORB[17]~17_combout\ : std_logic;
SIGNAL \InputORB[17]~18_combout\ : std_logic;
SIGNAL \ALU_Registers[17]~117_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~12_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~11_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \LS|D17~feeder_combout\ : std_logic;
SIGNAL \LS|D17~q\ : std_logic;
SIGNAL \ALU_Registers[17]~12_combout\ : std_logic;
SIGNAL \ALU_Registers[17]~13_combout\ : std_logic;
SIGNAL \ALU_Registers[17]$latch~combout\ : std_logic;
SIGNAL \LS|D18~feeder_combout\ : std_logic;
SIGNAL \LS|D18~q\ : std_logic;
SIGNAL \Mul|FPP0|BPP18|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~13_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~7_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~4_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~2_combout\ : std_logic;
SIGNAL \Registers_ALU[50]~input_o\ : std_logic;
SIGNAL \Mul|FPP9|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry~0_combout\ : std_logic;
SIGNAL \AdderInputB[18]~62_combout\ : std_logic;
SIGNAL \AdderInputB[18]~63_combout\ : std_logic;
SIGNAL \AdderInputB[18]~64_combout\ : std_logic;
SIGNAL \PC_ALU[18]~input_o\ : std_logic;
SIGNAL \AdderInputA[18]~20_combout\ : std_logic;
SIGNAL \InputANDB[18]~19_combout\ : std_logic;
SIGNAL \InputXORB[18]~18_combout\ : std_logic;
SIGNAL \InputORB[18]~19_combout\ : std_logic;
SIGNAL \ALU_Registers[18]~113_combout\ : std_logic;
SIGNAL \ALU_Registers[18]~109_combout\ : std_logic;
SIGNAL \ALU_Registers[18]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[51]~input_o\ : std_logic;
SIGNAL \InputANDB[19]~20_combout\ : std_logic;
SIGNAL \PC_ALU[19]~input_o\ : std_logic;
SIGNAL \AdderInputA[19]~21_combout\ : std_logic;
SIGNAL \AdderInputB[28]~65_combout\ : std_logic;
SIGNAL \AdderInputB[28]~66_combout\ : std_logic;
SIGNAL \AdderInputB[19]~68_combout\ : std_logic;
SIGNAL \AdderInputB[19]~69_combout\ : std_logic;
SIGNAL \AdderInputB[19]~67_combout\ : std_logic;
SIGNAL \AdderInputB[19]~70_combout\ : std_logic;
SIGNAL \AdderInputB[19]~71_combout\ : std_logic;
SIGNAL \CRAA32|Carry~6_combout\ : std_logic;
SIGNAL \InputXORB[19]~19_combout\ : std_logic;
SIGNAL \InputORB[19]~20_combout\ : std_logic;
SIGNAL \ALU_Registers[19]~105_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~9_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~8_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP1|PartialProduct~combout\ : std_logic;
SIGNAL \LS|D19~feeder_combout\ : std_logic;
SIGNAL \LS|D19~q\ : std_logic;
SIGNAL \ALU_Registers[19]~14_combout\ : std_logic;
SIGNAL \ALU_Registers[19]~15_combout\ : std_logic;
SIGNAL \ALU_Registers[19]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[52]~input_o\ : std_logic;
SIGNAL \Mul|Add18B|Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP20|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~14_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~7_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~10_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~3_combout\ : std_logic;
SIGNAL \LS|D20~feeder_combout\ : std_logic;
SIGNAL \LS|D20~q\ : std_logic;
SIGNAL \InputANDB[20]~21_combout\ : std_logic;
SIGNAL \PC_ALU[20]~input_o\ : std_logic;
SIGNAL \AdderInputA[20]~22_combout\ : std_logic;
SIGNAL \AdderInputB[20]~72_combout\ : std_logic;
SIGNAL \AdderInputB[20]~73_combout\ : std_logic;
SIGNAL \CRAA32|Carry~8_combout\ : std_logic;
SIGNAL \CRAA32|Carry~7_combout\ : std_logic;
SIGNAL \InputXORB[20]~20_combout\ : std_logic;
SIGNAL \InputORB[20]~21_combout\ : std_logic;
SIGNAL \ALU_Registers[20]~101_combout\ : std_logic;
SIGNAL \ALU_Registers[20]~97_combout\ : std_logic;
SIGNAL \ALU_Registers[20]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[53]~input_o\ : std_logic;
SIGNAL \InputANDB[21]~22_combout\ : std_logic;
SIGNAL \PC_ALU[21]~input_o\ : std_logic;
SIGNAL \AdderInputA[21]~23_combout\ : std_logic;
SIGNAL \AdderInputB[21]~74_combout\ : std_logic;
SIGNAL \AdderInputB[21]~75_combout\ : std_logic;
SIGNAL \InputXORB[21]~21_combout\ : std_logic;
SIGNAL \InputORB[21]~22_combout\ : std_logic;
SIGNAL \ALU_Registers[21]~93_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~5_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP19|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~15_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \LS|D21~feeder_combout\ : std_logic;
SIGNAL \LS|D21~q\ : std_logic;
SIGNAL \ALU_Registers[21]~16_combout\ : std_logic;
SIGNAL \ALU_Registers[21]~17_combout\ : std_logic;
SIGNAL \ALU_Registers[21]$latch~combout\ : std_logic;
SIGNAL \LS|D22~feeder_combout\ : std_logic;
SIGNAL \LS|D22~q\ : std_logic;
SIGNAL \Mul|Add32A|Carry~17_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~16_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP22|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP20|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~5_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~6_combout\ : std_logic;
SIGNAL \Registers_ALU[55]~input_o\ : std_logic;
SIGNAL \Mul|FPP9|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Registers_ALU[54]~input_o\ : std_logic;
SIGNAL \Mul|BD11|Select_M~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~0_combout\ : std_logic;
SIGNAL \InputXORB[22]~22_combout\ : std_logic;
SIGNAL \InputANDB[22]~23_combout\ : std_logic;
SIGNAL \AdderInputB[22]~76_combout\ : std_logic;
SIGNAL \AdderInputB[22]~77_combout\ : std_logic;
SIGNAL \PC_ALU[22]~input_o\ : std_logic;
SIGNAL \AdderInputA[22]~24_combout\ : std_logic;
SIGNAL \InputORB[22]~23_combout\ : std_logic;
SIGNAL \ALU_Registers[22]~89_combout\ : std_logic;
SIGNAL \ALU_Registers[22]~85_combout\ : std_logic;
SIGNAL \ALU_Registers[22]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[23]~input_o\ : std_logic;
SIGNAL \AdderInputA[23]~25_combout\ : std_logic;
SIGNAL \AdderInputB[23]~78_combout\ : std_logic;
SIGNAL \AdderInputB[23]~79_combout\ : std_logic;
SIGNAL \InputANDB[23]~24_combout\ : std_logic;
SIGNAL \InputXORB[23]~23_combout\ : std_logic;
SIGNAL \InputORB[23]~24_combout\ : std_logic;
SIGNAL \ALU_Registers[23]~81_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP23|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP21|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~18_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP19|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~11_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP1|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \LS|D23~feeder_combout\ : std_logic;
SIGNAL \LS|D23~q\ : std_logic;
SIGNAL \ALU_Registers[23]~18_combout\ : std_logic;
SIGNAL \ALU_Registers[23]~19_combout\ : std_logic;
SIGNAL \ALU_Registers[23]$latch~combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~13_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~12_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP20|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP24|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP22|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~6_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~7_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Registers_ALU[56]~input_o\ : std_logic;
SIGNAL \LS|D24~feeder_combout\ : std_logic;
SIGNAL \LS|D24~q\ : std_logic;
SIGNAL \AdderInputB[24]~80_combout\ : std_logic;
SIGNAL \AdderInputB[24]~81_combout\ : std_logic;
SIGNAL \PC_ALU[24]~input_o\ : std_logic;
SIGNAL \AdderInputA[24]~26_combout\ : std_logic;
SIGNAL \CRAA32|Carry~9_combout\ : std_logic;
SIGNAL \InputANDB[24]~25_combout\ : std_logic;
SIGNAL \InputXORB[24]~24_combout\ : std_logic;
SIGNAL \InputORB[24]~25_combout\ : std_logic;
SIGNAL \ALU_Registers[24]~77_combout\ : std_logic;
SIGNAL \ALU_Registers[24]~73_combout\ : std_logic;
SIGNAL \ALU_Registers[24]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP19|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP21|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~10_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~9_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~8_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP23|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP25|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~14_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~2_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~8_combout\ : std_logic;
SIGNAL \LS|D25~feeder_combout\ : std_logic;
SIGNAL \LS|D25~q\ : std_logic;
SIGNAL \ALU_Registers[25]~20_combout\ : std_logic;
SIGNAL \Registers_ALU[57]~input_o\ : std_logic;
SIGNAL \Mul|FPP11|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \InputXORB[25]~25_combout\ : std_logic;
SIGNAL \InputANDB[25]~26_combout\ : std_logic;
SIGNAL \CRAA32|Carry~10_combout\ : std_logic;
SIGNAL \PC_ALU[25]~input_o\ : std_logic;
SIGNAL \AdderInputA[25]~27_combout\ : std_logic;
SIGNAL \AdderInputB[25]~82_combout\ : std_logic;
SIGNAL \AdderInputB[25]~83_combout\ : std_logic;
SIGNAL \CRAA32|Carry~11_combout\ : std_logic;
SIGNAL \InputORB[25]~26_combout\ : std_logic;
SIGNAL \ALU_Registers[25]~69_combout\ : std_logic;
SIGNAL \ALU_Registers[25]~65_combout\ : std_logic;
SIGNAL \ALU_Registers[25]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP24|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP26|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~19_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP20|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP22|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~9_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~7_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~10_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Registers_ALU[58]~input_o\ : std_logic;
SIGNAL \Mul|FPP13|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add10A|Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry~0_combout\ : std_logic;
SIGNAL \LS|D26~feeder_combout\ : std_logic;
SIGNAL \LS|D26~q\ : std_logic;
SIGNAL \InputXORB[26]~26_combout\ : std_logic;
SIGNAL \InputANDB[26]~27_combout\ : std_logic;
SIGNAL \AdderInputB[26]~84_combout\ : std_logic;
SIGNAL \AdderInputB[26]~85_combout\ : std_logic;
SIGNAL \PC_ALU[26]~input_o\ : std_logic;
SIGNAL \AdderInputA[26]~28_combout\ : std_logic;
SIGNAL \InputORB[26]~27_combout\ : std_logic;
SIGNAL \ALU_Registers[26]~61_combout\ : std_logic;
SIGNAL \ALU_Registers[26]~57_combout\ : std_logic;
SIGNAL \ALU_Registers[26]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[59]~input_o\ : std_logic;
SIGNAL \InputANDB[27]~28_combout\ : std_logic;
SIGNAL \AdderInputB[27]~86_combout\ : std_logic;
SIGNAL \AdderInputB[27]~87_combout\ : std_logic;
SIGNAL \PC_ALU[27]~input_o\ : std_logic;
SIGNAL \AdderInputA[27]~29_combout\ : std_logic;
SIGNAL \InputXORB[27]~27_combout\ : std_logic;
SIGNAL \InputORB[27]~28_combout\ : std_logic;
SIGNAL \ALU_Registers[27]~53_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~20_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP27|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~21_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP25|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP21|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP23|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP19|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~11_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP1|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add10A|Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry~1_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry~2_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry~2_combout\ : std_logic;
SIGNAL \LS|D27~feeder_combout\ : std_logic;
SIGNAL \LS|D27~q\ : std_logic;
SIGNAL \ALU_Registers[27]~21_combout\ : std_logic;
SIGNAL \ALU_Registers[27]~22_combout\ : std_logic;
SIGNAL \ALU_Registers[27]$latch~combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry~4_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP26|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP28|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~22_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP22|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP24|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~11_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~15_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP20|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry~3_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry~1_combout\ : std_logic;
SIGNAL \Registers_ALU[60]~input_o\ : std_logic;
SIGNAL \Mul|FPP12|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \LS|D28~feeder_combout\ : std_logic;
SIGNAL \LS|D28~q\ : std_logic;
SIGNAL \InputANDB[28]~29_combout\ : std_logic;
SIGNAL \AdderInputB[28]~88_combout\ : std_logic;
SIGNAL \AdderInputB[28]~89_combout\ : std_logic;
SIGNAL \PC_ALU[28]~input_o\ : std_logic;
SIGNAL \AdderInputA[28]~30_combout\ : std_logic;
SIGNAL \InputXORB[28]~28_combout\ : std_logic;
SIGNAL \InputORB[28]~29_combout\ : std_logic;
SIGNAL \ALU_Registers[28]~49_combout\ : std_logic;
SIGNAL \ALU_Registers[28]~45_combout\ : std_logic;
SIGNAL \ALU_Registers[28]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Registers_ALU[61]~input_o\ : std_logic;
SIGNAL \Mul|FPP8|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP29|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP27|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP23|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP25|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP19|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP21|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \LS|D29~feeder_combout\ : std_logic;
SIGNAL \LS|D29~q\ : std_logic;
SIGNAL \AdderInputB[29]~90_combout\ : std_logic;
SIGNAL \AdderInputB[29]~91_combout\ : std_logic;
SIGNAL \PC_ALU[29]~input_o\ : std_logic;
SIGNAL \AdderInputA[29]~31_combout\ : std_logic;
SIGNAL \InputXORB[29]~29_combout\ : std_logic;
SIGNAL \InputANDB[29]~30_combout\ : std_logic;
SIGNAL \InputORB[29]~30_combout\ : std_logic;
SIGNAL \ALU_Registers[29]~41_combout\ : std_logic;
SIGNAL \ALU_Registers[29]~37_combout\ : std_logic;
SIGNAL \ALU_Registers[29]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[30]~input_o\ : std_logic;
SIGNAL \AdderInputA[30]~32_combout\ : std_logic;
SIGNAL \Registers_ALU[62]~input_o\ : std_logic;
SIGNAL \AdderInputB[30]~92_combout\ : std_logic;
SIGNAL \AdderInputB[30]~93_combout\ : std_logic;
SIGNAL \InputANDB[30]~31_combout\ : std_logic;
SIGNAL \InputXORB[30]~30_combout\ : std_logic;
SIGNAL \InputORB[30]~31_combout\ : std_logic;
SIGNAL \ALU_Registers[30]~33_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add6|Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP14|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP22|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP20|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~8_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP26|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP24|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~12_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP28|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP30|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[30]~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry~5_combout\ : std_logic;
SIGNAL \LS|D30~feeder_combout\ : std_logic;
SIGNAL \LS|D30~q\ : std_logic;
SIGNAL \ALU_Registers[30]~23_combout\ : std_logic;
SIGNAL \ALU_Registers[30]~24_combout\ : std_logic;
SIGNAL \ALU_Registers[30]$latch~combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~8_combout\ : std_logic;
SIGNAL \Mul|FPP14|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~1_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~2_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP23|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP25|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~3_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~5_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~6_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP29|PartialProduct~0_combout\ : std_logic;
SIGNAL \Registers_ALU[63]~input_o\ : std_logic;
SIGNAL \Mul|FPP15|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP27|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~4_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~7_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~9_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~10_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~11_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~12_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~13_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~14_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~15_combout\ : std_logic;
SIGNAL \LS|D31~feeder_combout\ : std_logic;
SIGNAL \LS|D31~q\ : std_logic;
SIGNAL \InputXORB[31]~31_combout\ : std_logic;
SIGNAL \InputANDB[31]~32_combout\ : std_logic;
SIGNAL \PC_ALU[31]~input_o\ : std_logic;
SIGNAL \AdderInputA[31]~33_combout\ : std_logic;
SIGNAL \AdderInputB[31]~95_combout\ : std_logic;
SIGNAL \AdderInputB[31]~94_combout\ : std_logic;
SIGNAL \CRAA32|Result~0_combout\ : std_logic;
SIGNAL \InputORB[31]~32_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~29_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~25_combout\ : std_logic;
SIGNAL \ALU_Registers[31]$latch~combout\ : std_logic;
SIGNAL \ALUPCSelector~combout\ : std_logic;
SIGNAL \ALU_PC[0]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[1]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[2]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[3]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[4]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[5]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[6]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[7]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[8]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[9]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[10]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[11]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[12]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[13]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[14]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[15]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[16]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[17]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[18]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[19]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[20]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[21]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[22]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[23]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[24]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[25]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[26]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[27]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[28]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[29]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[30]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[31]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[0]~0_combout\ : std_logic;
SIGNAL \ALU_CSR[31]~1_combout\ : std_logic;
SIGNAL \ALU_CSR[0]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[1]~2_combout\ : std_logic;
SIGNAL \ALU_CSR[1]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[2]~3_combout\ : std_logic;
SIGNAL \ALU_CSR[2]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[3]~4_combout\ : std_logic;
SIGNAL \ALU_CSR[3]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[4]~5_combout\ : std_logic;
SIGNAL \ALU_CSR[4]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[5]~6_combout\ : std_logic;
SIGNAL \ALU_CSR[5]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[6]~7_combout\ : std_logic;
SIGNAL \ALU_CSR[6]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[7]~8_combout\ : std_logic;
SIGNAL \ALU_CSR[7]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[8]~9_combout\ : std_logic;
SIGNAL \ALU_CSR[8]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[9]~10_combout\ : std_logic;
SIGNAL \ALU_CSR[9]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[10]~11_combout\ : std_logic;
SIGNAL \ALU_CSR[10]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[11]~12_combout\ : std_logic;
SIGNAL \ALU_CSR[11]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[12]~13_combout\ : std_logic;
SIGNAL \ALU_CSR[12]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[13]~14_combout\ : std_logic;
SIGNAL \ALU_CSR[13]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[14]~15_combout\ : std_logic;
SIGNAL \ALU_CSR[14]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[15]~16_combout\ : std_logic;
SIGNAL \ALU_CSR[15]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[16]~17_combout\ : std_logic;
SIGNAL \ALU_CSR[16]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[17]~18_combout\ : std_logic;
SIGNAL \ALU_CSR[17]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[18]~19_combout\ : std_logic;
SIGNAL \ALU_CSR[18]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[19]~20_combout\ : std_logic;
SIGNAL \ALU_CSR[19]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[20]~21_combout\ : std_logic;
SIGNAL \ALU_CSR[20]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[21]~22_combout\ : std_logic;
SIGNAL \ALU_CSR[21]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[22]~23_combout\ : std_logic;
SIGNAL \ALU_CSR[22]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[23]~24_combout\ : std_logic;
SIGNAL \ALU_CSR[23]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[24]~25_combout\ : std_logic;
SIGNAL \ALU_CSR[24]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[25]~26_combout\ : std_logic;
SIGNAL \ALU_CSR[25]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[26]~27_combout\ : std_logic;
SIGNAL \ALU_CSR[26]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[27]~28_combout\ : std_logic;
SIGNAL \ALU_CSR[27]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[28]~29_combout\ : std_logic;
SIGNAL \ALU_CSR[28]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[29]~30_combout\ : std_logic;
SIGNAL \ALU_CSR[29]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[30]~31_combout\ : std_logic;
SIGNAL \ALU_CSR[30]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[31]~32_combout\ : std_logic;
SIGNAL \ALU_CSR[31]$latch~combout\ : std_logic;
SIGNAL \ALUMARSelector~combout\ : std_logic;
SIGNAL \ALU_MAR[0]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[1]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[2]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[3]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[4]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[5]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[6]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[7]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[8]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[9]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[10]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[11]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[12]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[13]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[14]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[15]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[16]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[17]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[18]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[19]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[20]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[21]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[22]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[23]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[24]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[25]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[26]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[27]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[28]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[29]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[30]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[31]$latch~combout\ : std_logic;
SIGNAL \CRAA32|Carryout~combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \Mul|Add32A|Carry\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \CRAA32|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mul|Add10B|Carry\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Mul|Add32B|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mul|Add32A|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \CRAA32|Carry\ : std_logic_vector(32 DOWNTO 0);
SIGNAL AdderInputB : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mul|Add30|Result\ : std_logic_vector(29 DOWNTO 0);
SIGNAL AdderInputA : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mul|Add30|Carry\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \Mul|Add32C|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL ALURegSelector : std_logic_vector(5 DOWNTO 0);
SIGNAL \Mul|Add32C|Carry\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \Mul|Add26A|Result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Mul|Add26B|Result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Mul|Add26A|Carry\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \Mul|Add26B|Carry\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \Mul|Add22|Result\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \Mul|Add6|Result\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Mul|Add32D|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL OrBselector : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mul|Add22|Carry\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \Mul|Add32D|Carry\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \Mul|Add18A|Result\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mul|Add14|Result\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \Mul|Add18B|Result\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mul|Add18A|Carry\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mul|Add18B|Carry\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mul|Add14|Carry\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \Mul|Add18C|Result\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mul|Add18C|Carry\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mul|Add10B|Result\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Mul|Add10A|Result\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Mul|Add10A|Carry\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Mul|Add6|Carry\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \OpAND|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \OpOR|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL AddrASelector : std_logic_vector(1 DOWNTO 0);
SIGNAL \LSR|D\ : std_logic_vector(31 DOWNTO 0);
SIGNAL LSRDataIn : std_logic_vector(31 DOWNTO 0);
SIGNAL \LS|D\ : std_logic_vector(31 DOWNTO 0);
SIGNAL AndBselector : std_logic_vector(2 DOWNTO 0);
SIGNAL InputXORB : std_logic_vector(31 DOWNTO 0);
SIGNAL InputANDB : std_logic_vector(31 DOWNTO 0);
SIGNAL InputORB : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_ALU_Registers[2]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[1]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[0]$latch~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Result[7]~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Result[30]~0_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[31]~32_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[31]~32_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[31]~31_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[30]~31_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[30]~31_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[30]~30_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[29]~30_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[29]~30_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[29]~29_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[28]~29_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[28]~29_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[28]~28_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[27]~28_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[27]~28_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[27]~27_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[26]~27_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[26]~27_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[26]~26_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[25]~26_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[25]~26_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[25]~25_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[24]~25_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[24]~25_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[24]~24_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[23]~24_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[23]~24_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[23]~23_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[22]~23_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[22]~23_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[22]~22_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[21]~22_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[21]~22_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[21]~21_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[20]~21_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[20]~21_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[20]~20_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[19]~20_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[19]~20_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[19]~19_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[18]~19_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[18]~19_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[18]~18_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[17]~18_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[17]~18_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[17]~17_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[16]~17_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[16]~17_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[16]~16_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[15]~16_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[15]~16_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[15]~15_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[14]~15_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[14]~15_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[14]~14_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[13]~14_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[13]~14_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[13]~13_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[12]~13_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[12]~13_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[12]~12_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[11]~12_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[11]~12_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[11]~11_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[10]~11_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[10]~11_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[10]~10_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[9]~10_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[9]~10_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[9]~9_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[8]~9_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[8]~9_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[8]~8_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[7]~8_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[7]~8_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[7]~7_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[6]~7_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[6]~7_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[6]~6_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[5]~6_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[5]~6_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[5]~5_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[4]~5_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[4]~5_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[3]~4_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[3]~4_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[3]~3_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_InputXORB[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_InputORB[0]~0_combout\ : std_logic;
SIGNAL ALT_INV_OrBselector : std_logic_vector(1 DOWNTO 1);
SIGNAL \ALT_INV_InputANDB[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_InputANDB[0]~0_combout\ : std_logic;
SIGNAL ALT_INV_AndBselector : std_logic_vector(1 DOWNTO 1);
SIGNAL \ALT_INV_InputXORB[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[31]~33_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[31]~94_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[30]~32_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[30]~93_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[30]~92_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[29]~31_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[29]~91_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[29]~90_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[28]~30_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[28]~89_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[28]~88_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[27]~29_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[28]~29_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[27]~28_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[26]~27_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[25]~26_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[24]~25_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[23]~24_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[22]~23_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[21]~22_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[20]~21_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[19]~20_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[18]~19_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[17]~18_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[16]~17_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[15]~16_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[14]~15_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[13]~14_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[12]~13_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[11]~12_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[10]~11_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[9]~10_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[8]~9_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[7]~8_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[6]~7_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[5]~6_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[4]~5_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[3]~4_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[31]~1_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_ALUPCSelector~combout\ : std_logic;
SIGNAL \OpOR|ALT_INV_Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \OpAND|ALT_INV_Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_ALU_Registers[30]~24_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[30]~23_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[27]~22_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[27]~21_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[25]~20_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[23]~19_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[23]~18_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[21]~17_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[21]~16_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[19]~15_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[19]~14_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[17]~13_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[17]~12_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[12]~11_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[12]~10_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[10]~9_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[10]~8_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[5]~7_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[5]~6_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[2]~5_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[2]~4_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[31]~3_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[31]~2_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[31]~1_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[31]~0_combout\ : std_logic;
SIGNAL ALT_INV_ALURegSelector : std_logic_vector(1 DOWNTO 1);
SIGNAL \CRAA32|ALT_INV_Carry\ : std_logic_vector(30 DOWNTO 1);
SIGNAL \ASR|ALT_INV_D31~q\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[27]~87_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[27]~86_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[26]~28_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[26]~85_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[26]~84_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[25]~27_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[25]~83_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[25]~82_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[24]~26_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[24]~81_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[24]~80_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[23]~25_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[23]~79_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[23]~78_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[22]~24_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[22]~77_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[22]~76_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[21]~23_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[21]~75_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[21]~74_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[20]~22_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[20]~73_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[20]~72_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[19]~21_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[19]~71_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[19]~70_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[19]~69_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[19]~68_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[19]~67_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[28]~66_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[28]~65_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[18]~20_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[18]~64_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[18]~63_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[18]~62_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[17]~19_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[17]~61_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[17]~60_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[17]~59_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[16]~18_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[16]~58_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[16]~57_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[16]~56_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[15]~17_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[15]~55_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[15]~54_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[15]~53_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[14]~16_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[14]~52_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[14]~51_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[14]~50_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[13]~15_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[13]~49_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[13]~48_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[13]~47_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[12]~14_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[12]~46_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[12]~45_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[12]~44_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[12]~43_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[12]~42_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[18]~41_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[12]~40_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[11]~13_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[11]~39_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[10]~12_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[10]~38_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[10]~37_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[9]~11_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[9]~36_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[8]~10_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[8]~35_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[7]~9_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[7]~34_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[6]~8_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[6]~33_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[8]~32_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[8]~31_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[5]~7_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[5]~30_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[5]~29_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[4]~6_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[4]~28_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[11]~27_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[3]~5_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[3]~26_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[3]~25_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[3]~24_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[2]~4_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[2]~23_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[2]~22_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[2]~21_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[2]~20_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[2]~19_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[1]~3_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[1]~18_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[1]~17_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[1]~16_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~15_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~14_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[5]~13_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[18]~12_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~11_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~10_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~9_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~8_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~7_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~6_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~5_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~4_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~3_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~2_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[0]~2_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_AddrBSelector[5]~2_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputA[0]~0_combout\ : std_logic;
SIGNAL ALT_INV_AddrASelector : std_logic_vector(1 DOWNTO 1);
SIGNAL \ALT_INV_AddrASelector[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_AddrBSelector[6]~1_combout\ : std_logic;
SIGNAL \ALT_INV_AddrASelector[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_AddrBSelector[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_ALUMARSelector~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[31]~32_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[30]~31_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[29]~30_combout\ : std_logic;
SIGNAL ALT_INV_AdderInputA : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_ALU_MAR[31]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[30]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[29]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[28]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[27]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[26]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[25]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[24]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[23]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[22]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[21]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[20]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[19]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[18]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[17]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[16]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[15]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[14]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[13]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[12]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[11]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[10]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[9]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[8]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[7]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[6]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[5]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[4]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[3]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[2]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[1]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_MAR[0]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[31]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[30]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[29]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[28]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[27]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[26]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[25]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[24]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[23]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[22]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[21]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[20]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[19]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[18]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[17]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[16]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[15]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[14]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[13]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[12]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[11]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[10]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[9]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[8]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[7]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[6]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[5]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[4]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[3]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[2]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[1]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_CSR[0]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[31]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[30]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[29]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[28]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[27]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[26]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[25]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[24]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[23]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[22]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[21]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[20]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[19]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[18]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[17]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[16]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[15]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[14]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[13]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[12]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[11]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[10]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[9]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[8]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[7]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[6]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[5]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[4]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[3]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[2]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[1]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_PC[0]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[31]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[30]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[29]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[28]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[27]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[26]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[25]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[24]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[23]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[22]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[21]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[20]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[19]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[18]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[17]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[16]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[15]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[14]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[13]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[12]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[11]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[10]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[9]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[8]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[7]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[6]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[5]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[4]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[3]$latch~combout\ : std_logic;
SIGNAL ALT_INV_InputORB : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_InputANDB : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_InputXORB : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_AdderInputB : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Registers_ALU[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[0]~input_o\ : std_logic;
SIGNAL ALT_INV_LSRDataIn : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_PC_ALU[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_IR_ALU[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_Registers_ALU[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_Control_ALU[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_PC_ALU[26]~input_o\ : std_logic;
SIGNAL \LS|ALT_INV_D0~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D31~q\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result\ : std_logic_vector(31 DOWNTO 15);
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~15_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~14_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~13_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~12_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~11_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~10_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~9_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~8_combout\ : std_logic;
SIGNAL \Mul|Add6|ALT_INV_Carry\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~7_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~6_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~5_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~4_combout\ : std_logic;
SIGNAL \Mul|FPP15|BPP1|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP27|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP29|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~3_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~2_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~1_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP7|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP19|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP23|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP25|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Result[31]~0_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP5|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP11|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP13|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP15|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP17|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP14|BPP3|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|ALT_INV_Carry\ : std_logic_vector(21 DOWNTO 6);
SIGNAL \Mul|Add26A|ALT_INV_Carry\ : std_logic_vector(25 DOWNTO 6);
SIGNAL \Mul|Add26B|ALT_INV_Carry\ : std_logic_vector(25 DOWNTO 7);
SIGNAL \Mul|Add32A|ALT_INV_Carry\ : std_logic_vector(31 DOWNTO 4);
SIGNAL \Mul|Add30|ALT_INV_Carry\ : std_logic_vector(28 DOWNTO 6);
SIGNAL \Mul|Add32D|ALT_INV_Carry~5_combout\ : std_logic;
SIGNAL \Mul|Add18C|ALT_INV_Result\ : std_logic_vector(16 DOWNTO 9);
SIGNAL \Mul|Add10B|ALT_INV_Result\ : std_logic_vector(8 DOWNTO 5);
SIGNAL \Mul|Add6|ALT_INV_Result\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \Mul|FPP14|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add6|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add10A|ALT_INV_Carry\ : std_logic_vector(8 DOWNTO 6);
SIGNAL \Mul|Add10B|ALT_INV_Carry\ : std_logic_vector(8 DOWNTO 7);
SIGNAL \Mul|Add18B|ALT_INV_Result\ : std_logic_vector(16 DOWNTO 5);
SIGNAL \Mul|Add14|ALT_INV_Result\ : std_logic_vector(12 DOWNTO 3);
SIGNAL \Mul|FPP11|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add14|ALT_INV_Carry\ : std_logic_vector(12 DOWNTO 5);
SIGNAL \Mul|FPP9|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP14|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|ALT_INV_Carry\ : std_logic_vector(16 DOWNTO 6);
SIGNAL \Mul|Add18B|ALT_INV_Carry\ : std_logic_vector(16 DOWNTO 7);
SIGNAL \Mul|Add18C|ALT_INV_Carry\ : std_logic_vector(16 DOWNTO 11);
SIGNAL \Mul|Add26B|ALT_INV_Result\ : std_logic_vector(24 DOWNTO 5);
SIGNAL \Mul|Add22|ALT_INV_Result\ : std_logic_vector(20 DOWNTO 3);
SIGNAL \Mul|FPP7|BPP16|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP18|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~8_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP20|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP22|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Result\ : std_logic_vector(30 DOWNTO 3);
SIGNAL \Mul|Add30|ALT_INV_Result\ : std_logic_vector(28 DOWNTO 3);
SIGNAL \Mul|Add30|ALT_INV_Carry~12_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP24|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP26|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP30|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP28|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry\ : std_logic_vector(30 DOWNTO 5);
SIGNAL \Mul|Add32C|ALT_INV_Carry\ : std_logic_vector(30 DOWNTO 9);
SIGNAL \Mul|Add32D|ALT_INV_Carry\ : std_logic_vector(30 DOWNTO 17);
SIGNAL \Mul|Add10A|ALT_INV_Result\ : std_logic_vector(7 DOWNTO 3);
SIGNAL \Mul|FPP13|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP13|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Result\ : std_logic_vector(29 DOWNTO 8);
SIGNAL \Mul|FPP7|BPP15|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP17|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Result\ : std_logic_vector(23 DOWNTO 3);
SIGNAL \Mul|FPP5|BPP19|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP21|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP23|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP25|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Result\ : std_logic_vector(29 DOWNTO 1);
SIGNAL \Mul|FPP0|BPP29|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP27|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add10B|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|ALT_INV_Result\ : std_logic_vector(14 DOWNTO 3);
SIGNAL \Mul|FPP9|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP14|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP16|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP18|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP20|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~15_combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~11_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP22|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP24|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~22_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP28|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP26|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|Add10A|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP1|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18B|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~11_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP13|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP15|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP17|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP19|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP21|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP23|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP27|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP25|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~21_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~20_combout\ : std_logic;
SIGNAL \Mul|Add10B|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP2|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add10A|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP0|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP14|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~7_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP16|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP18|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP20|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP22|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~19_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP26|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP24|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~10_combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~9_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~8_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP13|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP15|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP17|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26B|ALT_INV_Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add26B|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~14_combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~10_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP19|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP21|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~9_combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~8_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP25|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP23|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~7_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~6_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP14|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP16|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP18|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP20|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP24|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP22|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~13_combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~12_combout\ : std_logic;
SIGNAL \Mul|Add18C|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP1|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP13|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP15|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~11_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP17|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP19|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~18_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP23|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP21|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18C|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add14|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|BD11|ALT_INV_Select_M~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~6_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~5_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP14|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP16|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP18|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP22|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP20|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~17_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~16_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP13|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP15|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP17|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~15_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP19|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~5_combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~4_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~3_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~10_combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~7_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP14|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP16|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~14_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP20|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP18|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18B|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP13|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP15|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP19|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP17|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~9_combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~8_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP1|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18B|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP2|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18A|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP0|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~7_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP14|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~13_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP18|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP16|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP13|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP17|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP15|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~12_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~11_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP0|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~6_combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~5_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~10_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP14|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP1|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~4_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP15|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP13|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32D|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add22|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP0|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP14|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP12|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~6_combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~5_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~4_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~9_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP13|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP11|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP0|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26B|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP12|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP10|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~8_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~7_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP1|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~3_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~6_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP9|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26B|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP2|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26A|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP0|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP10|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP8|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP9|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP7|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP0|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~5_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP8|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP6|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP1|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP7|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP5|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add32C|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add30|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP0|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP6|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP4|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP5|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP3|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP0|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP4|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP2|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP3|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP1|ALT_INV_PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32B|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP2|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP0|ALT_INV_PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \CRAA32|ALT_INV_Result~0_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~11_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~10_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~9_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~8_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~7_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~6_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~5_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~4_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~3_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~2_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~1_combout\ : std_logic;
SIGNAL \CRAA32|ALT_INV_Carry~0_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[8]~0_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[0]~237_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[0]~233_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[1]~229_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[1]~225_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[2]~221_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[3]~217_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[3]~213_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[4]~209_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[4]~205_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[5]~201_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[6]~197_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[6]~193_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[7]~189_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[7]~185_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[8]~181_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[8]~177_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[9]~173_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[9]~169_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[10]~165_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[11]~161_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[11]~157_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[12]~153_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[13]~149_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[13]~145_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[14]~141_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[14]~137_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[15]~133_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[15]~129_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[16]~125_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[16]~121_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[17]~117_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[18]~113_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[18]~109_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[19]~105_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[20]~101_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[20]~97_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[21]~93_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[22]~89_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[22]~85_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[23]~81_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[24]~77_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[24]~73_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[25]~69_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[25]~65_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[26]~61_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[26]~57_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[27]~53_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[28]~49_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[28]~45_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[29]~41_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[29]~37_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[30]~33_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[31]~29_combout\ : std_logic;
SIGNAL \ALT_INV_ALU_Registers[31]~25_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[4]~131_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[4]~127_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[5]~123_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[6]~119_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[7]~115_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[8]~111_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[9]~107_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[10]~103_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[11]~99_combout\ : std_logic;
SIGNAL \ALT_INV_AdderInputB[31]~95_combout\ : std_logic;
SIGNAL \ASR|ALT_INV_D30~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D29~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D28~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D27~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D26~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D25~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D24~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D23~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D22~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D21~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D20~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D19~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D18~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D17~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D16~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D15~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D14~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D13~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D12~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D11~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D10~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D9~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D8~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D7~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D6~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D5~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D4~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D3~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D2~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D1~q\ : std_logic;
SIGNAL \ASR|ALT_INV_D0~q\ : std_logic;
SIGNAL \LS|ALT_INV_D31~q\ : std_logic;
SIGNAL \LS|ALT_INV_D30~q\ : std_logic;
SIGNAL \LS|ALT_INV_D29~q\ : std_logic;
SIGNAL \LS|ALT_INV_D28~q\ : std_logic;
SIGNAL \LS|ALT_INV_D27~q\ : std_logic;
SIGNAL \LS|ALT_INV_D26~q\ : std_logic;
SIGNAL \LS|ALT_INV_D25~q\ : std_logic;
SIGNAL \LS|ALT_INV_D24~q\ : std_logic;
SIGNAL \LS|ALT_INV_D23~q\ : std_logic;
SIGNAL \LS|ALT_INV_D22~q\ : std_logic;
SIGNAL \LS|ALT_INV_D21~q\ : std_logic;
SIGNAL \LS|ALT_INV_D20~q\ : std_logic;
SIGNAL \LS|ALT_INV_D19~q\ : std_logic;
SIGNAL \LS|ALT_INV_D18~q\ : std_logic;
SIGNAL \LS|ALT_INV_D17~q\ : std_logic;
SIGNAL \LS|ALT_INV_D16~q\ : std_logic;
SIGNAL \LS|ALT_INV_D15~q\ : std_logic;
SIGNAL \LS|ALT_INV_D14~q\ : std_logic;
SIGNAL \LS|ALT_INV_D13~q\ : std_logic;
SIGNAL \LS|ALT_INV_D12~q\ : std_logic;
SIGNAL \LS|ALT_INV_D11~q\ : std_logic;
SIGNAL \LS|ALT_INV_D10~q\ : std_logic;
SIGNAL \LS|ALT_INV_D9~q\ : std_logic;
SIGNAL \LS|ALT_INV_D8~q\ : std_logic;
SIGNAL \LS|ALT_INV_D7~q\ : std_logic;
SIGNAL \LS|ALT_INV_D6~q\ : std_logic;
SIGNAL \LS|ALT_INV_D5~q\ : std_logic;
SIGNAL \LS|ALT_INV_D4~q\ : std_logic;
SIGNAL \LS|ALT_INV_D3~q\ : std_logic;
SIGNAL \LS|ALT_INV_D2~q\ : std_logic;
SIGNAL \LS|ALT_INV_D1~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D30~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D29~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D28~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D27~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D26~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D25~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D24~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D23~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D22~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D21~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D20~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D19~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D18~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D17~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D16~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D15~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D14~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D13~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D12~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D11~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D10~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D9~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D8~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D7~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D6~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D5~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D4~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D3~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D2~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D1~q\ : std_logic;
SIGNAL \LSR|ALT_INV_D0~q\ : std_logic;

BEGIN

ww_Reset <= Reset;
ww_Reloj <= Reloj;
ww_Registers_ALU <= Registers_ALU;
ww_IR_ALU <= IR_ALU;
ww_CSR_ALU <= CSR_ALU;
ww_Control_ALU <= Control_ALU;
ww_PC_ALU <= PC_ALU;
ALU_Registers <= ww_ALU_Registers;
ALU_PC <= ww_ALU_PC;
ALU_CSR <= ww_ALU_CSR;
ALU_MAR <= ww_ALU_MAR;
AddrMode32o <= ww_AddrMode32o;
AddrMode34o <= ww_AddrMode34o;
AdderResulto <= ww_AdderResulto;
MulResulto <= ww_MulResulto;
LSRRegistero <= ww_LSRRegistero;
LSRegistero <= ww_LSRegistero;
ASRRegistero <= ww_ASRRegistero;
ALU_Control <= ww_ALU_Control;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_ALU_Registers[2]$latch~combout\ <= NOT \ALU_Registers[2]$latch~combout\;
\ALT_INV_ALU_Registers[1]$latch~combout\ <= NOT \ALU_Registers[1]$latch~combout\;
\ALT_INV_ALU_Registers[0]$latch~combout\ <= NOT \ALU_Registers[0]$latch~combout\;
\Mul|Add32C|ALT_INV_Result[7]~0_combout\ <= NOT \Mul|Add32C|Result[7]~0_combout\;
\Mul|Add32A|ALT_INV_Result[30]~0_combout\ <= NOT \Mul|Add32A|Result[30]~0_combout\;
\ALT_INV_InputORB[31]~32_combout\ <= NOT \InputORB[31]~32_combout\;
\ALT_INV_InputANDB[31]~32_combout\ <= NOT \InputANDB[31]~32_combout\;
\ALT_INV_InputXORB[31]~31_combout\ <= NOT \InputXORB[31]~31_combout\;
\ALT_INV_InputORB[30]~31_combout\ <= NOT \InputORB[30]~31_combout\;
\ALT_INV_InputANDB[30]~31_combout\ <= NOT \InputANDB[30]~31_combout\;
\ALT_INV_InputXORB[30]~30_combout\ <= NOT \InputXORB[30]~30_combout\;
\ALT_INV_InputORB[29]~30_combout\ <= NOT \InputORB[29]~30_combout\;
\ALT_INV_InputANDB[29]~30_combout\ <= NOT \InputANDB[29]~30_combout\;
\ALT_INV_InputXORB[29]~29_combout\ <= NOT \InputXORB[29]~29_combout\;
\ALT_INV_InputORB[28]~29_combout\ <= NOT \InputORB[28]~29_combout\;
\ALT_INV_InputANDB[28]~29_combout\ <= NOT \InputANDB[28]~29_combout\;
\ALT_INV_InputXORB[28]~28_combout\ <= NOT \InputXORB[28]~28_combout\;
\ALT_INV_InputORB[27]~28_combout\ <= NOT \InputORB[27]~28_combout\;
\ALT_INV_InputANDB[27]~28_combout\ <= NOT \InputANDB[27]~28_combout\;
\ALT_INV_InputXORB[27]~27_combout\ <= NOT \InputXORB[27]~27_combout\;
\ALT_INV_InputORB[26]~27_combout\ <= NOT \InputORB[26]~27_combout\;
\ALT_INV_InputANDB[26]~27_combout\ <= NOT \InputANDB[26]~27_combout\;
\ALT_INV_InputXORB[26]~26_combout\ <= NOT \InputXORB[26]~26_combout\;
\ALT_INV_InputORB[25]~26_combout\ <= NOT \InputORB[25]~26_combout\;
\ALT_INV_InputANDB[25]~26_combout\ <= NOT \InputANDB[25]~26_combout\;
\ALT_INV_InputXORB[25]~25_combout\ <= NOT \InputXORB[25]~25_combout\;
\ALT_INV_InputORB[24]~25_combout\ <= NOT \InputORB[24]~25_combout\;
\ALT_INV_InputANDB[24]~25_combout\ <= NOT \InputANDB[24]~25_combout\;
\ALT_INV_InputXORB[24]~24_combout\ <= NOT \InputXORB[24]~24_combout\;
\ALT_INV_InputORB[23]~24_combout\ <= NOT \InputORB[23]~24_combout\;
\ALT_INV_InputANDB[23]~24_combout\ <= NOT \InputANDB[23]~24_combout\;
\ALT_INV_InputXORB[23]~23_combout\ <= NOT \InputXORB[23]~23_combout\;
\ALT_INV_InputORB[22]~23_combout\ <= NOT \InputORB[22]~23_combout\;
\ALT_INV_InputANDB[22]~23_combout\ <= NOT \InputANDB[22]~23_combout\;
\ALT_INV_InputXORB[22]~22_combout\ <= NOT \InputXORB[22]~22_combout\;
\ALT_INV_InputORB[21]~22_combout\ <= NOT \InputORB[21]~22_combout\;
\ALT_INV_InputANDB[21]~22_combout\ <= NOT \InputANDB[21]~22_combout\;
\ALT_INV_InputXORB[21]~21_combout\ <= NOT \InputXORB[21]~21_combout\;
\ALT_INV_InputORB[20]~21_combout\ <= NOT \InputORB[20]~21_combout\;
\ALT_INV_InputANDB[20]~21_combout\ <= NOT \InputANDB[20]~21_combout\;
\ALT_INV_InputXORB[20]~20_combout\ <= NOT \InputXORB[20]~20_combout\;
\ALT_INV_InputORB[19]~20_combout\ <= NOT \InputORB[19]~20_combout\;
\ALT_INV_InputANDB[19]~20_combout\ <= NOT \InputANDB[19]~20_combout\;
\ALT_INV_InputXORB[19]~19_combout\ <= NOT \InputXORB[19]~19_combout\;
\ALT_INV_InputORB[18]~19_combout\ <= NOT \InputORB[18]~19_combout\;
\ALT_INV_InputANDB[18]~19_combout\ <= NOT \InputANDB[18]~19_combout\;
\ALT_INV_InputXORB[18]~18_combout\ <= NOT \InputXORB[18]~18_combout\;
\ALT_INV_InputORB[17]~18_combout\ <= NOT \InputORB[17]~18_combout\;
\ALT_INV_InputANDB[17]~18_combout\ <= NOT \InputANDB[17]~18_combout\;
\ALT_INV_InputXORB[17]~17_combout\ <= NOT \InputXORB[17]~17_combout\;
\ALT_INV_InputORB[16]~17_combout\ <= NOT \InputORB[16]~17_combout\;
\ALT_INV_InputANDB[16]~17_combout\ <= NOT \InputANDB[16]~17_combout\;
\ALT_INV_InputXORB[16]~16_combout\ <= NOT \InputXORB[16]~16_combout\;
\ALT_INV_InputORB[15]~16_combout\ <= NOT \InputORB[15]~16_combout\;
\ALT_INV_InputANDB[15]~16_combout\ <= NOT \InputANDB[15]~16_combout\;
\ALT_INV_InputXORB[15]~15_combout\ <= NOT \InputXORB[15]~15_combout\;
\ALT_INV_InputORB[14]~15_combout\ <= NOT \InputORB[14]~15_combout\;
\ALT_INV_InputANDB[14]~15_combout\ <= NOT \InputANDB[14]~15_combout\;
\ALT_INV_InputXORB[14]~14_combout\ <= NOT \InputXORB[14]~14_combout\;
\ALT_INV_InputORB[13]~14_combout\ <= NOT \InputORB[13]~14_combout\;
\ALT_INV_InputANDB[13]~14_combout\ <= NOT \InputANDB[13]~14_combout\;
\ALT_INV_InputXORB[13]~13_combout\ <= NOT \InputXORB[13]~13_combout\;
\ALT_INV_InputORB[12]~13_combout\ <= NOT \InputORB[12]~13_combout\;
\ALT_INV_InputANDB[12]~13_combout\ <= NOT \InputANDB[12]~13_combout\;
\ALT_INV_InputXORB[12]~12_combout\ <= NOT \InputXORB[12]~12_combout\;
\ALT_INV_InputORB[11]~12_combout\ <= NOT \InputORB[11]~12_combout\;
\ALT_INV_InputANDB[11]~12_combout\ <= NOT \InputANDB[11]~12_combout\;
\ALT_INV_InputXORB[11]~11_combout\ <= NOT \InputXORB[11]~11_combout\;
\ALT_INV_InputORB[10]~11_combout\ <= NOT \InputORB[10]~11_combout\;
\ALT_INV_InputANDB[10]~11_combout\ <= NOT \InputANDB[10]~11_combout\;
\ALT_INV_InputXORB[10]~10_combout\ <= NOT \InputXORB[10]~10_combout\;
\ALT_INV_InputORB[9]~10_combout\ <= NOT \InputORB[9]~10_combout\;
\ALT_INV_InputANDB[9]~10_combout\ <= NOT \InputANDB[9]~10_combout\;
\ALT_INV_InputXORB[9]~9_combout\ <= NOT \InputXORB[9]~9_combout\;
\ALT_INV_InputORB[8]~9_combout\ <= NOT \InputORB[8]~9_combout\;
\ALT_INV_InputANDB[8]~9_combout\ <= NOT \InputANDB[8]~9_combout\;
\ALT_INV_InputXORB[8]~8_combout\ <= NOT \InputXORB[8]~8_combout\;
\ALT_INV_InputORB[7]~8_combout\ <= NOT \InputORB[7]~8_combout\;
\ALT_INV_InputANDB[7]~8_combout\ <= NOT \InputANDB[7]~8_combout\;
\ALT_INV_InputXORB[7]~7_combout\ <= NOT \InputXORB[7]~7_combout\;
\ALT_INV_InputORB[6]~7_combout\ <= NOT \InputORB[6]~7_combout\;
\ALT_INV_InputANDB[6]~7_combout\ <= NOT \InputANDB[6]~7_combout\;
\ALT_INV_InputXORB[6]~6_combout\ <= NOT \InputXORB[6]~6_combout\;
\ALT_INV_InputORB[5]~6_combout\ <= NOT \InputORB[5]~6_combout\;
\ALT_INV_InputANDB[5]~6_combout\ <= NOT \InputANDB[5]~6_combout\;
\ALT_INV_InputXORB[5]~5_combout\ <= NOT \InputXORB[5]~5_combout\;
\ALT_INV_InputORB[4]~5_combout\ <= NOT \InputORB[4]~5_combout\;
\ALT_INV_InputANDB[4]~5_combout\ <= NOT \InputANDB[4]~5_combout\;
\ALT_INV_InputXORB[4]~4_combout\ <= NOT \InputXORB[4]~4_combout\;
\ALT_INV_InputORB[3]~4_combout\ <= NOT \InputORB[3]~4_combout\;
\ALT_INV_InputANDB[3]~4_combout\ <= NOT \InputANDB[3]~4_combout\;
\ALT_INV_InputXORB[3]~3_combout\ <= NOT \InputXORB[3]~3_combout\;
\ALT_INV_InputORB[2]~3_combout\ <= NOT \InputORB[2]~3_combout\;
\ALT_INV_InputANDB[2]~3_combout\ <= NOT \InputANDB[2]~3_combout\;
\ALT_INV_InputXORB[2]~2_combout\ <= NOT \InputXORB[2]~2_combout\;
\ALT_INV_InputORB[1]~2_combout\ <= NOT \InputORB[1]~2_combout\;
\ALT_INV_InputANDB[1]~2_combout\ <= NOT \InputANDB[1]~2_combout\;
\ALT_INV_InputXORB[1]~1_combout\ <= NOT \InputXORB[1]~1_combout\;
\ALT_INV_InputORB[0]~1_combout\ <= NOT \InputORB[0]~1_combout\;
\ALT_INV_InputORB[0]~0_combout\ <= NOT \InputORB[0]~0_combout\;
ALT_INV_OrBselector(1) <= NOT OrBselector(1);
\ALT_INV_InputANDB[0]~1_combout\ <= NOT \InputANDB[0]~1_combout\;
\ALT_INV_InputANDB[0]~0_combout\ <= NOT \InputANDB[0]~0_combout\;
ALT_INV_AndBselector(1) <= NOT AndBselector(1);
\ALT_INV_InputXORB[0]~0_combout\ <= NOT \InputXORB[0]~0_combout\;
\ALT_INV_AdderInputA[31]~33_combout\ <= NOT \AdderInputA[31]~33_combout\;
\ALT_INV_AdderInputB[31]~94_combout\ <= NOT \AdderInputB[31]~94_combout\;
\ALT_INV_AdderInputA[30]~32_combout\ <= NOT \AdderInputA[30]~32_combout\;
\ALT_INV_AdderInputB[30]~93_combout\ <= NOT \AdderInputB[30]~93_combout\;
\ALT_INV_AdderInputB[30]~92_combout\ <= NOT \AdderInputB[30]~92_combout\;
\ALT_INV_AdderInputA[29]~31_combout\ <= NOT \AdderInputA[29]~31_combout\;
\ALT_INV_AdderInputB[29]~91_combout\ <= NOT \AdderInputB[29]~91_combout\;
\ALT_INV_AdderInputB[29]~90_combout\ <= NOT \AdderInputB[29]~90_combout\;
\ALT_INV_AdderInputA[28]~30_combout\ <= NOT \AdderInputA[28]~30_combout\;
\ALT_INV_AdderInputB[28]~89_combout\ <= NOT \AdderInputB[28]~89_combout\;
\ALT_INV_AdderInputB[28]~88_combout\ <= NOT \AdderInputB[28]~88_combout\;
\ALT_INV_AdderInputA[27]~29_combout\ <= NOT \AdderInputA[27]~29_combout\;
\ALT_INV_ALU_CSR[28]~29_combout\ <= NOT \ALU_CSR[28]~29_combout\;
\ALT_INV_ALU_CSR[27]~28_combout\ <= NOT \ALU_CSR[27]~28_combout\;
\ALT_INV_ALU_CSR[26]~27_combout\ <= NOT \ALU_CSR[26]~27_combout\;
\ALT_INV_ALU_CSR[25]~26_combout\ <= NOT \ALU_CSR[25]~26_combout\;
\ALT_INV_ALU_CSR[24]~25_combout\ <= NOT \ALU_CSR[24]~25_combout\;
\ALT_INV_ALU_CSR[23]~24_combout\ <= NOT \ALU_CSR[23]~24_combout\;
\ALT_INV_ALU_CSR[22]~23_combout\ <= NOT \ALU_CSR[22]~23_combout\;
\ALT_INV_ALU_CSR[21]~22_combout\ <= NOT \ALU_CSR[21]~22_combout\;
\ALT_INV_ALU_CSR[20]~21_combout\ <= NOT \ALU_CSR[20]~21_combout\;
\ALT_INV_ALU_CSR[19]~20_combout\ <= NOT \ALU_CSR[19]~20_combout\;
\ALT_INV_ALU_CSR[18]~19_combout\ <= NOT \ALU_CSR[18]~19_combout\;
\ALT_INV_ALU_CSR[17]~18_combout\ <= NOT \ALU_CSR[17]~18_combout\;
\ALT_INV_ALU_CSR[16]~17_combout\ <= NOT \ALU_CSR[16]~17_combout\;
\ALT_INV_ALU_CSR[15]~16_combout\ <= NOT \ALU_CSR[15]~16_combout\;
\ALT_INV_ALU_CSR[14]~15_combout\ <= NOT \ALU_CSR[14]~15_combout\;
\ALT_INV_ALU_CSR[13]~14_combout\ <= NOT \ALU_CSR[13]~14_combout\;
\ALT_INV_ALU_CSR[12]~13_combout\ <= NOT \ALU_CSR[12]~13_combout\;
\ALT_INV_ALU_CSR[11]~12_combout\ <= NOT \ALU_CSR[11]~12_combout\;
\ALT_INV_ALU_CSR[10]~11_combout\ <= NOT \ALU_CSR[10]~11_combout\;
\ALT_INV_ALU_CSR[9]~10_combout\ <= NOT \ALU_CSR[9]~10_combout\;
\ALT_INV_ALU_CSR[8]~9_combout\ <= NOT \ALU_CSR[8]~9_combout\;
\ALT_INV_ALU_CSR[7]~8_combout\ <= NOT \ALU_CSR[7]~8_combout\;
\ALT_INV_ALU_CSR[6]~7_combout\ <= NOT \ALU_CSR[6]~7_combout\;
\ALT_INV_ALU_CSR[5]~6_combout\ <= NOT \ALU_CSR[5]~6_combout\;
\ALT_INV_ALU_CSR[4]~5_combout\ <= NOT \ALU_CSR[4]~5_combout\;
\ALT_INV_ALU_CSR[3]~4_combout\ <= NOT \ALU_CSR[3]~4_combout\;
\ALT_INV_ALU_CSR[2]~3_combout\ <= NOT \ALU_CSR[2]~3_combout\;
\ALT_INV_ALU_CSR[1]~2_combout\ <= NOT \ALU_CSR[1]~2_combout\;
\ALT_INV_ALU_CSR[31]~1_combout\ <= NOT \ALU_CSR[31]~1_combout\;
\ALT_INV_ALU_CSR[0]~0_combout\ <= NOT \ALU_CSR[0]~0_combout\;
\ALT_INV_ALUPCSelector~combout\ <= NOT \ALUPCSelector~combout\;
\OpOR|ALT_INV_Result\(31) <= NOT \OpOR|Result\(31);
\OpAND|ALT_INV_Result\(31) <= NOT \OpAND|Result\(31);
\ALT_INV_ALU_Registers[30]~24_combout\ <= NOT \ALU_Registers[30]~24_combout\;
\ALT_INV_ALU_Registers[30]~23_combout\ <= NOT \ALU_Registers[30]~23_combout\;
\OpOR|ALT_INV_Result\(30) <= NOT \OpOR|Result\(30);
\OpAND|ALT_INV_Result\(30) <= NOT \OpAND|Result\(30);
\OpOR|ALT_INV_Result\(29) <= NOT \OpOR|Result\(29);
\OpAND|ALT_INV_Result\(29) <= NOT \OpAND|Result\(29);
\OpOR|ALT_INV_Result\(28) <= NOT \OpOR|Result\(28);
\OpAND|ALT_INV_Result\(28) <= NOT \OpAND|Result\(28);
\ALT_INV_ALU_Registers[27]~22_combout\ <= NOT \ALU_Registers[27]~22_combout\;
\ALT_INV_ALU_Registers[27]~21_combout\ <= NOT \ALU_Registers[27]~21_combout\;
\OpOR|ALT_INV_Result\(27) <= NOT \OpOR|Result\(27);
\OpAND|ALT_INV_Result\(27) <= NOT \OpAND|Result\(27);
\OpOR|ALT_INV_Result\(26) <= NOT \OpOR|Result\(26);
\OpAND|ALT_INV_Result\(26) <= NOT \OpAND|Result\(26);
\ALT_INV_ALU_Registers[25]~20_combout\ <= NOT \ALU_Registers[25]~20_combout\;
\OpOR|ALT_INV_Result\(25) <= NOT \OpOR|Result\(25);
\OpAND|ALT_INV_Result\(25) <= NOT \OpAND|Result\(25);
\OpOR|ALT_INV_Result\(24) <= NOT \OpOR|Result\(24);
\OpAND|ALT_INV_Result\(24) <= NOT \OpAND|Result\(24);
\ALT_INV_ALU_Registers[23]~19_combout\ <= NOT \ALU_Registers[23]~19_combout\;
\ALT_INV_ALU_Registers[23]~18_combout\ <= NOT \ALU_Registers[23]~18_combout\;
\OpOR|ALT_INV_Result\(23) <= NOT \OpOR|Result\(23);
\OpAND|ALT_INV_Result\(23) <= NOT \OpAND|Result\(23);
\OpOR|ALT_INV_Result\(22) <= NOT \OpOR|Result\(22);
\OpAND|ALT_INV_Result\(22) <= NOT \OpAND|Result\(22);
\ALT_INV_ALU_Registers[21]~17_combout\ <= NOT \ALU_Registers[21]~17_combout\;
\ALT_INV_ALU_Registers[21]~16_combout\ <= NOT \ALU_Registers[21]~16_combout\;
\OpOR|ALT_INV_Result\(21) <= NOT \OpOR|Result\(21);
\OpAND|ALT_INV_Result\(21) <= NOT \OpAND|Result\(21);
\OpOR|ALT_INV_Result\(20) <= NOT \OpOR|Result\(20);
\OpAND|ALT_INV_Result\(20) <= NOT \OpAND|Result\(20);
\ALT_INV_ALU_Registers[19]~15_combout\ <= NOT \ALU_Registers[19]~15_combout\;
\ALT_INV_ALU_Registers[19]~14_combout\ <= NOT \ALU_Registers[19]~14_combout\;
\OpOR|ALT_INV_Result\(19) <= NOT \OpOR|Result\(19);
\OpAND|ALT_INV_Result\(19) <= NOT \OpAND|Result\(19);
\OpOR|ALT_INV_Result\(18) <= NOT \OpOR|Result\(18);
\OpAND|ALT_INV_Result\(18) <= NOT \OpAND|Result\(18);
\ALT_INV_ALU_Registers[17]~13_combout\ <= NOT \ALU_Registers[17]~13_combout\;
\ALT_INV_ALU_Registers[17]~12_combout\ <= NOT \ALU_Registers[17]~12_combout\;
\OpOR|ALT_INV_Result\(17) <= NOT \OpOR|Result\(17);
\OpAND|ALT_INV_Result\(17) <= NOT \OpAND|Result\(17);
\OpOR|ALT_INV_Result\(16) <= NOT \OpOR|Result\(16);
\OpAND|ALT_INV_Result\(16) <= NOT \OpAND|Result\(16);
\OpOR|ALT_INV_Result\(15) <= NOT \OpOR|Result\(15);
\OpAND|ALT_INV_Result\(15) <= NOT \OpAND|Result\(15);
\OpOR|ALT_INV_Result\(14) <= NOT \OpOR|Result\(14);
\OpAND|ALT_INV_Result\(14) <= NOT \OpAND|Result\(14);
\OpOR|ALT_INV_Result\(13) <= NOT \OpOR|Result\(13);
\OpAND|ALT_INV_Result\(13) <= NOT \OpAND|Result\(13);
\ALT_INV_ALU_Registers[12]~11_combout\ <= NOT \ALU_Registers[12]~11_combout\;
\ALT_INV_ALU_Registers[12]~10_combout\ <= NOT \ALU_Registers[12]~10_combout\;
\OpOR|ALT_INV_Result\(12) <= NOT \OpOR|Result\(12);
\OpAND|ALT_INV_Result\(12) <= NOT \OpAND|Result\(12);
\OpOR|ALT_INV_Result\(11) <= NOT \OpOR|Result\(11);
\OpAND|ALT_INV_Result\(11) <= NOT \OpAND|Result\(11);
\ALT_INV_ALU_Registers[10]~9_combout\ <= NOT \ALU_Registers[10]~9_combout\;
\ALT_INV_ALU_Registers[10]~8_combout\ <= NOT \ALU_Registers[10]~8_combout\;
\OpOR|ALT_INV_Result\(10) <= NOT \OpOR|Result\(10);
\OpAND|ALT_INV_Result\(10) <= NOT \OpAND|Result\(10);
\OpOR|ALT_INV_Result\(9) <= NOT \OpOR|Result\(9);
\OpAND|ALT_INV_Result\(9) <= NOT \OpAND|Result\(9);
\OpOR|ALT_INV_Result\(8) <= NOT \OpOR|Result\(8);
\OpAND|ALT_INV_Result\(8) <= NOT \OpAND|Result\(8);
\OpOR|ALT_INV_Result\(7) <= NOT \OpOR|Result\(7);
\OpAND|ALT_INV_Result\(7) <= NOT \OpAND|Result\(7);
\OpOR|ALT_INV_Result\(6) <= NOT \OpOR|Result\(6);
\OpAND|ALT_INV_Result\(6) <= NOT \OpAND|Result\(6);
\ALT_INV_ALU_Registers[5]~7_combout\ <= NOT \ALU_Registers[5]~7_combout\;
\ALT_INV_ALU_Registers[5]~6_combout\ <= NOT \ALU_Registers[5]~6_combout\;
\OpOR|ALT_INV_Result\(5) <= NOT \OpOR|Result\(5);
\OpAND|ALT_INV_Result\(5) <= NOT \OpAND|Result\(5);
\OpOR|ALT_INV_Result\(4) <= NOT \OpOR|Result\(4);
\OpAND|ALT_INV_Result\(4) <= NOT \OpAND|Result\(4);
\OpOR|ALT_INV_Result\(3) <= NOT \OpOR|Result\(3);
\OpAND|ALT_INV_Result\(3) <= NOT \OpAND|Result\(3);
\ALT_INV_ALU_Registers[2]~5_combout\ <= NOT \ALU_Registers[2]~5_combout\;
\ALT_INV_ALU_Registers[2]~4_combout\ <= NOT \ALU_Registers[2]~4_combout\;
\OpOR|ALT_INV_Result\(2) <= NOT \OpOR|Result\(2);
\OpAND|ALT_INV_Result\(2) <= NOT \OpAND|Result\(2);
\OpOR|ALT_INV_Result\(1) <= NOT \OpOR|Result\(1);
\OpAND|ALT_INV_Result\(1) <= NOT \OpAND|Result\(1);
\ALT_INV_ALU_Registers[31]~3_combout\ <= NOT \ALU_Registers[31]~3_combout\;
\ALT_INV_ALU_Registers[31]~2_combout\ <= NOT \ALU_Registers[31]~2_combout\;
\ALT_INV_ALU_Registers[31]~1_combout\ <= NOT \ALU_Registers[31]~1_combout\;
\ALT_INV_ALU_Registers[31]~0_combout\ <= NOT \ALU_Registers[31]~0_combout\;
ALT_INV_ALURegSelector(1) <= NOT ALURegSelector(1);
\OpOR|ALT_INV_Result\(0) <= NOT \OpOR|Result\(0);
\OpAND|ALT_INV_Result\(0) <= NOT \OpAND|Result\(0);
\CRAA32|ALT_INV_Carry\(30) <= NOT \CRAA32|Carry\(30);
\ASR|ALT_INV_D31~q\ <= NOT \ASR|D31~q\;
\ALT_INV_AdderInputB[27]~87_combout\ <= NOT \AdderInputB[27]~87_combout\;
\ALT_INV_AdderInputB[27]~86_combout\ <= NOT \AdderInputB[27]~86_combout\;
\ALT_INV_AdderInputA[26]~28_combout\ <= NOT \AdderInputA[26]~28_combout\;
\ALT_INV_AdderInputB[26]~85_combout\ <= NOT \AdderInputB[26]~85_combout\;
\ALT_INV_AdderInputB[26]~84_combout\ <= NOT \AdderInputB[26]~84_combout\;
\ALT_INV_AdderInputA[25]~27_combout\ <= NOT \AdderInputA[25]~27_combout\;
\ALT_INV_AdderInputB[25]~83_combout\ <= NOT \AdderInputB[25]~83_combout\;
\ALT_INV_AdderInputB[25]~82_combout\ <= NOT \AdderInputB[25]~82_combout\;
\ALT_INV_AdderInputA[24]~26_combout\ <= NOT \AdderInputA[24]~26_combout\;
\ALT_INV_AdderInputB[24]~81_combout\ <= NOT \AdderInputB[24]~81_combout\;
\ALT_INV_AdderInputB[24]~80_combout\ <= NOT \AdderInputB[24]~80_combout\;
\ALT_INV_AdderInputA[23]~25_combout\ <= NOT \AdderInputA[23]~25_combout\;
\ALT_INV_AdderInputB[23]~79_combout\ <= NOT \AdderInputB[23]~79_combout\;
\ALT_INV_AdderInputB[23]~78_combout\ <= NOT \AdderInputB[23]~78_combout\;
\ALT_INV_AdderInputA[22]~24_combout\ <= NOT \AdderInputA[22]~24_combout\;
\ALT_INV_AdderInputB[22]~77_combout\ <= NOT \AdderInputB[22]~77_combout\;
\ALT_INV_AdderInputB[22]~76_combout\ <= NOT \AdderInputB[22]~76_combout\;
\ALT_INV_AdderInputA[21]~23_combout\ <= NOT \AdderInputA[21]~23_combout\;
\ALT_INV_AdderInputB[21]~75_combout\ <= NOT \AdderInputB[21]~75_combout\;
\ALT_INV_AdderInputB[21]~74_combout\ <= NOT \AdderInputB[21]~74_combout\;
\ALT_INV_AdderInputA[20]~22_combout\ <= NOT \AdderInputA[20]~22_combout\;
\ALT_INV_AdderInputB[20]~73_combout\ <= NOT \AdderInputB[20]~73_combout\;
\ALT_INV_AdderInputB[20]~72_combout\ <= NOT \AdderInputB[20]~72_combout\;
\ALT_INV_AdderInputA[19]~21_combout\ <= NOT \AdderInputA[19]~21_combout\;
\ALT_INV_AdderInputB[19]~71_combout\ <= NOT \AdderInputB[19]~71_combout\;
\ALT_INV_AdderInputB[19]~70_combout\ <= NOT \AdderInputB[19]~70_combout\;
\ALT_INV_AdderInputB[19]~69_combout\ <= NOT \AdderInputB[19]~69_combout\;
\ALT_INV_AdderInputB[19]~68_combout\ <= NOT \AdderInputB[19]~68_combout\;
\ALT_INV_AdderInputB[19]~67_combout\ <= NOT \AdderInputB[19]~67_combout\;
\ALT_INV_AdderInputB[28]~66_combout\ <= NOT \AdderInputB[28]~66_combout\;
\ALT_INV_AdderInputB[28]~65_combout\ <= NOT \AdderInputB[28]~65_combout\;
\ALT_INV_AdderInputA[18]~20_combout\ <= NOT \AdderInputA[18]~20_combout\;
\ALT_INV_AdderInputB[18]~64_combout\ <= NOT \AdderInputB[18]~64_combout\;
\ALT_INV_AdderInputB[18]~63_combout\ <= NOT \AdderInputB[18]~63_combout\;
\ALT_INV_AdderInputB[18]~62_combout\ <= NOT \AdderInputB[18]~62_combout\;
\ALT_INV_AdderInputA[17]~19_combout\ <= NOT \AdderInputA[17]~19_combout\;
\ALT_INV_AdderInputB[17]~61_combout\ <= NOT \AdderInputB[17]~61_combout\;
\ALT_INV_AdderInputB[17]~60_combout\ <= NOT \AdderInputB[17]~60_combout\;
\ALT_INV_AdderInputB[17]~59_combout\ <= NOT \AdderInputB[17]~59_combout\;
\ALT_INV_AdderInputA[16]~18_combout\ <= NOT \AdderInputA[16]~18_combout\;
\ALT_INV_AdderInputB[16]~58_combout\ <= NOT \AdderInputB[16]~58_combout\;
\ALT_INV_AdderInputB[16]~57_combout\ <= NOT \AdderInputB[16]~57_combout\;
\ALT_INV_AdderInputB[16]~56_combout\ <= NOT \AdderInputB[16]~56_combout\;
\ALT_INV_AdderInputA[15]~17_combout\ <= NOT \AdderInputA[15]~17_combout\;
\ALT_INV_AdderInputB[15]~55_combout\ <= NOT \AdderInputB[15]~55_combout\;
\ALT_INV_AdderInputB[15]~54_combout\ <= NOT \AdderInputB[15]~54_combout\;
\ALT_INV_AdderInputB[15]~53_combout\ <= NOT \AdderInputB[15]~53_combout\;
\ALT_INV_AdderInputA[14]~16_combout\ <= NOT \AdderInputA[14]~16_combout\;
\ALT_INV_AdderInputB[14]~52_combout\ <= NOT \AdderInputB[14]~52_combout\;
\ALT_INV_AdderInputB[14]~51_combout\ <= NOT \AdderInputB[14]~51_combout\;
\ALT_INV_AdderInputB[14]~50_combout\ <= NOT \AdderInputB[14]~50_combout\;
\ALT_INV_AdderInputA[13]~15_combout\ <= NOT \AdderInputA[13]~15_combout\;
\ALT_INV_AdderInputB[13]~49_combout\ <= NOT \AdderInputB[13]~49_combout\;
\ALT_INV_AdderInputB[13]~48_combout\ <= NOT \AdderInputB[13]~48_combout\;
\ALT_INV_AdderInputB[13]~47_combout\ <= NOT \AdderInputB[13]~47_combout\;
\ALT_INV_AdderInputA[12]~14_combout\ <= NOT \AdderInputA[12]~14_combout\;
\ALT_INV_AdderInputB[12]~46_combout\ <= NOT \AdderInputB[12]~46_combout\;
\ALT_INV_AdderInputB[12]~45_combout\ <= NOT \AdderInputB[12]~45_combout\;
\ALT_INV_AdderInputB[12]~44_combout\ <= NOT \AdderInputB[12]~44_combout\;
\ALT_INV_AdderInputB[12]~43_combout\ <= NOT \AdderInputB[12]~43_combout\;
\ALT_INV_AdderInputB[12]~42_combout\ <= NOT \AdderInputB[12]~42_combout\;
\ALT_INV_AdderInputB[18]~41_combout\ <= NOT \AdderInputB[18]~41_combout\;
\ALT_INV_AdderInputB[12]~40_combout\ <= NOT \AdderInputB[12]~40_combout\;
\ALT_INV_AdderInputA[11]~13_combout\ <= NOT \AdderInputA[11]~13_combout\;
\ALT_INV_AdderInputB[11]~39_combout\ <= NOT \AdderInputB[11]~39_combout\;
\ALT_INV_AdderInputA[10]~12_combout\ <= NOT \AdderInputA[10]~12_combout\;
\ALT_INV_AdderInputB[10]~38_combout\ <= NOT \AdderInputB[10]~38_combout\;
\ALT_INV_AdderInputB[10]~37_combout\ <= NOT \AdderInputB[10]~37_combout\;
\ALT_INV_AdderInputA[9]~11_combout\ <= NOT \AdderInputA[9]~11_combout\;
\ALT_INV_AdderInputB[9]~36_combout\ <= NOT \AdderInputB[9]~36_combout\;
\ALT_INV_AdderInputA[8]~10_combout\ <= NOT \AdderInputA[8]~10_combout\;
\ALT_INV_AdderInputB[8]~35_combout\ <= NOT \AdderInputB[8]~35_combout\;
\ALT_INV_AdderInputA[7]~9_combout\ <= NOT \AdderInputA[7]~9_combout\;
\ALT_INV_AdderInputB[7]~34_combout\ <= NOT \AdderInputB[7]~34_combout\;
\ALT_INV_AdderInputA[6]~8_combout\ <= NOT \AdderInputA[6]~8_combout\;
\ALT_INV_AdderInputB[6]~33_combout\ <= NOT \AdderInputB[6]~33_combout\;
\ALT_INV_AdderInputB[8]~32_combout\ <= NOT \AdderInputB[8]~32_combout\;
\ALT_INV_AdderInputB[8]~31_combout\ <= NOT \AdderInputB[8]~31_combout\;
\ALT_INV_AdderInputA[5]~7_combout\ <= NOT \AdderInputA[5]~7_combout\;
\ALT_INV_AdderInputB[5]~30_combout\ <= NOT \AdderInputB[5]~30_combout\;
\ALT_INV_AdderInputB[5]~29_combout\ <= NOT \AdderInputB[5]~29_combout\;
\ALT_INV_AdderInputA[4]~6_combout\ <= NOT \AdderInputA[4]~6_combout\;
\ALT_INV_AdderInputB[4]~28_combout\ <= NOT \AdderInputB[4]~28_combout\;
\ALT_INV_AdderInputB[11]~27_combout\ <= NOT \AdderInputB[11]~27_combout\;
\ALT_INV_AdderInputA[3]~5_combout\ <= NOT \AdderInputA[3]~5_combout\;
\ALT_INV_AdderInputB[3]~26_combout\ <= NOT \AdderInputB[3]~26_combout\;
\ALT_INV_AdderInputB[3]~25_combout\ <= NOT \AdderInputB[3]~25_combout\;
\ALT_INV_AdderInputB[3]~24_combout\ <= NOT \AdderInputB[3]~24_combout\;
\ALT_INV_AdderInputA[2]~4_combout\ <= NOT \AdderInputA[2]~4_combout\;
\ALT_INV_AdderInputB[2]~23_combout\ <= NOT \AdderInputB[2]~23_combout\;
\ALT_INV_AdderInputB[2]~22_combout\ <= NOT \AdderInputB[2]~22_combout\;
\ALT_INV_AdderInputB[2]~21_combout\ <= NOT \AdderInputB[2]~21_combout\;
\ALT_INV_AdderInputB[2]~20_combout\ <= NOT \AdderInputB[2]~20_combout\;
\ALT_INV_AdderInputB[2]~19_combout\ <= NOT \AdderInputB[2]~19_combout\;
\ALT_INV_AdderInputA[1]~3_combout\ <= NOT \AdderInputA[1]~3_combout\;
\ALT_INV_AdderInputB[1]~18_combout\ <= NOT \AdderInputB[1]~18_combout\;
\ALT_INV_AdderInputB[1]~17_combout\ <= NOT \AdderInputB[1]~17_combout\;
\ALT_INV_AdderInputB[1]~16_combout\ <= NOT \AdderInputB[1]~16_combout\;
\ALT_INV_AdderInputB[0]~15_combout\ <= NOT \AdderInputB[0]~15_combout\;
\ALT_INV_AdderInputB[0]~14_combout\ <= NOT \AdderInputB[0]~14_combout\;
\ALT_INV_AdderInputB[5]~13_combout\ <= NOT \AdderInputB[5]~13_combout\;
\ALT_INV_AdderInputB[18]~12_combout\ <= NOT \AdderInputB[18]~12_combout\;
\ALT_INV_AdderInputB[0]~11_combout\ <= NOT \AdderInputB[0]~11_combout\;
\ALT_INV_AdderInputB[0]~10_combout\ <= NOT \AdderInputB[0]~10_combout\;
\ALT_INV_AdderInputB[0]~9_combout\ <= NOT \AdderInputB[0]~9_combout\;
\ALT_INV_AdderInputB[0]~8_combout\ <= NOT \AdderInputB[0]~8_combout\;
\ALT_INV_AdderInputB[0]~7_combout\ <= NOT \AdderInputB[0]~7_combout\;
\ALT_INV_AdderInputB[0]~6_combout\ <= NOT \AdderInputB[0]~6_combout\;
\ALT_INV_AdderInputB[0]~5_combout\ <= NOT \AdderInputB[0]~5_combout\;
\ALT_INV_AdderInputB[0]~4_combout\ <= NOT \AdderInputB[0]~4_combout\;
\ALT_INV_AdderInputB[0]~3_combout\ <= NOT \AdderInputB[0]~3_combout\;
\ALT_INV_AdderInputB[0]~2_combout\ <= NOT \AdderInputB[0]~2_combout\;
\ALT_INV_AdderInputA[0]~2_combout\ <= NOT \AdderInputA[0]~2_combout\;
\ALT_INV_AdderInputA[0]~1_combout\ <= NOT \AdderInputA[0]~1_combout\;
\ALT_INV_AddrBSelector[5]~2_combout\ <= NOT \AddrBSelector[5]~2_combout\;
\ALT_INV_AdderInputA[0]~0_combout\ <= NOT \AdderInputA[0]~0_combout\;
ALT_INV_AddrASelector(1) <= NOT AddrASelector(1);
\ALT_INV_AddrASelector[1]~1_combout\ <= NOT \AddrASelector[1]~1_combout\;
\ALT_INV_AddrBSelector[6]~1_combout\ <= NOT \AddrBSelector[6]~1_combout\;
\ALT_INV_AddrASelector[1]~0_combout\ <= NOT \AddrASelector[1]~0_combout\;
\ALT_INV_AddrBSelector[3]~0_combout\ <= NOT \AddrBSelector[3]~0_combout\;
\ALT_INV_AdderInputB[0]~1_combout\ <= NOT \AdderInputB[0]~1_combout\;
\ALT_INV_ALUMARSelector~combout\ <= NOT \ALUMARSelector~combout\;
\ALT_INV_ALU_CSR[31]~32_combout\ <= NOT \ALU_CSR[31]~32_combout\;
\ALT_INV_ALU_CSR[30]~31_combout\ <= NOT \ALU_CSR[30]~31_combout\;
\ALT_INV_ALU_CSR[29]~30_combout\ <= NOT \ALU_CSR[29]~30_combout\;
ALT_INV_AdderInputA(0) <= NOT AdderInputA(0);
\ALT_INV_ALU_MAR[31]$latch~combout\ <= NOT \ALU_MAR[31]$latch~combout\;
\ALT_INV_ALU_MAR[30]$latch~combout\ <= NOT \ALU_MAR[30]$latch~combout\;
\ALT_INV_ALU_MAR[29]$latch~combout\ <= NOT \ALU_MAR[29]$latch~combout\;
\ALT_INV_ALU_MAR[28]$latch~combout\ <= NOT \ALU_MAR[28]$latch~combout\;
\ALT_INV_ALU_MAR[27]$latch~combout\ <= NOT \ALU_MAR[27]$latch~combout\;
\ALT_INV_ALU_MAR[26]$latch~combout\ <= NOT \ALU_MAR[26]$latch~combout\;
\ALT_INV_ALU_MAR[25]$latch~combout\ <= NOT \ALU_MAR[25]$latch~combout\;
\ALT_INV_ALU_MAR[24]$latch~combout\ <= NOT \ALU_MAR[24]$latch~combout\;
\ALT_INV_ALU_MAR[23]$latch~combout\ <= NOT \ALU_MAR[23]$latch~combout\;
\ALT_INV_ALU_MAR[22]$latch~combout\ <= NOT \ALU_MAR[22]$latch~combout\;
\ALT_INV_ALU_MAR[21]$latch~combout\ <= NOT \ALU_MAR[21]$latch~combout\;
\ALT_INV_ALU_MAR[20]$latch~combout\ <= NOT \ALU_MAR[20]$latch~combout\;
\ALT_INV_ALU_MAR[19]$latch~combout\ <= NOT \ALU_MAR[19]$latch~combout\;
\ALT_INV_ALU_MAR[18]$latch~combout\ <= NOT \ALU_MAR[18]$latch~combout\;
\ALT_INV_ALU_MAR[17]$latch~combout\ <= NOT \ALU_MAR[17]$latch~combout\;
\ALT_INV_ALU_MAR[16]$latch~combout\ <= NOT \ALU_MAR[16]$latch~combout\;
\ALT_INV_ALU_MAR[15]$latch~combout\ <= NOT \ALU_MAR[15]$latch~combout\;
\ALT_INV_ALU_MAR[14]$latch~combout\ <= NOT \ALU_MAR[14]$latch~combout\;
\ALT_INV_ALU_MAR[13]$latch~combout\ <= NOT \ALU_MAR[13]$latch~combout\;
\ALT_INV_ALU_MAR[12]$latch~combout\ <= NOT \ALU_MAR[12]$latch~combout\;
\ALT_INV_ALU_MAR[11]$latch~combout\ <= NOT \ALU_MAR[11]$latch~combout\;
\ALT_INV_ALU_MAR[10]$latch~combout\ <= NOT \ALU_MAR[10]$latch~combout\;
\ALT_INV_ALU_MAR[9]$latch~combout\ <= NOT \ALU_MAR[9]$latch~combout\;
\ALT_INV_ALU_MAR[8]$latch~combout\ <= NOT \ALU_MAR[8]$latch~combout\;
\ALT_INV_ALU_MAR[7]$latch~combout\ <= NOT \ALU_MAR[7]$latch~combout\;
\ALT_INV_ALU_MAR[6]$latch~combout\ <= NOT \ALU_MAR[6]$latch~combout\;
\ALT_INV_ALU_MAR[5]$latch~combout\ <= NOT \ALU_MAR[5]$latch~combout\;
\ALT_INV_ALU_MAR[4]$latch~combout\ <= NOT \ALU_MAR[4]$latch~combout\;
\ALT_INV_ALU_MAR[3]$latch~combout\ <= NOT \ALU_MAR[3]$latch~combout\;
\ALT_INV_ALU_MAR[2]$latch~combout\ <= NOT \ALU_MAR[2]$latch~combout\;
\ALT_INV_ALU_MAR[1]$latch~combout\ <= NOT \ALU_MAR[1]$latch~combout\;
\ALT_INV_ALU_MAR[0]$latch~combout\ <= NOT \ALU_MAR[0]$latch~combout\;
\ALT_INV_ALU_CSR[31]$latch~combout\ <= NOT \ALU_CSR[31]$latch~combout\;
\ALT_INV_ALU_CSR[30]$latch~combout\ <= NOT \ALU_CSR[30]$latch~combout\;
\ALT_INV_ALU_CSR[29]$latch~combout\ <= NOT \ALU_CSR[29]$latch~combout\;
\ALT_INV_ALU_CSR[28]$latch~combout\ <= NOT \ALU_CSR[28]$latch~combout\;
\ALT_INV_ALU_CSR[27]$latch~combout\ <= NOT \ALU_CSR[27]$latch~combout\;
\ALT_INV_ALU_CSR[26]$latch~combout\ <= NOT \ALU_CSR[26]$latch~combout\;
\ALT_INV_ALU_CSR[25]$latch~combout\ <= NOT \ALU_CSR[25]$latch~combout\;
\ALT_INV_ALU_CSR[24]$latch~combout\ <= NOT \ALU_CSR[24]$latch~combout\;
\ALT_INV_ALU_CSR[23]$latch~combout\ <= NOT \ALU_CSR[23]$latch~combout\;
\ALT_INV_ALU_CSR[22]$latch~combout\ <= NOT \ALU_CSR[22]$latch~combout\;
\ALT_INV_ALU_CSR[21]$latch~combout\ <= NOT \ALU_CSR[21]$latch~combout\;
\ALT_INV_ALU_CSR[20]$latch~combout\ <= NOT \ALU_CSR[20]$latch~combout\;
\ALT_INV_ALU_CSR[19]$latch~combout\ <= NOT \ALU_CSR[19]$latch~combout\;
\ALT_INV_ALU_CSR[18]$latch~combout\ <= NOT \ALU_CSR[18]$latch~combout\;
\ALT_INV_ALU_CSR[17]$latch~combout\ <= NOT \ALU_CSR[17]$latch~combout\;
\ALT_INV_ALU_CSR[16]$latch~combout\ <= NOT \ALU_CSR[16]$latch~combout\;
\ALT_INV_ALU_CSR[15]$latch~combout\ <= NOT \ALU_CSR[15]$latch~combout\;
\ALT_INV_ALU_CSR[14]$latch~combout\ <= NOT \ALU_CSR[14]$latch~combout\;
\ALT_INV_ALU_CSR[13]$latch~combout\ <= NOT \ALU_CSR[13]$latch~combout\;
\ALT_INV_ALU_CSR[12]$latch~combout\ <= NOT \ALU_CSR[12]$latch~combout\;
\ALT_INV_ALU_CSR[11]$latch~combout\ <= NOT \ALU_CSR[11]$latch~combout\;
\ALT_INV_ALU_CSR[10]$latch~combout\ <= NOT \ALU_CSR[10]$latch~combout\;
\ALT_INV_ALU_CSR[9]$latch~combout\ <= NOT \ALU_CSR[9]$latch~combout\;
\ALT_INV_ALU_CSR[8]$latch~combout\ <= NOT \ALU_CSR[8]$latch~combout\;
\ALT_INV_ALU_CSR[7]$latch~combout\ <= NOT \ALU_CSR[7]$latch~combout\;
\ALT_INV_ALU_CSR[6]$latch~combout\ <= NOT \ALU_CSR[6]$latch~combout\;
\ALT_INV_ALU_CSR[5]$latch~combout\ <= NOT \ALU_CSR[5]$latch~combout\;
\ALT_INV_ALU_CSR[4]$latch~combout\ <= NOT \ALU_CSR[4]$latch~combout\;
\ALT_INV_ALU_CSR[3]$latch~combout\ <= NOT \ALU_CSR[3]$latch~combout\;
\ALT_INV_ALU_CSR[2]$latch~combout\ <= NOT \ALU_CSR[2]$latch~combout\;
\ALT_INV_ALU_CSR[1]$latch~combout\ <= NOT \ALU_CSR[1]$latch~combout\;
\ALT_INV_ALU_CSR[0]$latch~combout\ <= NOT \ALU_CSR[0]$latch~combout\;
\ALT_INV_ALU_PC[31]$latch~combout\ <= NOT \ALU_PC[31]$latch~combout\;
\ALT_INV_ALU_PC[30]$latch~combout\ <= NOT \ALU_PC[30]$latch~combout\;
\ALT_INV_ALU_PC[29]$latch~combout\ <= NOT \ALU_PC[29]$latch~combout\;
\ALT_INV_ALU_PC[28]$latch~combout\ <= NOT \ALU_PC[28]$latch~combout\;
\ALT_INV_ALU_PC[27]$latch~combout\ <= NOT \ALU_PC[27]$latch~combout\;
\ALT_INV_ALU_PC[26]$latch~combout\ <= NOT \ALU_PC[26]$latch~combout\;
\ALT_INV_ALU_PC[25]$latch~combout\ <= NOT \ALU_PC[25]$latch~combout\;
\ALT_INV_ALU_PC[24]$latch~combout\ <= NOT \ALU_PC[24]$latch~combout\;
\ALT_INV_ALU_PC[23]$latch~combout\ <= NOT \ALU_PC[23]$latch~combout\;
\ALT_INV_ALU_PC[22]$latch~combout\ <= NOT \ALU_PC[22]$latch~combout\;
\ALT_INV_ALU_PC[21]$latch~combout\ <= NOT \ALU_PC[21]$latch~combout\;
\ALT_INV_ALU_PC[20]$latch~combout\ <= NOT \ALU_PC[20]$latch~combout\;
\ALT_INV_ALU_PC[19]$latch~combout\ <= NOT \ALU_PC[19]$latch~combout\;
\ALT_INV_ALU_PC[18]$latch~combout\ <= NOT \ALU_PC[18]$latch~combout\;
\ALT_INV_ALU_PC[17]$latch~combout\ <= NOT \ALU_PC[17]$latch~combout\;
\ALT_INV_ALU_PC[16]$latch~combout\ <= NOT \ALU_PC[16]$latch~combout\;
\ALT_INV_ALU_PC[15]$latch~combout\ <= NOT \ALU_PC[15]$latch~combout\;
\ALT_INV_ALU_PC[14]$latch~combout\ <= NOT \ALU_PC[14]$latch~combout\;
\ALT_INV_ALU_PC[13]$latch~combout\ <= NOT \ALU_PC[13]$latch~combout\;
\ALT_INV_ALU_PC[12]$latch~combout\ <= NOT \ALU_PC[12]$latch~combout\;
\ALT_INV_ALU_PC[11]$latch~combout\ <= NOT \ALU_PC[11]$latch~combout\;
\ALT_INV_ALU_PC[10]$latch~combout\ <= NOT \ALU_PC[10]$latch~combout\;
\ALT_INV_ALU_PC[9]$latch~combout\ <= NOT \ALU_PC[9]$latch~combout\;
\ALT_INV_ALU_PC[8]$latch~combout\ <= NOT \ALU_PC[8]$latch~combout\;
\ALT_INV_ALU_PC[7]$latch~combout\ <= NOT \ALU_PC[7]$latch~combout\;
\ALT_INV_ALU_PC[6]$latch~combout\ <= NOT \ALU_PC[6]$latch~combout\;
\ALT_INV_ALU_PC[5]$latch~combout\ <= NOT \ALU_PC[5]$latch~combout\;
\ALT_INV_ALU_PC[4]$latch~combout\ <= NOT \ALU_PC[4]$latch~combout\;
\ALT_INV_ALU_PC[3]$latch~combout\ <= NOT \ALU_PC[3]$latch~combout\;
\ALT_INV_ALU_PC[2]$latch~combout\ <= NOT \ALU_PC[2]$latch~combout\;
\ALT_INV_ALU_PC[1]$latch~combout\ <= NOT \ALU_PC[1]$latch~combout\;
\ALT_INV_ALU_PC[0]$latch~combout\ <= NOT \ALU_PC[0]$latch~combout\;
\ALT_INV_ALU_Registers[31]$latch~combout\ <= NOT \ALU_Registers[31]$latch~combout\;
\ALT_INV_ALU_Registers[30]$latch~combout\ <= NOT \ALU_Registers[30]$latch~combout\;
\ALT_INV_ALU_Registers[29]$latch~combout\ <= NOT \ALU_Registers[29]$latch~combout\;
\ALT_INV_ALU_Registers[28]$latch~combout\ <= NOT \ALU_Registers[28]$latch~combout\;
\ALT_INV_ALU_Registers[27]$latch~combout\ <= NOT \ALU_Registers[27]$latch~combout\;
\ALT_INV_ALU_Registers[26]$latch~combout\ <= NOT \ALU_Registers[26]$latch~combout\;
\ALT_INV_ALU_Registers[25]$latch~combout\ <= NOT \ALU_Registers[25]$latch~combout\;
\ALT_INV_ALU_Registers[24]$latch~combout\ <= NOT \ALU_Registers[24]$latch~combout\;
\ALT_INV_ALU_Registers[23]$latch~combout\ <= NOT \ALU_Registers[23]$latch~combout\;
\ALT_INV_ALU_Registers[22]$latch~combout\ <= NOT \ALU_Registers[22]$latch~combout\;
\ALT_INV_ALU_Registers[21]$latch~combout\ <= NOT \ALU_Registers[21]$latch~combout\;
\ALT_INV_ALU_Registers[20]$latch~combout\ <= NOT \ALU_Registers[20]$latch~combout\;
\ALT_INV_ALU_Registers[19]$latch~combout\ <= NOT \ALU_Registers[19]$latch~combout\;
\ALT_INV_ALU_Registers[18]$latch~combout\ <= NOT \ALU_Registers[18]$latch~combout\;
\ALT_INV_ALU_Registers[17]$latch~combout\ <= NOT \ALU_Registers[17]$latch~combout\;
\ALT_INV_ALU_Registers[16]$latch~combout\ <= NOT \ALU_Registers[16]$latch~combout\;
\ALT_INV_ALU_Registers[15]$latch~combout\ <= NOT \ALU_Registers[15]$latch~combout\;
\ALT_INV_ALU_Registers[14]$latch~combout\ <= NOT \ALU_Registers[14]$latch~combout\;
\ALT_INV_ALU_Registers[13]$latch~combout\ <= NOT \ALU_Registers[13]$latch~combout\;
\ALT_INV_ALU_Registers[12]$latch~combout\ <= NOT \ALU_Registers[12]$latch~combout\;
\ALT_INV_ALU_Registers[11]$latch~combout\ <= NOT \ALU_Registers[11]$latch~combout\;
\ALT_INV_ALU_Registers[10]$latch~combout\ <= NOT \ALU_Registers[10]$latch~combout\;
\ALT_INV_ALU_Registers[9]$latch~combout\ <= NOT \ALU_Registers[9]$latch~combout\;
\ALT_INV_ALU_Registers[8]$latch~combout\ <= NOT \ALU_Registers[8]$latch~combout\;
\ALT_INV_ALU_Registers[7]$latch~combout\ <= NOT \ALU_Registers[7]$latch~combout\;
\ALT_INV_ALU_Registers[6]$latch~combout\ <= NOT \ALU_Registers[6]$latch~combout\;
\ALT_INV_ALU_Registers[5]$latch~combout\ <= NOT \ALU_Registers[5]$latch~combout\;
\ALT_INV_ALU_Registers[4]$latch~combout\ <= NOT \ALU_Registers[4]$latch~combout\;
\ALT_INV_ALU_Registers[3]$latch~combout\ <= NOT \ALU_Registers[3]$latch~combout\;
ALT_INV_InputORB(19) <= NOT InputORB(19);
ALT_INV_InputANDB(19) <= NOT InputANDB(19);
ALT_INV_InputXORB(19) <= NOT InputXORB(19);
ALT_INV_InputORB(18) <= NOT InputORB(18);
ALT_INV_InputANDB(18) <= NOT InputANDB(18);
ALT_INV_InputXORB(18) <= NOT InputXORB(18);
ALT_INV_InputORB(17) <= NOT InputORB(17);
ALT_INV_InputANDB(17) <= NOT InputANDB(17);
ALT_INV_InputXORB(17) <= NOT InputXORB(17);
ALT_INV_InputORB(16) <= NOT InputORB(16);
ALT_INV_InputANDB(16) <= NOT InputANDB(16);
ALT_INV_InputXORB(16) <= NOT InputXORB(16);
ALT_INV_InputORB(15) <= NOT InputORB(15);
ALT_INV_InputANDB(15) <= NOT InputANDB(15);
ALT_INV_InputXORB(15) <= NOT InputXORB(15);
ALT_INV_InputORB(14) <= NOT InputORB(14);
ALT_INV_InputANDB(14) <= NOT InputANDB(14);
ALT_INV_InputXORB(14) <= NOT InputXORB(14);
ALT_INV_InputORB(13) <= NOT InputORB(13);
ALT_INV_InputANDB(13) <= NOT InputANDB(13);
ALT_INV_InputXORB(13) <= NOT InputXORB(13);
ALT_INV_InputORB(12) <= NOT InputORB(12);
ALT_INV_InputANDB(12) <= NOT InputANDB(12);
ALT_INV_InputXORB(12) <= NOT InputXORB(12);
ALT_INV_InputORB(11) <= NOT InputORB(11);
ALT_INV_InputANDB(11) <= NOT InputANDB(11);
ALT_INV_InputXORB(11) <= NOT InputXORB(11);
ALT_INV_InputORB(10) <= NOT InputORB(10);
ALT_INV_InputANDB(10) <= NOT InputANDB(10);
ALT_INV_InputXORB(10) <= NOT InputXORB(10);
ALT_INV_InputORB(9) <= NOT InputORB(9);
ALT_INV_InputANDB(9) <= NOT InputANDB(9);
ALT_INV_InputXORB(9) <= NOT InputXORB(9);
ALT_INV_InputORB(8) <= NOT InputORB(8);
ALT_INV_InputANDB(8) <= NOT InputANDB(8);
ALT_INV_InputXORB(8) <= NOT InputXORB(8);
ALT_INV_InputORB(7) <= NOT InputORB(7);
ALT_INV_InputANDB(7) <= NOT InputANDB(7);
ALT_INV_InputXORB(7) <= NOT InputXORB(7);
ALT_INV_InputORB(6) <= NOT InputORB(6);
ALT_INV_InputANDB(6) <= NOT InputANDB(6);
ALT_INV_InputXORB(6) <= NOT InputXORB(6);
ALT_INV_InputORB(5) <= NOT InputORB(5);
ALT_INV_InputANDB(5) <= NOT InputANDB(5);
ALT_INV_InputXORB(5) <= NOT InputXORB(5);
ALT_INV_InputORB(4) <= NOT InputORB(4);
ALT_INV_InputANDB(4) <= NOT InputANDB(4);
ALT_INV_InputXORB(4) <= NOT InputXORB(4);
ALT_INV_InputORB(3) <= NOT InputORB(3);
ALT_INV_InputANDB(3) <= NOT InputANDB(3);
ALT_INV_InputXORB(3) <= NOT InputXORB(3);
ALT_INV_InputORB(2) <= NOT InputORB(2);
ALT_INV_InputANDB(2) <= NOT InputANDB(2);
ALT_INV_InputXORB(2) <= NOT InputXORB(2);
ALT_INV_InputORB(1) <= NOT InputORB(1);
ALT_INV_InputANDB(1) <= NOT InputANDB(1);
ALT_INV_InputXORB(1) <= NOT InputXORB(1);
ALT_INV_InputORB(0) <= NOT InputORB(0);
ALT_INV_InputANDB(0) <= NOT InputANDB(0);
ALT_INV_InputXORB(0) <= NOT InputXORB(0);
ALT_INV_AdderInputA(31) <= NOT AdderInputA(31);
ALT_INV_AdderInputB(31) <= NOT AdderInputB(31);
ALT_INV_AdderInputA(30) <= NOT AdderInputA(30);
ALT_INV_AdderInputB(30) <= NOT AdderInputB(30);
ALT_INV_AdderInputA(29) <= NOT AdderInputA(29);
ALT_INV_AdderInputB(29) <= NOT AdderInputB(29);
ALT_INV_AdderInputA(28) <= NOT AdderInputA(28);
ALT_INV_AdderInputB(28) <= NOT AdderInputB(28);
ALT_INV_AdderInputA(27) <= NOT AdderInputA(27);
ALT_INV_AdderInputB(27) <= NOT AdderInputB(27);
ALT_INV_AdderInputA(26) <= NOT AdderInputA(26);
ALT_INV_AdderInputB(26) <= NOT AdderInputB(26);
ALT_INV_AdderInputA(25) <= NOT AdderInputA(25);
ALT_INV_AdderInputB(25) <= NOT AdderInputB(25);
ALT_INV_AdderInputA(24) <= NOT AdderInputA(24);
ALT_INV_AdderInputB(24) <= NOT AdderInputB(24);
ALT_INV_AdderInputA(23) <= NOT AdderInputA(23);
ALT_INV_AdderInputB(23) <= NOT AdderInputB(23);
ALT_INV_AdderInputA(22) <= NOT AdderInputA(22);
ALT_INV_AdderInputB(22) <= NOT AdderInputB(22);
ALT_INV_AdderInputA(21) <= NOT AdderInputA(21);
ALT_INV_AdderInputB(21) <= NOT AdderInputB(21);
ALT_INV_AdderInputA(20) <= NOT AdderInputA(20);
ALT_INV_AdderInputB(20) <= NOT AdderInputB(20);
ALT_INV_AdderInputA(19) <= NOT AdderInputA(19);
ALT_INV_AdderInputB(19) <= NOT AdderInputB(19);
ALT_INV_AdderInputA(18) <= NOT AdderInputA(18);
ALT_INV_AdderInputB(18) <= NOT AdderInputB(18);
ALT_INV_AdderInputA(17) <= NOT AdderInputA(17);
ALT_INV_AdderInputB(17) <= NOT AdderInputB(17);
ALT_INV_AdderInputA(16) <= NOT AdderInputA(16);
ALT_INV_AdderInputB(16) <= NOT AdderInputB(16);
ALT_INV_AdderInputA(15) <= NOT AdderInputA(15);
ALT_INV_AdderInputB(15) <= NOT AdderInputB(15);
ALT_INV_AdderInputA(14) <= NOT AdderInputA(14);
ALT_INV_AdderInputB(14) <= NOT AdderInputB(14);
ALT_INV_AdderInputA(13) <= NOT AdderInputA(13);
ALT_INV_AdderInputB(13) <= NOT AdderInputB(13);
ALT_INV_AdderInputA(12) <= NOT AdderInputA(12);
ALT_INV_AdderInputB(12) <= NOT AdderInputB(12);
ALT_INV_AdderInputA(11) <= NOT AdderInputA(11);
ALT_INV_AdderInputB(11) <= NOT AdderInputB(11);
ALT_INV_AdderInputA(10) <= NOT AdderInputA(10);
ALT_INV_AdderInputB(10) <= NOT AdderInputB(10);
ALT_INV_AdderInputA(9) <= NOT AdderInputA(9);
ALT_INV_AdderInputB(9) <= NOT AdderInputB(9);
ALT_INV_AdderInputA(8) <= NOT AdderInputA(8);
ALT_INV_AdderInputB(8) <= NOT AdderInputB(8);
ALT_INV_AdderInputA(7) <= NOT AdderInputA(7);
ALT_INV_AdderInputB(7) <= NOT AdderInputB(7);
ALT_INV_AdderInputA(6) <= NOT AdderInputA(6);
ALT_INV_AdderInputB(6) <= NOT AdderInputB(6);
ALT_INV_AdderInputA(5) <= NOT AdderInputA(5);
ALT_INV_AdderInputB(5) <= NOT AdderInputB(5);
ALT_INV_AdderInputA(4) <= NOT AdderInputA(4);
ALT_INV_AdderInputB(4) <= NOT AdderInputB(4);
ALT_INV_AdderInputA(3) <= NOT AdderInputA(3);
ALT_INV_AdderInputB(3) <= NOT AdderInputB(3);
ALT_INV_AdderInputA(2) <= NOT AdderInputA(2);
ALT_INV_AdderInputB(2) <= NOT AdderInputB(2);
ALT_INV_AdderInputA(1) <= NOT AdderInputA(1);
ALT_INV_AdderInputB(1) <= NOT AdderInputB(1);
ALT_INV_AdderInputB(0) <= NOT AdderInputB(0);
\ALT_INV_Registers_ALU[37]~input_o\ <= NOT \Registers_ALU[37]~input_o\;
\ALT_INV_Registers_ALU[5]~input_o\ <= NOT \Registers_ALU[5]~input_o\;
\ALT_INV_Registers_ALU[36]~input_o\ <= NOT \Registers_ALU[36]~input_o\;
\ALT_INV_Registers_ALU[4]~input_o\ <= NOT \Registers_ALU[4]~input_o\;
\ALT_INV_Registers_ALU[3]~input_o\ <= NOT \Registers_ALU[3]~input_o\;
\ALT_INV_Registers_ALU[35]~input_o\ <= NOT \Registers_ALU[35]~input_o\;
\ALT_INV_Registers_ALU[2]~input_o\ <= NOT \Registers_ALU[2]~input_o\;
\ALT_INV_Registers_ALU[34]~input_o\ <= NOT \Registers_ALU[34]~input_o\;
\ALT_INV_Registers_ALU[1]~input_o\ <= NOT \Registers_ALU[1]~input_o\;
\ALT_INV_Registers_ALU[33]~input_o\ <= NOT \Registers_ALU[33]~input_o\;
\ALT_INV_Registers_ALU[32]~input_o\ <= NOT \Registers_ALU[32]~input_o\;
\ALT_INV_Registers_ALU[0]~input_o\ <= NOT \Registers_ALU[0]~input_o\;
\ALT_INV_Control_ALU[22]~input_o\ <= NOT \Control_ALU[22]~input_o\;
\ALT_INV_Control_ALU[8]~input_o\ <= NOT \Control_ALU[8]~input_o\;
\ALT_INV_Control_ALU[14]~input_o\ <= NOT \Control_ALU[14]~input_o\;
\ALT_INV_IR_ALU[29]~input_o\ <= NOT \IR_ALU[29]~input_o\;
\ALT_INV_IR_ALU[28]~input_o\ <= NOT \IR_ALU[28]~input_o\;
\ALT_INV_IR_ALU[27]~input_o\ <= NOT \IR_ALU[27]~input_o\;
\ALT_INV_IR_ALU[26]~input_o\ <= NOT \IR_ALU[26]~input_o\;
\ALT_INV_IR_ALU[25]~input_o\ <= NOT \IR_ALU[25]~input_o\;
\ALT_INV_IR_ALU[5]~input_o\ <= NOT \IR_ALU[5]~input_o\;
\ALT_INV_IR_ALU[4]~input_o\ <= NOT \IR_ALU[4]~input_o\;
\ALT_INV_IR_ALU[3]~input_o\ <= NOT \IR_ALU[3]~input_o\;
\ALT_INV_IR_ALU[2]~input_o\ <= NOT \IR_ALU[2]~input_o\;
\ALT_INV_IR_ALU[1]~input_o\ <= NOT \IR_ALU[1]~input_o\;
\ALT_INV_IR_ALU[0]~input_o\ <= NOT \IR_ALU[0]~input_o\;
ALT_INV_LSRDataIn(31) <= NOT LSRDataIn(31);
ALT_INV_LSRDataIn(30) <= NOT LSRDataIn(30);
ALT_INV_LSRDataIn(29) <= NOT LSRDataIn(29);
ALT_INV_LSRDataIn(28) <= NOT LSRDataIn(28);
ALT_INV_LSRDataIn(27) <= NOT LSRDataIn(27);
ALT_INV_LSRDataIn(26) <= NOT LSRDataIn(26);
ALT_INV_LSRDataIn(25) <= NOT LSRDataIn(25);
ALT_INV_LSRDataIn(24) <= NOT LSRDataIn(24);
ALT_INV_LSRDataIn(23) <= NOT LSRDataIn(23);
ALT_INV_LSRDataIn(22) <= NOT LSRDataIn(22);
ALT_INV_LSRDataIn(21) <= NOT LSRDataIn(21);
ALT_INV_LSRDataIn(20) <= NOT LSRDataIn(20);
ALT_INV_LSRDataIn(19) <= NOT LSRDataIn(19);
ALT_INV_LSRDataIn(18) <= NOT LSRDataIn(18);
ALT_INV_LSRDataIn(17) <= NOT LSRDataIn(17);
ALT_INV_LSRDataIn(16) <= NOT LSRDataIn(16);
ALT_INV_LSRDataIn(15) <= NOT LSRDataIn(15);
ALT_INV_LSRDataIn(14) <= NOT LSRDataIn(14);
ALT_INV_LSRDataIn(13) <= NOT LSRDataIn(13);
ALT_INV_LSRDataIn(12) <= NOT LSRDataIn(12);
ALT_INV_LSRDataIn(11) <= NOT LSRDataIn(11);
ALT_INV_LSRDataIn(10) <= NOT LSRDataIn(10);
ALT_INV_LSRDataIn(9) <= NOT LSRDataIn(9);
ALT_INV_LSRDataIn(8) <= NOT LSRDataIn(8);
ALT_INV_LSRDataIn(7) <= NOT LSRDataIn(7);
ALT_INV_LSRDataIn(6) <= NOT LSRDataIn(6);
ALT_INV_LSRDataIn(5) <= NOT LSRDataIn(5);
ALT_INV_LSRDataIn(4) <= NOT LSRDataIn(4);
ALT_INV_LSRDataIn(3) <= NOT LSRDataIn(3);
ALT_INV_LSRDataIn(2) <= NOT LSRDataIn(2);
ALT_INV_LSRDataIn(1) <= NOT LSRDataIn(1);
ALT_INV_LSRDataIn(0) <= NOT LSRDataIn(0);
ALT_INV_InputORB(31) <= NOT InputORB(31);
ALT_INV_InputANDB(31) <= NOT InputANDB(31);
ALT_INV_InputXORB(31) <= NOT InputXORB(31);
ALT_INV_InputORB(30) <= NOT InputORB(30);
ALT_INV_InputANDB(30) <= NOT InputANDB(30);
ALT_INV_InputXORB(30) <= NOT InputXORB(30);
ALT_INV_InputORB(29) <= NOT InputORB(29);
ALT_INV_InputANDB(29) <= NOT InputANDB(29);
ALT_INV_InputXORB(29) <= NOT InputXORB(29);
ALT_INV_InputORB(28) <= NOT InputORB(28);
ALT_INV_InputANDB(28) <= NOT InputANDB(28);
ALT_INV_InputXORB(28) <= NOT InputXORB(28);
ALT_INV_InputORB(27) <= NOT InputORB(27);
ALT_INV_InputANDB(27) <= NOT InputANDB(27);
ALT_INV_InputXORB(27) <= NOT InputXORB(27);
ALT_INV_InputORB(26) <= NOT InputORB(26);
ALT_INV_InputANDB(26) <= NOT InputANDB(26);
ALT_INV_InputXORB(26) <= NOT InputXORB(26);
ALT_INV_InputORB(25) <= NOT InputORB(25);
ALT_INV_InputANDB(25) <= NOT InputANDB(25);
ALT_INV_InputXORB(25) <= NOT InputXORB(25);
ALT_INV_InputORB(24) <= NOT InputORB(24);
ALT_INV_InputANDB(24) <= NOT InputANDB(24);
ALT_INV_InputXORB(24) <= NOT InputXORB(24);
ALT_INV_InputORB(23) <= NOT InputORB(23);
ALT_INV_InputANDB(23) <= NOT InputANDB(23);
ALT_INV_InputXORB(23) <= NOT InputXORB(23);
ALT_INV_InputORB(22) <= NOT InputORB(22);
ALT_INV_InputANDB(22) <= NOT InputANDB(22);
ALT_INV_InputXORB(22) <= NOT InputXORB(22);
ALT_INV_InputORB(21) <= NOT InputORB(21);
ALT_INV_InputANDB(21) <= NOT InputANDB(21);
ALT_INV_InputXORB(21) <= NOT InputXORB(21);
ALT_INV_InputORB(20) <= NOT InputORB(20);
ALT_INV_InputANDB(20) <= NOT InputANDB(20);
ALT_INV_InputXORB(20) <= NOT InputXORB(20);
\ALT_INV_PC_ALU[25]~input_o\ <= NOT \PC_ALU[25]~input_o\;
\ALT_INV_PC_ALU[24]~input_o\ <= NOT \PC_ALU[24]~input_o\;
\ALT_INV_PC_ALU[23]~input_o\ <= NOT \PC_ALU[23]~input_o\;
\ALT_INV_PC_ALU[22]~input_o\ <= NOT \PC_ALU[22]~input_o\;
\ALT_INV_PC_ALU[21]~input_o\ <= NOT \PC_ALU[21]~input_o\;
\ALT_INV_PC_ALU[20]~input_o\ <= NOT \PC_ALU[20]~input_o\;
\ALT_INV_PC_ALU[19]~input_o\ <= NOT \PC_ALU[19]~input_o\;
\ALT_INV_PC_ALU[18]~input_o\ <= NOT \PC_ALU[18]~input_o\;
\ALT_INV_PC_ALU[17]~input_o\ <= NOT \PC_ALU[17]~input_o\;
\ALT_INV_PC_ALU[16]~input_o\ <= NOT \PC_ALU[16]~input_o\;
\ALT_INV_PC_ALU[15]~input_o\ <= NOT \PC_ALU[15]~input_o\;
\ALT_INV_PC_ALU[14]~input_o\ <= NOT \PC_ALU[14]~input_o\;
\ALT_INV_PC_ALU[13]~input_o\ <= NOT \PC_ALU[13]~input_o\;
\ALT_INV_PC_ALU[12]~input_o\ <= NOT \PC_ALU[12]~input_o\;
\ALT_INV_PC_ALU[11]~input_o\ <= NOT \PC_ALU[11]~input_o\;
\ALT_INV_IR_ALU[24]~input_o\ <= NOT \IR_ALU[24]~input_o\;
\ALT_INV_PC_ALU[10]~input_o\ <= NOT \PC_ALU[10]~input_o\;
\ALT_INV_PC_ALU[9]~input_o\ <= NOT \PC_ALU[9]~input_o\;
\ALT_INV_IR_ALU[23]~input_o\ <= NOT \IR_ALU[23]~input_o\;
\ALT_INV_PC_ALU[8]~input_o\ <= NOT \PC_ALU[8]~input_o\;
\ALT_INV_IR_ALU[22]~input_o\ <= NOT \IR_ALU[22]~input_o\;
\ALT_INV_PC_ALU[7]~input_o\ <= NOT \PC_ALU[7]~input_o\;
\ALT_INV_IR_ALU[12]~input_o\ <= NOT \IR_ALU[12]~input_o\;
\ALT_INV_IR_ALU[21]~input_o\ <= NOT \IR_ALU[21]~input_o\;
\ALT_INV_PC_ALU[6]~input_o\ <= NOT \PC_ALU[6]~input_o\;
\ALT_INV_IR_ALU[11]~input_o\ <= NOT \IR_ALU[11]~input_o\;
\ALT_INV_IR_ALU[20]~input_o\ <= NOT \IR_ALU[20]~input_o\;
\ALT_INV_PC_ALU[5]~input_o\ <= NOT \PC_ALU[5]~input_o\;
\ALT_INV_IR_ALU[10]~input_o\ <= NOT \IR_ALU[10]~input_o\;
\ALT_INV_IR_ALU[19]~input_o\ <= NOT \IR_ALU[19]~input_o\;
\ALT_INV_PC_ALU[4]~input_o\ <= NOT \PC_ALU[4]~input_o\;
\ALT_INV_IR_ALU[9]~input_o\ <= NOT \IR_ALU[9]~input_o\;
\ALT_INV_IR_ALU[18]~input_o\ <= NOT \IR_ALU[18]~input_o\;
\ALT_INV_PC_ALU[3]~input_o\ <= NOT \PC_ALU[3]~input_o\;
\ALT_INV_IR_ALU[17]~input_o\ <= NOT \IR_ALU[17]~input_o\;
\ALT_INV_IR_ALU[8]~input_o\ <= NOT \IR_ALU[8]~input_o\;
\ALT_INV_PC_ALU[2]~input_o\ <= NOT \PC_ALU[2]~input_o\;
\ALT_INV_IR_ALU[16]~input_o\ <= NOT \IR_ALU[16]~input_o\;
\ALT_INV_IR_ALU[7]~input_o\ <= NOT \IR_ALU[7]~input_o\;
\ALT_INV_PC_ALU[1]~input_o\ <= NOT \PC_ALU[1]~input_o\;
\ALT_INV_IR_ALU[15]~input_o\ <= NOT \IR_ALU[15]~input_o\;
\ALT_INV_IR_ALU[6]~input_o\ <= NOT \IR_ALU[6]~input_o\;
\ALT_INV_IR_ALU[14]~input_o\ <= NOT \IR_ALU[14]~input_o\;
\ALT_INV_IR_ALU[13]~input_o\ <= NOT \IR_ALU[13]~input_o\;
\ALT_INV_Control_ALU[4]~input_o\ <= NOT \Control_ALU[4]~input_o\;
\ALT_INV_Control_ALU[2]~input_o\ <= NOT \Control_ALU[2]~input_o\;
\ALT_INV_Control_ALU[9]~input_o\ <= NOT \Control_ALU[9]~input_o\;
\ALT_INV_Control_ALU[0]~input_o\ <= NOT \Control_ALU[0]~input_o\;
\ALT_INV_PC_ALU[0]~input_o\ <= NOT \PC_ALU[0]~input_o\;
\ALT_INV_Control_ALU[11]~input_o\ <= NOT \Control_ALU[11]~input_o\;
\ALT_INV_Control_ALU[21]~input_o\ <= NOT \Control_ALU[21]~input_o\;
\ALT_INV_Control_ALU[35]~input_o\ <= NOT \Control_ALU[35]~input_o\;
\ALT_INV_Control_ALU[34]~input_o\ <= NOT \Control_ALU[34]~input_o\;
\ALT_INV_Control_ALU[6]~input_o\ <= NOT \Control_ALU[6]~input_o\;
\ALT_INV_Control_ALU[32]~input_o\ <= NOT \Control_ALU[32]~input_o\;
\ALT_INV_Control_ALU[33]~input_o\ <= NOT \Control_ALU[33]~input_o\;
\ALT_INV_Control_ALU[12]~input_o\ <= NOT \Control_ALU[12]~input_o\;
\ALT_INV_Control_ALU[29]~input_o\ <= NOT \Control_ALU[29]~input_o\;
\ALT_INV_Control_ALU[27]~input_o\ <= NOT \Control_ALU[27]~input_o\;
\ALT_INV_Control_ALU[30]~input_o\ <= NOT \Control_ALU[30]~input_o\;
\ALT_INV_Control_ALU[28]~input_o\ <= NOT \Control_ALU[28]~input_o\;
\ALT_INV_Control_ALU[10]~input_o\ <= NOT \Control_ALU[10]~input_o\;
\ALT_INV_Control_ALU[7]~input_o\ <= NOT \Control_ALU[7]~input_o\;
\ALT_INV_Control_ALU[5]~input_o\ <= NOT \Control_ALU[5]~input_o\;
\ALT_INV_Control_ALU[13]~input_o\ <= NOT \Control_ALU[13]~input_o\;
\ALT_INV_Control_ALU[3]~input_o\ <= NOT \Control_ALU[3]~input_o\;
\ALT_INV_Control_ALU[1]~input_o\ <= NOT \Control_ALU[1]~input_o\;
\ALT_INV_Control_ALU[26]~input_o\ <= NOT \Control_ALU[26]~input_o\;
\ALT_INV_Control_ALU[17]~input_o\ <= NOT \Control_ALU[17]~input_o\;
\ALT_INV_Control_ALU[25]~input_o\ <= NOT \Control_ALU[25]~input_o\;
\ALT_INV_Control_ALU[16]~input_o\ <= NOT \Control_ALU[16]~input_o\;
\ALT_INV_Control_ALU[24]~input_o\ <= NOT \Control_ALU[24]~input_o\;
\ALT_INV_Control_ALU[15]~input_o\ <= NOT \Control_ALU[15]~input_o\;
\ALT_INV_Control_ALU[23]~input_o\ <= NOT \Control_ALU[23]~input_o\;
\ALT_INV_Control_ALU[31]~input_o\ <= NOT \Control_ALU[31]~input_o\;
\ALT_INV_Registers_ALU[31]~input_o\ <= NOT \Registers_ALU[31]~input_o\;
\ALT_INV_Registers_ALU[63]~input_o\ <= NOT \Registers_ALU[63]~input_o\;
\ALT_INV_Registers_ALU[62]~input_o\ <= NOT \Registers_ALU[62]~input_o\;
\ALT_INV_Registers_ALU[30]~input_o\ <= NOT \Registers_ALU[30]~input_o\;
\ALT_INV_Registers_ALU[61]~input_o\ <= NOT \Registers_ALU[61]~input_o\;
\ALT_INV_Registers_ALU[29]~input_o\ <= NOT \Registers_ALU[29]~input_o\;
\ALT_INV_Registers_ALU[60]~input_o\ <= NOT \Registers_ALU[60]~input_o\;
\ALT_INV_Registers_ALU[28]~input_o\ <= NOT \Registers_ALU[28]~input_o\;
\ALT_INV_Registers_ALU[59]~input_o\ <= NOT \Registers_ALU[59]~input_o\;
\ALT_INV_Registers_ALU[27]~input_o\ <= NOT \Registers_ALU[27]~input_o\;
\ALT_INV_Registers_ALU[58]~input_o\ <= NOT \Registers_ALU[58]~input_o\;
\ALT_INV_Registers_ALU[26]~input_o\ <= NOT \Registers_ALU[26]~input_o\;
\ALT_INV_Registers_ALU[57]~input_o\ <= NOT \Registers_ALU[57]~input_o\;
\ALT_INV_Registers_ALU[25]~input_o\ <= NOT \Registers_ALU[25]~input_o\;
\ALT_INV_Registers_ALU[56]~input_o\ <= NOT \Registers_ALU[56]~input_o\;
\ALT_INV_Registers_ALU[24]~input_o\ <= NOT \Registers_ALU[24]~input_o\;
\ALT_INV_Registers_ALU[23]~input_o\ <= NOT \Registers_ALU[23]~input_o\;
\ALT_INV_Registers_ALU[54]~input_o\ <= NOT \Registers_ALU[54]~input_o\;
\ALT_INV_Registers_ALU[55]~input_o\ <= NOT \Registers_ALU[55]~input_o\;
\ALT_INV_Registers_ALU[22]~input_o\ <= NOT \Registers_ALU[22]~input_o\;
\ALT_INV_Registers_ALU[21]~input_o\ <= NOT \Registers_ALU[21]~input_o\;
\ALT_INV_Registers_ALU[53]~input_o\ <= NOT \Registers_ALU[53]~input_o\;
\ALT_INV_Registers_ALU[20]~input_o\ <= NOT \Registers_ALU[20]~input_o\;
\ALT_INV_Registers_ALU[52]~input_o\ <= NOT \Registers_ALU[52]~input_o\;
\ALT_INV_Registers_ALU[19]~input_o\ <= NOT \Registers_ALU[19]~input_o\;
\ALT_INV_Registers_ALU[51]~input_o\ <= NOT \Registers_ALU[51]~input_o\;
\ALT_INV_Registers_ALU[50]~input_o\ <= NOT \Registers_ALU[50]~input_o\;
\ALT_INV_Registers_ALU[18]~input_o\ <= NOT \Registers_ALU[18]~input_o\;
\ALT_INV_Registers_ALU[49]~input_o\ <= NOT \Registers_ALU[49]~input_o\;
\ALT_INV_Registers_ALU[17]~input_o\ <= NOT \Registers_ALU[17]~input_o\;
\ALT_INV_Registers_ALU[48]~input_o\ <= NOT \Registers_ALU[48]~input_o\;
\ALT_INV_Registers_ALU[16]~input_o\ <= NOT \Registers_ALU[16]~input_o\;
\ALT_INV_Registers_ALU[15]~input_o\ <= NOT \Registers_ALU[15]~input_o\;
\ALT_INV_Registers_ALU[46]~input_o\ <= NOT \Registers_ALU[46]~input_o\;
\ALT_INV_Registers_ALU[14]~input_o\ <= NOT \Registers_ALU[14]~input_o\;
\ALT_INV_Registers_ALU[47]~input_o\ <= NOT \Registers_ALU[47]~input_o\;
\ALT_INV_Registers_ALU[45]~input_o\ <= NOT \Registers_ALU[45]~input_o\;
\ALT_INV_Registers_ALU[13]~input_o\ <= NOT \Registers_ALU[13]~input_o\;
\ALT_INV_Registers_ALU[44]~input_o\ <= NOT \Registers_ALU[44]~input_o\;
\ALT_INV_Registers_ALU[12]~input_o\ <= NOT \Registers_ALU[12]~input_o\;
\ALT_INV_Registers_ALU[43]~input_o\ <= NOT \Registers_ALU[43]~input_o\;
\ALT_INV_Registers_ALU[11]~input_o\ <= NOT \Registers_ALU[11]~input_o\;
\ALT_INV_Registers_ALU[42]~input_o\ <= NOT \Registers_ALU[42]~input_o\;
\ALT_INV_Registers_ALU[10]~input_o\ <= NOT \Registers_ALU[10]~input_o\;
\ALT_INV_Registers_ALU[41]~input_o\ <= NOT \Registers_ALU[41]~input_o\;
\ALT_INV_Registers_ALU[9]~input_o\ <= NOT \Registers_ALU[9]~input_o\;
\ALT_INV_Registers_ALU[40]~input_o\ <= NOT \Registers_ALU[40]~input_o\;
\ALT_INV_Registers_ALU[8]~input_o\ <= NOT \Registers_ALU[8]~input_o\;
\ALT_INV_Registers_ALU[7]~input_o\ <= NOT \Registers_ALU[7]~input_o\;
\ALT_INV_Registers_ALU[38]~input_o\ <= NOT \Registers_ALU[38]~input_o\;
\ALT_INV_Registers_ALU[6]~input_o\ <= NOT \Registers_ALU[6]~input_o\;
\ALT_INV_Registers_ALU[39]~input_o\ <= NOT \Registers_ALU[39]~input_o\;
\ALT_INV_Control_ALU[19]~input_o\ <= NOT \Control_ALU[19]~input_o\;
\ALT_INV_Control_ALU[36]~input_o\ <= NOT \Control_ALU[36]~input_o\;
\ALT_INV_Control_ALU[18]~input_o\ <= NOT \Control_ALU[18]~input_o\;
\ALT_INV_Control_ALU[20]~input_o\ <= NOT \Control_ALU[20]~input_o\;
\ALT_INV_PC_ALU[31]~input_o\ <= NOT \PC_ALU[31]~input_o\;
\ALT_INV_PC_ALU[30]~input_o\ <= NOT \PC_ALU[30]~input_o\;
\ALT_INV_PC_ALU[29]~input_o\ <= NOT \PC_ALU[29]~input_o\;
\ALT_INV_PC_ALU[28]~input_o\ <= NOT \PC_ALU[28]~input_o\;
\ALT_INV_PC_ALU[27]~input_o\ <= NOT \PC_ALU[27]~input_o\;
\ALT_INV_PC_ALU[26]~input_o\ <= NOT \PC_ALU[26]~input_o\;
\LS|ALT_INV_D0~q\ <= NOT \LS|D0~q\;
\LSR|ALT_INV_D31~q\ <= NOT \LSR|D31~q\;
\Mul|Add32D|ALT_INV_Result\(31) <= NOT \Mul|Add32D|Result\(31);
\Mul|Add32D|ALT_INV_Result[31]~15_combout\ <= NOT \Mul|Add32D|Result[31]~15_combout\;
\Mul|Add32D|ALT_INV_Result[31]~14_combout\ <= NOT \Mul|Add32D|Result[31]~14_combout\;
\Mul|Add32D|ALT_INV_Result[31]~13_combout\ <= NOT \Mul|Add32D|Result[31]~13_combout\;
\Mul|Add32D|ALT_INV_Result[31]~12_combout\ <= NOT \Mul|Add32D|Result[31]~12_combout\;
\Mul|Add32D|ALT_INV_Result[31]~11_combout\ <= NOT \Mul|Add32D|Result[31]~11_combout\;
\Mul|Add32D|ALT_INV_Result[31]~10_combout\ <= NOT \Mul|Add32D|Result[31]~10_combout\;
\Mul|Add32D|ALT_INV_Result[31]~9_combout\ <= NOT \Mul|Add32D|Result[31]~9_combout\;
\Mul|Add32D|ALT_INV_Result[31]~8_combout\ <= NOT \Mul|Add32D|Result[31]~8_combout\;
\Mul|Add6|ALT_INV_Carry\(5) <= NOT \Mul|Add6|Carry\(5);
\Mul|Add32D|ALT_INV_Result[31]~7_combout\ <= NOT \Mul|Add32D|Result[31]~7_combout\;
\Mul|Add32D|ALT_INV_Result[31]~6_combout\ <= NOT \Mul|Add32D|Result[31]~6_combout\;
\Mul|Add32D|ALT_INV_Result[31]~5_combout\ <= NOT \Mul|Add32D|Result[31]~5_combout\;
\Mul|Add32D|ALT_INV_Result[31]~4_combout\ <= NOT \Mul|Add32D|Result[31]~4_combout\;
\Mul|FPP15|BPP1|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP15|BPP1|PartialProduct~0_combout\;
\Mul|FPP2|BPP27|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP2|BPP27|PartialProduct~0_combout\;
\Mul|FPP1|BPP29|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP1|BPP29|PartialProduct~0_combout\;
\Mul|Add32D|ALT_INV_Result[31]~3_combout\ <= NOT \Mul|Add32D|Result[31]~3_combout\;
\Mul|Add32D|ALT_INV_Result[31]~2_combout\ <= NOT \Mul|Add32D|Result[31]~2_combout\;
\Mul|Add32D|ALT_INV_Result[31]~1_combout\ <= NOT \Mul|Add32D|Result[31]~1_combout\;
\Mul|FPP12|BPP7|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP12|BPP7|PartialProduct~0_combout\;
\Mul|FPP6|BPP19|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP6|BPP19|PartialProduct~0_combout\;
\Mul|FPP4|BPP23|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP4|BPP23|PartialProduct~0_combout\;
\Mul|FPP3|BPP25|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP3|BPP25|PartialProduct~0_combout\;
\Mul|Add32D|ALT_INV_Result[31]~0_combout\ <= NOT \Mul|Add32D|Result[31]~0_combout\;
\Mul|FPP13|BPP5|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP13|BPP5|PartialProduct~0_combout\;
\Mul|FPP10|BPP11|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP10|BPP11|PartialProduct~0_combout\;
\Mul|FPP9|BPP13|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP9|BPP13|PartialProduct~0_combout\;
\Mul|FPP8|BPP15|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP8|BPP15|PartialProduct~0_combout\;
\Mul|FPP7|BPP17|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP7|BPP17|PartialProduct~0_combout\;
\Mul|FPP14|BPP3|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP14|BPP3|PartialProduct~0_combout\;
\Mul|Add22|ALT_INV_Carry\(21) <= NOT \Mul|Add22|Carry\(21);
\Mul|Add26A|ALT_INV_Carry\(25) <= NOT \Mul|Add26A|Carry\(25);
\Mul|Add26B|ALT_INV_Carry\(25) <= NOT \Mul|Add26B|Carry\(25);
\Mul|Add32A|ALT_INV_Carry\(31) <= NOT \Mul|Add32A|Carry\(31);
\Mul|Add30|ALT_INV_Carry\(28) <= NOT \Mul|Add30|Carry\(28);
\Mul|Add32D|ALT_INV_Result\(30) <= NOT \Mul|Add32D|Result\(30);
\Mul|Add32D|ALT_INV_Carry~5_combout\ <= NOT \Mul|Add32D|Carry~5_combout\;
\Mul|Add18C|ALT_INV_Result\(16) <= NOT \Mul|Add18C|Result\(16);
\Mul|Add10B|ALT_INV_Result\(8) <= NOT \Mul|Add10B|Result\(8);
\Mul|Add6|ALT_INV_Result\(4) <= NOT \Mul|Add6|Result\(4);
\Mul|FPP14|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP14|BPP2|PartialProduct~combout\;
\Mul|Add6|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add6|Carry~0_combout\;
\Mul|FPP13|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP13|BPP4|PartialProduct~combout\;
\Mul|FPP12|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP12|BPP6|PartialProduct~combout\;
\Mul|Add10A|ALT_INV_Carry\(8) <= NOT \Mul|Add10A|Carry\(8);
\Mul|Add10B|ALT_INV_Carry\(8) <= NOT \Mul|Add10B|Carry\(8);
\Mul|Add18B|ALT_INV_Result\(16) <= NOT \Mul|Add18B|Result\(16);
\Mul|Add14|ALT_INV_Result\(12) <= NOT \Mul|Add14|Result\(12);
\Mul|FPP11|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP11|BPP8|PartialProduct~combout\;
\Mul|FPP10|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP10|PartialProduct~combout\;
\Mul|Add14|ALT_INV_Carry\(12) <= NOT \Mul|Add14|Carry\(12);
\Mul|FPP9|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP12|PartialProduct~combout\;
\Mul|FPP8|BPP14|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP14|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(16) <= NOT \Mul|Add18A|Carry\(16);
\Mul|Add18B|ALT_INV_Carry\(16) <= NOT \Mul|Add18B|Carry\(16);
\Mul|Add18C|ALT_INV_Carry\(16) <= NOT \Mul|Add18C|Carry\(16);
\Mul|Add26B|ALT_INV_Result\(24) <= NOT \Mul|Add26B|Result\(24);
\Mul|Add22|ALT_INV_Result\(20) <= NOT \Mul|Add22|Result\(20);
\Mul|FPP7|BPP16|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP16|PartialProduct~combout\;
\Mul|FPP6|BPP18|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP18|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry~8_combout\ <= NOT \Mul|Add26A|Carry~8_combout\;
\Mul|FPP5|BPP20|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP20|PartialProduct~combout\;
\Mul|FPP4|BPP22|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP22|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(24) <= NOT \Mul|Add26A|Carry\(24);
\Mul|Add32B|ALT_INV_Result\(30) <= NOT \Mul|Add32B|Result\(30);
\Mul|Add30|ALT_INV_Result\(28) <= NOT \Mul|Add30|Result\(28);
\Mul|Add30|ALT_INV_Carry~12_combout\ <= NOT \Mul|Add30|Carry~12_combout\;
\Mul|FPP3|BPP24|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP24|PartialProduct~combout\;
\Mul|FPP2|BPP26|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP26|PartialProduct~combout\;
\Mul|FPP0|BPP30|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP30|PartialProduct~0_combout\;
\Mul|FPP1|BPP28|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP28|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry\(30) <= NOT \Mul|Add32B|Carry\(30);
\Mul|Add32C|ALT_INV_Carry\(30) <= NOT \Mul|Add32C|Carry\(30);
\Mul|Add32D|ALT_INV_Carry\(30) <= NOT \Mul|Add32D|Carry\(30);
\Mul|Add32D|ALT_INV_Result\(29) <= NOT \Mul|Add32D|Result\(29);
\Mul|Add18C|ALT_INV_Result\(15) <= NOT \Mul|Add18C|Result\(15);
\Mul|Add10B|ALT_INV_Result\(7) <= NOT \Mul|Add10B|Result\(7);
\Mul|Add6|ALT_INV_Result\(3) <= NOT \Mul|Add6|Result\(3);
\Mul|Add10A|ALT_INV_Result\(7) <= NOT \Mul|Add10A|Result\(7);
\Mul|FPP13|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP13|BPP3|PartialProduct~combout\;
\Mul|FPP12|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP12|BPP5|PartialProduct~combout\;
\Mul|Add10A|ALT_INV_Carry\(7) <= NOT \Mul|Add10A|Carry\(7);
\Mul|Add10B|ALT_INV_Carry\(7) <= NOT \Mul|Add10B|Carry\(7);
\Mul|Add18B|ALT_INV_Result\(15) <= NOT \Mul|Add18B|Result\(15);
\Mul|Add14|ALT_INV_Result\(11) <= NOT \Mul|Add14|Result\(11);
\Mul|FPP11|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP11|BPP7|PartialProduct~combout\;
\Mul|FPP10|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP9|PartialProduct~combout\;
\Mul|Add14|ALT_INV_Carry\(11) <= NOT \Mul|Add14|Carry\(11);
\Mul|Add18A|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add18A|Carry~2_combout\;
\Mul|FPP9|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP11|PartialProduct~combout\;
\Mul|FPP8|BPP13|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP13|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(15) <= NOT \Mul|Add18A|Carry\(15);
\Mul|Add32C|ALT_INV_Result\(29) <= NOT \Mul|Add32C|Result\(29);
\Mul|Add26B|ALT_INV_Result\(23) <= NOT \Mul|Add26B|Result\(23);
\Mul|Add22|ALT_INV_Result\(19) <= NOT \Mul|Add22|Result\(19);
\Mul|FPP7|BPP15|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP15|PartialProduct~combout\;
\Mul|FPP6|BPP17|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP17|PartialProduct~combout\;
\Mul|Add22|ALT_INV_Carry\(19) <= NOT \Mul|Add22|Carry\(19);
\Mul|Add26A|ALT_INV_Result\(23) <= NOT \Mul|Add26A|Result\(23);
\Mul|FPP5|BPP19|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP19|PartialProduct~combout\;
\Mul|FPP4|BPP21|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP21|PartialProduct~combout\;
\Mul|Add26B|ALT_INV_Carry\(23) <= NOT \Mul|Add26B|Carry\(23);
\Mul|Add32B|ALT_INV_Result\(29) <= NOT \Mul|Add32B|Result\(29);
\Mul|Add30|ALT_INV_Result\(27) <= NOT \Mul|Add30|Result\(27);
\Mul|FPP3|BPP23|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP23|PartialProduct~combout\;
\Mul|FPP2|BPP25|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP25|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(26) <= NOT \Mul|Add30|Carry\(26);
\Mul|Add32A|ALT_INV_Result\(29) <= NOT \Mul|Add32A|Result\(29);
\Mul|FPP0|BPP29|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP29|PartialProduct~0_combout\;
\Mul|FPP1|BPP27|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP27|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry\(29) <= NOT \Mul|Add32A|Carry\(29);
\Mul|Add32A|ALT_INV_Result\(28) <= NOT \Mul|Add32A|Result\(28);
\Mul|Add32B|ALT_INV_Carry\(28) <= NOT \Mul|Add32B|Carry\(28);
\Mul|Add32D|ALT_INV_Result\(28) <= NOT \Mul|Add32D|Result\(28);
\Mul|Add18C|ALT_INV_Result\(14) <= NOT \Mul|Add18C|Result\(14);
\Mul|Add10B|ALT_INV_Result\(6) <= NOT \Mul|Add10B|Result\(6);
\Mul|Add10A|ALT_INV_Result\(6) <= NOT \Mul|Add10A|Result\(6);
\Mul|FPP13|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP13|BPP2|PartialProduct~combout\;
\Mul|FPP12|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP12|BPP4|PartialProduct~combout\;
\Mul|Add10A|ALT_INV_Carry\(6) <= NOT \Mul|Add10A|Carry\(6);
\Mul|Add10B|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add10B|Carry~1_combout\;
\Mul|Add18B|ALT_INV_Result\(14) <= NOT \Mul|Add18B|Result\(14);
\Mul|Add14|ALT_INV_Result\(10) <= NOT \Mul|Add14|Result\(10);
\Mul|FPP11|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP11|BPP6|PartialProduct~combout\;
\Mul|FPP10|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP8|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Result\(14) <= NOT \Mul|Add18A|Result\(14);
\Mul|FPP9|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP10|PartialProduct~combout\;
\Mul|FPP8|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP12|PartialProduct~combout\;
\Mul|Add18B|ALT_INV_Carry\(14) <= NOT \Mul|Add18B|Carry\(14);
\Mul|Add18C|ALT_INV_Carry\(14) <= NOT \Mul|Add18C|Carry\(14);
\Mul|Add32C|ALT_INV_Result\(28) <= NOT \Mul|Add32C|Result\(28);
\Mul|Add26B|ALT_INV_Result\(22) <= NOT \Mul|Add26B|Result\(22);
\Mul|Add22|ALT_INV_Result\(18) <= NOT \Mul|Add22|Result\(18);
\Mul|FPP7|BPP14|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP14|PartialProduct~combout\;
\Mul|FPP6|BPP16|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP16|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Result\(22) <= NOT \Mul|Add26A|Result\(22);
\Mul|FPP5|BPP18|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP18|PartialProduct~combout\;
\Mul|FPP4|BPP20|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP20|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(22) <= NOT \Mul|Add26A|Carry\(22);
\Mul|Add26B|ALT_INV_Carry\(21) <= NOT \Mul|Add26B|Carry\(21);
\Mul|Add32B|ALT_INV_Result\(28) <= NOT \Mul|Add32B|Result\(28);
\Mul|Add32B|ALT_INV_Carry~15_combout\ <= NOT \Mul|Add32B|Carry~15_combout\;
\Mul|Add30|ALT_INV_Result\(26) <= NOT \Mul|Add30|Result\(26);
\Mul|Add30|ALT_INV_Carry~11_combout\ <= NOT \Mul|Add30|Carry~11_combout\;
\Mul|FPP3|BPP22|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP22|PartialProduct~combout\;
\Mul|FPP2|BPP24|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP24|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry~22_combout\ <= NOT \Mul|Add32A|Carry~22_combout\;
\Mul|FPP0|BPP28|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP28|PartialProduct~0_combout\;
\Mul|FPP1|BPP26|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP26|PartialProduct~combout\;
\Mul|Add32C|ALT_INV_Carry\(28) <= NOT \Mul|Add32C|Carry\(28);
\Mul|Add32B|ALT_INV_Result\(27) <= NOT \Mul|Add32B|Result\(27);
\Mul|Add32D|ALT_INV_Carry~4_combout\ <= NOT \Mul|Add32D|Carry~4_combout\;
\Mul|Add32D|ALT_INV_Carry~3_combout\ <= NOT \Mul|Add32D|Carry~3_combout\;
\Mul|Add32D|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add32D|Carry~2_combout\;
\Mul|Add18C|ALT_INV_Result\(13) <= NOT \Mul|Add18C|Result\(13);
\Mul|Add10B|ALT_INV_Result\(5) <= NOT \Mul|Add10B|Result\(5);
\Mul|Add10A|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add10A|Carry~1_combout\;
\Mul|FPP13|BPP1|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP13|BPP1|PartialProduct~combout\;
\Mul|FPP12|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP12|BPP3|PartialProduct~combout\;
\Mul|Add18B|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add18B|Carry~2_combout\;
\Mul|Add14|ALT_INV_Result\(9) <= NOT \Mul|Add14|Result\(9);
\Mul|FPP11|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP11|BPP5|PartialProduct~combout\;
\Mul|FPP10|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP7|PartialProduct~combout\;
\Mul|Add14|ALT_INV_Carry\(9) <= NOT \Mul|Add14|Carry\(9);
\Mul|Add18A|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add18A|Carry~1_combout\;
\Mul|FPP9|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP9|PartialProduct~combout\;
\Mul|FPP8|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP11|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(13) <= NOT \Mul|Add18A|Carry\(13);
\Mul|Add18B|ALT_INV_Carry\(13) <= NOT \Mul|Add18B|Carry\(13);
\Mul|Add32C|ALT_INV_Carry~11_combout\ <= NOT \Mul|Add32C|Carry~11_combout\;
\Mul|Add26B|ALT_INV_Result\(21) <= NOT \Mul|Add26B|Result\(21);
\Mul|Add22|ALT_INV_Result\(17) <= NOT \Mul|Add22|Result\(17);
\Mul|FPP7|BPP13|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP13|PartialProduct~combout\;
\Mul|FPP6|BPP15|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP15|PartialProduct~combout\;
\Mul|Add22|ALT_INV_Carry\(17) <= NOT \Mul|Add22|Carry\(17);
\Mul|Add26A|ALT_INV_Result\(21) <= NOT \Mul|Add26A|Result\(21);
\Mul|FPP5|BPP17|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP17|PartialProduct~combout\;
\Mul|FPP4|BPP19|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP19|PartialProduct~combout\;
\Mul|Add26B|ALT_INV_Carry\(20) <= NOT \Mul|Add26B|Carry\(20);
\Mul|Add30|ALT_INV_Result\(25) <= NOT \Mul|Add30|Result\(25);
\Mul|FPP3|BPP21|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP21|PartialProduct~combout\;
\Mul|FPP2|BPP23|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP23|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(27) <= NOT \Mul|Add32A|Result\(27);
\Mul|FPP0|BPP27|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP27|PartialProduct~0_combout\;
\Mul|FPP1|BPP25|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP25|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry~21_combout\ <= NOT \Mul|Add32A|Carry~21_combout\;
\Mul|Add32A|ALT_INV_Carry~20_combout\ <= NOT \Mul|Add32A|Carry~20_combout\;
\Mul|Add32D|ALT_INV_Carry\(27) <= NOT \Mul|Add32D|Carry\(27);
\Mul|Add32D|ALT_INV_Result\(26) <= NOT \Mul|Add32D|Result\(26);
\Mul|Add18C|ALT_INV_Result\(12) <= NOT \Mul|Add18C|Result\(12);
\Mul|Add10B|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add10B|Carry~0_combout\;
\Mul|FPP12|BPP2|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP12|BPP2|PartialProduct~0_combout\;
\Mul|Add10A|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add10A|Carry~0_combout\;
\Mul|FPP13|BPP0|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP13|BPP0|PartialProduct~0_combout\;
\Mul|Add18B|ALT_INV_Result\(12) <= NOT \Mul|Add18B|Result\(12);
\Mul|Add14|ALT_INV_Result\(8) <= NOT \Mul|Add14|Result\(8);
\Mul|FPP11|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP11|BPP4|PartialProduct~combout\;
\Mul|FPP10|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP6|PartialProduct~combout\;
\Mul|Add14|ALT_INV_Carry\(8) <= NOT \Mul|Add14|Carry\(8);
\Mul|Add18A|ALT_INV_Result\(12) <= NOT \Mul|Add18A|Result\(12);
\Mul|FPP9|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP8|PartialProduct~combout\;
\Mul|FPP8|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP10|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(12) <= NOT \Mul|Add18A|Carry\(12);
\Mul|Add18B|ALT_INV_Carry\(12) <= NOT \Mul|Add18B|Carry\(12);
\Mul|Add18C|ALT_INV_Carry\(12) <= NOT \Mul|Add18C|Carry\(12);
\Mul|Add32C|ALT_INV_Result\(26) <= NOT \Mul|Add32C|Result\(26);
\Mul|Add26B|ALT_INV_Result\(20) <= NOT \Mul|Add26B|Result\(20);
\Mul|Add22|ALT_INV_Result\(16) <= NOT \Mul|Add22|Result\(16);
\Mul|FPP7|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP12|PartialProduct~combout\;
\Mul|FPP6|BPP14|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP14|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry~7_combout\ <= NOT \Mul|Add26A|Carry~7_combout\;
\Mul|FPP5|BPP16|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP16|PartialProduct~combout\;
\Mul|FPP4|BPP18|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP18|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(20) <= NOT \Mul|Add26A|Carry\(20);
\Mul|Add26B|ALT_INV_Carry\(19) <= NOT \Mul|Add26B|Carry\(19);
\Mul|Add32B|ALT_INV_Result\(26) <= NOT \Mul|Add32B|Result\(26);
\Mul|Add30|ALT_INV_Result\(24) <= NOT \Mul|Add30|Result\(24);
\Mul|FPP3|BPP20|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP20|PartialProduct~combout\;
\Mul|FPP2|BPP22|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP22|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(24) <= NOT \Mul|Add30|Carry\(24);
\Mul|Add32A|ALT_INV_Result\(26) <= NOT \Mul|Add32A|Result\(26);
\Mul|Add32A|ALT_INV_Carry~19_combout\ <= NOT \Mul|Add32A|Carry~19_combout\;
\Mul|FPP0|BPP26|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP26|PartialProduct~0_combout\;
\Mul|FPP1|BPP24|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP24|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry\(26) <= NOT \Mul|Add32B|Carry\(26);
\Mul|Add32A|ALT_INV_Result\(25) <= NOT \Mul|Add32A|Result\(25);
\Mul|Add32C|ALT_INV_Carry~10_combout\ <= NOT \Mul|Add32C|Carry~10_combout\;
\Mul|Add32C|ALT_INV_Carry~9_combout\ <= NOT \Mul|Add32C|Carry~9_combout\;
\Mul|Add18C|ALT_INV_Result\(11) <= NOT \Mul|Add18C|Result\(11);
\Mul|Add10A|ALT_INV_Result\(3) <= NOT \Mul|Add10A|Result\(3);
\Mul|Add14|ALT_INV_Result\(7) <= NOT \Mul|Add14|Result\(7);
\Mul|FPP11|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP11|BPP3|PartialProduct~combout\;
\Mul|FPP10|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP5|PartialProduct~combout\;
\Mul|Add14|ALT_INV_Carry\(7) <= NOT \Mul|Add14|Carry\(7);
\Mul|Add18A|ALT_INV_Result\(11) <= NOT \Mul|Add18A|Result\(11);
\Mul|FPP9|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP7|PartialProduct~combout\;
\Mul|FPP8|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP9|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(11) <= NOT \Mul|Add18A|Carry\(11);
\Mul|Add18B|ALT_INV_Carry\(11) <= NOT \Mul|Add18B|Carry\(11);
\Mul|Add18C|ALT_INV_Carry\(11) <= NOT \Mul|Add18C|Carry\(11);
\Mul|Add32C|ALT_INV_Result\(25) <= NOT \Mul|Add32C|Result\(25);
\Mul|Add32C|ALT_INV_Carry~8_combout\ <= NOT \Mul|Add32C|Carry~8_combout\;
\Mul|Add26B|ALT_INV_Result\(19) <= NOT \Mul|Add26B|Result\(19);
\Mul|Add22|ALT_INV_Result\(15) <= NOT \Mul|Add22|Result\(15);
\Mul|FPP7|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP11|PartialProduct~combout\;
\Mul|FPP6|BPP13|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP13|PartialProduct~combout\;
\Mul|Add22|ALT_INV_Carry\(15) <= NOT \Mul|Add22|Carry\(15);
\Mul|Add26A|ALT_INV_Result\(19) <= NOT \Mul|Add26A|Result\(19);
\Mul|FPP5|BPP15|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP15|PartialProduct~combout\;
\Mul|FPP4|BPP17|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP17|PartialProduct~combout\;
\Mul|Add26B|ALT_INV_Carry\(18) <= NOT \Mul|Add26B|Carry\(18);
\Mul|Add26B|ALT_INV_Carry\(16) <= NOT \Mul|Add26B|Carry\(16);
\Mul|Add26B|ALT_INV_Carry\(14) <= NOT \Mul|Add26B|Carry\(14);
\Mul|Add26B|ALT_INV_Carry~3_combout\ <= NOT \Mul|Add26B|Carry~3_combout\;
\Mul|Add26B|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add26B|Carry~2_combout\;
\Mul|Add32B|ALT_INV_Carry~14_combout\ <= NOT \Mul|Add32B|Carry~14_combout\;
\Mul|Add30|ALT_INV_Result\(23) <= NOT \Mul|Add30|Result\(23);
\Mul|Add30|ALT_INV_Carry~10_combout\ <= NOT \Mul|Add30|Carry~10_combout\;
\Mul|FPP3|BPP19|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP19|PartialProduct~combout\;
\Mul|FPP2|BPP21|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP21|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(21) <= NOT \Mul|Add30|Carry\(21);
\Mul|Add30|ALT_INV_Carry~9_combout\ <= NOT \Mul|Add30|Carry~9_combout\;
\Mul|Add30|ALT_INV_Carry~8_combout\ <= NOT \Mul|Add30|Carry~8_combout\;
\Mul|FPP0|BPP25|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP25|PartialProduct~0_combout\;
\Mul|FPP1|BPP23|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP23|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Result\(24) <= NOT \Mul|Add32B|Result\(24);
\Mul|Add32D|ALT_INV_Carry\(25) <= NOT \Mul|Add32D|Carry\(25);
\Mul|Add32D|ALT_INV_Result\(24) <= NOT \Mul|Add32D|Result\(24);
\Mul|Add18C|ALT_INV_Result\(10) <= NOT \Mul|Add18C|Result\(10);
\Mul|Add18B|ALT_INV_Result\(10) <= NOT \Mul|Add18B|Result\(10);
\Mul|Add14|ALT_INV_Result\(6) <= NOT \Mul|Add14|Result\(6);
\Mul|FPP11|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP11|BPP2|PartialProduct~combout\;
\Mul|FPP10|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP4|PartialProduct~combout\;
\Mul|Add14|ALT_INV_Carry\(6) <= NOT \Mul|Add14|Carry\(6);
\Mul|Add18A|ALT_INV_Result\(10) <= NOT \Mul|Add18A|Result\(10);
\Mul|FPP9|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP6|PartialProduct~combout\;
\Mul|FPP8|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP8|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(10) <= NOT \Mul|Add18A|Carry\(10);
\Mul|Add18B|ALT_INV_Carry\(10) <= NOT \Mul|Add18B|Carry\(10);
\Mul|Add32C|ALT_INV_Carry~7_combout\ <= NOT \Mul|Add32C|Carry~7_combout\;
\Mul|Add26B|ALT_INV_Result\(18) <= NOT \Mul|Add26B|Result\(18);
\Mul|Add22|ALT_INV_Result\(14) <= NOT \Mul|Add22|Result\(14);
\Mul|FPP7|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP10|PartialProduct~combout\;
\Mul|FPP6|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP12|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry~6_combout\ <= NOT \Mul|Add26A|Carry~6_combout\;
\Mul|FPP5|BPP14|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP14|PartialProduct~combout\;
\Mul|FPP4|BPP16|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP16|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(18) <= NOT \Mul|Add26A|Carry\(18);
\Mul|Add30|ALT_INV_Result\(22) <= NOT \Mul|Add30|Result\(22);
\Mul|FPP3|BPP18|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP18|PartialProduct~combout\;
\Mul|FPP2|BPP20|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP20|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(22) <= NOT \Mul|Add30|Carry\(22);
\Mul|Add32A|ALT_INV_Result\(24) <= NOT \Mul|Add32A|Result\(24);
\Mul|FPP0|BPP24|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP24|PartialProduct~0_combout\;
\Mul|FPP1|BPP22|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP22|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry\(24) <= NOT \Mul|Add32A|Carry\(24);
\Mul|Add32B|ALT_INV_Carry~13_combout\ <= NOT \Mul|Add32B|Carry~13_combout\;
\Mul|Add32B|ALT_INV_Carry~12_combout\ <= NOT \Mul|Add32B|Carry~12_combout\;
\Mul|Add32C|ALT_INV_Carry\(24) <= NOT \Mul|Add32C|Carry\(24);
\Mul|Add32D|ALT_INV_Result\(23) <= NOT \Mul|Add32D|Result\(23);
\Mul|Add18C|ALT_INV_Result\(9) <= NOT \Mul|Add18C|Result\(9);
\Mul|Add18C|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add18C|Carry~1_combout\;
\Mul|Add18B|ALT_INV_Result\(9) <= NOT \Mul|Add18B|Result\(9);
\Mul|Add14|ALT_INV_Result\(5) <= NOT \Mul|Add14|Result\(5);
\Mul|FPP11|BPP1|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP11|BPP1|PartialProduct~combout\;
\Mul|FPP10|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP3|PartialProduct~combout\;
\Mul|Add14|ALT_INV_Carry\(5) <= NOT \Mul|Add14|Carry\(5);
\Mul|Add18A|ALT_INV_Result\(9) <= NOT \Mul|Add18A|Result\(9);
\Mul|FPP9|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP5|PartialProduct~combout\;
\Mul|FPP8|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP7|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(9) <= NOT \Mul|Add18A|Carry\(9);
\Mul|Add18B|ALT_INV_Carry\(9) <= NOT \Mul|Add18B|Carry\(9);
\Mul|Add32C|ALT_INV_Result\(23) <= NOT \Mul|Add32C|Result\(23);
\Mul|Add26B|ALT_INV_Result\(17) <= NOT \Mul|Add26B|Result\(17);
\Mul|Add22|ALT_INV_Result\(13) <= NOT \Mul|Add22|Result\(13);
\Mul|FPP7|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP9|PartialProduct~combout\;
\Mul|FPP6|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP11|PartialProduct~combout\;
\Mul|Add22|ALT_INV_Carry\(13) <= NOT \Mul|Add22|Carry\(13);
\Mul|Add26A|ALT_INV_Result\(17) <= NOT \Mul|Add26A|Result\(17);
\Mul|FPP5|BPP13|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP13|PartialProduct~combout\;
\Mul|FPP4|BPP15|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP15|PartialProduct~combout\;
\Mul|Add26B|ALT_INV_Carry\(17) <= NOT \Mul|Add26B|Carry\(17);
\Mul|Add32B|ALT_INV_Result\(23) <= NOT \Mul|Add32B|Result\(23);
\Mul|Add32B|ALT_INV_Carry~11_combout\ <= NOT \Mul|Add32B|Carry~11_combout\;
\Mul|Add30|ALT_INV_Result\(21) <= NOT \Mul|Add30|Result\(21);
\Mul|FPP3|BPP17|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP17|PartialProduct~combout\;
\Mul|FPP2|BPP19|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP19|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry~18_combout\ <= NOT \Mul|Add32A|Carry~18_combout\;
\Mul|FPP0|BPP23|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP23|PartialProduct~0_combout\;
\Mul|FPP1|BPP21|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP21|PartialProduct~combout\;
\Mul|Add32C|ALT_INV_Carry\(23) <= NOT \Mul|Add32C|Carry\(23);
\Mul|Add32B|ALT_INV_Result\(22) <= NOT \Mul|Add32B|Result\(22);
\Mul|Add32D|ALT_INV_Carry\(23) <= NOT \Mul|Add32D|Carry\(23);
\Mul|Add32D|ALT_INV_Result\(22) <= NOT \Mul|Add32D|Result\(22);
\Mul|Add18C|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add18C|Carry~0_combout\;
\Mul|Add18B|ALT_INV_Result\(8) <= NOT \Mul|Add18B|Result\(8);
\Mul|Add14|ALT_INV_Result\(4) <= NOT \Mul|Add14|Result\(4);
\Mul|Add14|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add14|Carry~0_combout\;
\Mul|BD11|ALT_INV_Select_M~combout\ <= NOT \Mul|BD11|Select_M~combout\;
\Mul|FPP10|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP10|BPP2|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Result\(8) <= NOT \Mul|Add18A|Result\(8);
\Mul|FPP9|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP4|PartialProduct~combout\;
\Mul|FPP8|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP6|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(8) <= NOT \Mul|Add18A|Carry\(8);
\Mul|Add32C|ALT_INV_Carry~6_combout\ <= NOT \Mul|Add32C|Carry~6_combout\;
\Mul|Add26B|ALT_INV_Result\(16) <= NOT \Mul|Add26B|Result\(16);
\Mul|Add22|ALT_INV_Result\(12) <= NOT \Mul|Add22|Result\(12);
\Mul|FPP7|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP8|PartialProduct~combout\;
\Mul|FPP6|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP10|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry~5_combout\ <= NOT \Mul|Add26A|Carry~5_combout\;
\Mul|FPP5|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP12|PartialProduct~combout\;
\Mul|FPP4|BPP14|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP14|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(16) <= NOT \Mul|Add26A|Carry\(16);
\Mul|Add30|ALT_INV_Result\(20) <= NOT \Mul|Add30|Result\(20);
\Mul|FPP3|BPP16|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP16|PartialProduct~combout\;
\Mul|FPP2|BPP18|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP18|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(20) <= NOT \Mul|Add30|Carry\(20);
\Mul|Add32A|ALT_INV_Result\(22) <= NOT \Mul|Add32A|Result\(22);
\Mul|FPP0|BPP22|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP22|PartialProduct~0_combout\;
\Mul|FPP1|BPP20|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP20|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry~17_combout\ <= NOT \Mul|Add32A|Carry~17_combout\;
\Mul|Add32A|ALT_INV_Carry~16_combout\ <= NOT \Mul|Add32A|Carry~16_combout\;
\Mul|Add32C|ALT_INV_Carry\(22) <= NOT \Mul|Add32C|Carry\(22);
\Mul|Add32D|ALT_INV_Result\(21) <= NOT \Mul|Add32D|Result\(21);
\Mul|Add32C|ALT_INV_Result\(21) <= NOT \Mul|Add32C|Result\(21);
\Mul|Add26B|ALT_INV_Result\(15) <= NOT \Mul|Add26B|Result\(15);
\Mul|Add22|ALT_INV_Result\(11) <= NOT \Mul|Add22|Result\(11);
\Mul|FPP7|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP7|PartialProduct~combout\;
\Mul|FPP6|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP9|PartialProduct~combout\;
\Mul|Add22|ALT_INV_Carry\(11) <= NOT \Mul|Add22|Carry\(11);
\Mul|Add26A|ALT_INV_Result\(15) <= NOT \Mul|Add26A|Result\(15);
\Mul|FPP5|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP11|PartialProduct~combout\;
\Mul|FPP4|BPP13|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP13|PartialProduct~combout\;
\Mul|Add26B|ALT_INV_Carry\(15) <= NOT \Mul|Add26B|Carry\(15);
\Mul|Add32B|ALT_INV_Result\(21) <= NOT \Mul|Add32B|Result\(21);
\Mul|Add30|ALT_INV_Result\(19) <= NOT \Mul|Add30|Result\(19);
\Mul|FPP3|BPP15|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP15|PartialProduct~combout\;
\Mul|FPP2|BPP17|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP17|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(18) <= NOT \Mul|Add30|Carry\(18);
\Mul|Add32A|ALT_INV_Result\(21) <= NOT \Mul|Add32A|Result\(21);
\Mul|Add32A|ALT_INV_Carry~15_combout\ <= NOT \Mul|Add32A|Carry~15_combout\;
\Mul|FPP1|BPP19|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP19|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry\(21) <= NOT \Mul|Add32B|Carry\(21);
\Mul|Add32A|ALT_INV_Result\(20) <= NOT \Mul|Add32A|Result\(20);
\Mul|Add32C|ALT_INV_Carry~5_combout\ <= NOT \Mul|Add32C|Carry~5_combout\;
\Mul|Add32C|ALT_INV_Carry~4_combout\ <= NOT \Mul|Add32C|Carry~4_combout\;
\Mul|Add18B|ALT_INV_Result\(7) <= NOT \Mul|Add18B|Result\(7);
\Mul|Add14|ALT_INV_Result\(3) <= NOT \Mul|Add14|Result\(3);
\Mul|Add18A|ALT_INV_Result\(7) <= NOT \Mul|Add18A|Result\(7);
\Mul|FPP9|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP3|PartialProduct~combout\;
\Mul|FPP8|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP5|PartialProduct~combout\;
\Mul|Add18B|ALT_INV_Carry\(7) <= NOT \Mul|Add18B|Carry\(7);
\Mul|Add32D|ALT_INV_Carry\(21) <= NOT \Mul|Add32D|Carry\(21);
\Mul|Add32D|ALT_INV_Result\(20) <= NOT \Mul|Add32D|Result\(20);
\Mul|Add32C|ALT_INV_Carry~3_combout\ <= NOT \Mul|Add32C|Carry~3_combout\;
\Mul|Add26B|ALT_INV_Result\(14) <= NOT \Mul|Add26B|Result\(14);
\Mul|Add22|ALT_INV_Result\(10) <= NOT \Mul|Add22|Result\(10);
\Mul|FPP7|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP6|PartialProduct~combout\;
\Mul|FPP6|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP8|PartialProduct~combout\;
\Mul|Add22|ALT_INV_Carry\(10) <= NOT \Mul|Add22|Carry\(10);
\Mul|Add26A|ALT_INV_Result\(14) <= NOT \Mul|Add26A|Result\(14);
\Mul|FPP5|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP10|PartialProduct~combout\;
\Mul|FPP4|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP12|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(14) <= NOT \Mul|Add26A|Carry\(14);
\Mul|Add32B|ALT_INV_Carry~10_combout\ <= NOT \Mul|Add32B|Carry~10_combout\;
\Mul|Add30|ALT_INV_Result\(18) <= NOT \Mul|Add30|Result\(18);
\Mul|Add30|ALT_INV_Carry~7_combout\ <= NOT \Mul|Add30|Carry~7_combout\;
\Mul|FPP3|BPP14|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP14|PartialProduct~combout\;
\Mul|FPP2|BPP16|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP16|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry~14_combout\ <= NOT \Mul|Add32A|Carry~14_combout\;
\Mul|FPP0|BPP20|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP20|PartialProduct~0_combout\;
\Mul|FPP1|BPP18|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP18|PartialProduct~combout\;
\Mul|Add32C|ALT_INV_Carry\(20) <= NOT \Mul|Add32C|Carry\(20);
\Mul|Add18B|ALT_INV_Result\(6) <= NOT \Mul|Add18B|Result\(6);
\Mul|Add18A|ALT_INV_Result\(6) <= NOT \Mul|Add18A|Result\(6);
\Mul|FPP9|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP2|PartialProduct~combout\;
\Mul|FPP8|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP4|PartialProduct~combout\;
\Mul|Add18A|ALT_INV_Carry\(6) <= NOT \Mul|Add18A|Carry\(6);
\Mul|Add18B|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add18B|Carry~1_combout\;
\Mul|Add32D|ALT_INV_Result\(19) <= NOT \Mul|Add32D|Result\(19);
\Mul|Add32C|ALT_INV_Result\(19) <= NOT \Mul|Add32C|Result\(19);
\Mul|Add26B|ALT_INV_Result\(13) <= NOT \Mul|Add26B|Result\(13);
\Mul|Add22|ALT_INV_Result\(9) <= NOT \Mul|Add22|Result\(9);
\Mul|FPP7|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP5|PartialProduct~combout\;
\Mul|FPP6|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP7|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Result\(13) <= NOT \Mul|Add26A|Result\(13);
\Mul|FPP5|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP9|PartialProduct~combout\;
\Mul|FPP4|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP11|PartialProduct~combout\;
\Mul|Add26B|ALT_INV_Carry\(13) <= NOT \Mul|Add26B|Carry\(13);
\Mul|Add32B|ALT_INV_Result\(19) <= NOT \Mul|Add32B|Result\(19);
\Mul|Add30|ALT_INV_Result\(17) <= NOT \Mul|Add30|Result\(17);
\Mul|FPP3|BPP13|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP13|PartialProduct~combout\;
\Mul|FPP2|BPP15|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP15|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(19) <= NOT \Mul|Add32A|Result\(19);
\Mul|FPP0|BPP19|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP19|PartialProduct~0_combout\;
\Mul|FPP1|BPP17|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP17|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry\(19) <= NOT \Mul|Add32A|Carry\(19);
\Mul|Add32B|ALT_INV_Carry~9_combout\ <= NOT \Mul|Add32B|Carry~9_combout\;
\Mul|Add32B|ALT_INV_Carry~8_combout\ <= NOT \Mul|Add32B|Carry~8_combout\;
\Mul|Add18B|ALT_INV_Result\(5) <= NOT \Mul|Add18B|Result\(5);
\Mul|FPP9|BPP1|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP9|BPP1|PartialProduct~combout\;
\Mul|FPP8|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP8|BPP3|PartialProduct~combout\;
\Mul|Add32D|ALT_INV_Carry\(19) <= NOT \Mul|Add32D|Carry\(19);
\Mul|Add32D|ALT_INV_Result\(18) <= NOT \Mul|Add32D|Result\(18);
\Mul|Add18B|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add18B|Carry~0_combout\;
\Mul|FPP8|BPP2|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP8|BPP2|PartialProduct~0_combout\;
\Mul|Add18A|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add18A|Carry~0_combout\;
\Mul|FPP9|BPP0|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP9|BPP0|PartialProduct~0_combout\;
\Mul|Add32C|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add32C|Carry~2_combout\;
\Mul|Add26B|ALT_INV_Result\(12) <= NOT \Mul|Add26B|Result\(12);
\Mul|Add22|ALT_INV_Result\(8) <= NOT \Mul|Add22|Result\(8);
\Mul|FPP7|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP4|PartialProduct~combout\;
\Mul|FPP6|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP6|PartialProduct~combout\;
\Mul|Add22|ALT_INV_Carry\(8) <= NOT \Mul|Add22|Carry\(8);
\Mul|Add26A|ALT_INV_Result\(12) <= NOT \Mul|Add26A|Result\(12);
\Mul|FPP5|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP8|PartialProduct~combout\;
\Mul|FPP4|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP10|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry~4_combout\ <= NOT \Mul|Add26A|Carry~4_combout\;
\Mul|Add26A|ALT_INV_Carry~3_combout\ <= NOT \Mul|Add26A|Carry~3_combout\;
\Mul|Add32B|ALT_INV_Result\(18) <= NOT \Mul|Add32B|Result\(18);
\Mul|Add32B|ALT_INV_Carry~7_combout\ <= NOT \Mul|Add32B|Carry~7_combout\;
\Mul|Add30|ALT_INV_Result\(16) <= NOT \Mul|Add30|Result\(16);
\Mul|FPP3|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP12|PartialProduct~combout\;
\Mul|FPP2|BPP14|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP14|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(16) <= NOT \Mul|Add30|Carry\(16);
\Mul|Add32A|ALT_INV_Carry~13_combout\ <= NOT \Mul|Add32A|Carry~13_combout\;
\Mul|FPP0|BPP18|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP18|PartialProduct~0_combout\;
\Mul|FPP1|BPP16|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP16|PartialProduct~combout\;
\Mul|Add32C|ALT_INV_Carry\(18) <= NOT \Mul|Add32C|Carry\(18);
\Mul|Add32D|ALT_INV_Result\(17) <= NOT \Mul|Add32D|Result\(17);
\Mul|Add18A|ALT_INV_Result\(3) <= NOT \Mul|Add18A|Result\(3);
\Mul|Add32C|ALT_INV_Result\(17) <= NOT \Mul|Add32C|Result\(17);
\Mul|Add26B|ALT_INV_Result\(11) <= NOT \Mul|Add26B|Result\(11);
\Mul|Add22|ALT_INV_Result\(7) <= NOT \Mul|Add22|Result\(7);
\Mul|FPP7|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP3|PartialProduct~combout\;
\Mul|FPP6|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP5|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add26A|Carry~2_combout\;
\Mul|FPP5|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP7|PartialProduct~combout\;
\Mul|FPP4|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP9|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(11) <= NOT \Mul|Add26A|Carry\(11);
\Mul|Add26B|ALT_INV_Carry\(11) <= NOT \Mul|Add26B|Carry\(11);
\Mul|Add32B|ALT_INV_Result\(17) <= NOT \Mul|Add32B|Result\(17);
\Mul|Add30|ALT_INV_Result\(15) <= NOT \Mul|Add30|Result\(15);
\Mul|FPP3|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP11|PartialProduct~combout\;
\Mul|FPP2|BPP13|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP13|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(17) <= NOT \Mul|Add32A|Result\(17);
\Mul|FPP0|BPP17|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP17|PartialProduct~0_combout\;
\Mul|FPP1|BPP15|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP15|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry~12_combout\ <= NOT \Mul|Add32A|Carry~12_combout\;
\Mul|Add32A|ALT_INV_Carry~11_combout\ <= NOT \Mul|Add32A|Carry~11_combout\;
\Mul|Add32D|ALT_INV_Carry\(17) <= NOT \Mul|Add32D|Carry\(17);
\Mul|Add32D|ALT_INV_Result\(16) <= NOT \Mul|Add32D|Result\(16);
\Mul|FPP8|BPP0|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP8|BPP0|PartialProduct~0_combout\;
\Mul|Add26B|ALT_INV_Result\(10) <= NOT \Mul|Add26B|Result\(10);
\Mul|Add22|ALT_INV_Result\(6) <= NOT \Mul|Add22|Result\(6);
\Mul|FPP7|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP2|PartialProduct~combout\;
\Mul|FPP6|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP4|PartialProduct~combout\;
\Mul|Add22|ALT_INV_Carry\(6) <= NOT \Mul|Add22|Carry\(6);
\Mul|Add26A|ALT_INV_Result\(10) <= NOT \Mul|Add26A|Result\(10);
\Mul|FPP5|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP6|PartialProduct~combout\;
\Mul|FPP4|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP8|PartialProduct~combout\;
\Mul|Add26B|ALT_INV_Carry\(10) <= NOT \Mul|Add26B|Carry\(10);
\Mul|Add32B|ALT_INV_Result\(16) <= NOT \Mul|Add32B|Result\(16);
\Mul|Add30|ALT_INV_Result\(14) <= NOT \Mul|Add30|Result\(14);
\Mul|FPP3|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP10|PartialProduct~combout\;
\Mul|FPP2|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP12|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry~6_combout\ <= NOT \Mul|Add30|Carry~6_combout\;
\Mul|Add30|ALT_INV_Carry~5_combout\ <= NOT \Mul|Add30|Carry~5_combout\;
\Mul|Add32A|ALT_INV_Result\(16) <= NOT \Mul|Add32A|Result\(16);
\Mul|Add32A|ALT_INV_Carry~10_combout\ <= NOT \Mul|Add32A|Carry~10_combout\;
\Mul|FPP1|BPP14|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP14|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry\(16) <= NOT \Mul|Add32B|Carry\(16);
\Mul|Add32C|ALT_INV_Carry\(16) <= NOT \Mul|Add32C|Carry\(16);
\Mul|Add32D|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add32D|Carry~1_combout\;
\Mul|Add32D|ALT_INV_Result\(15) <= NOT \Mul|Add32D|Result\(15);
\Mul|Add26B|ALT_INV_Result\(9) <= NOT \Mul|Add26B|Result\(9);
\Mul|Add22|ALT_INV_Result\(5) <= NOT \Mul|Add22|Result\(5);
\Mul|FPP7|BPP1|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP1|PartialProduct~combout\;
\Mul|FPP6|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP3|PartialProduct~combout\;
\Mul|FPP5|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP5|PartialProduct~combout\;
\Mul|FPP4|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP7|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(9) <= NOT \Mul|Add26A|Carry\(9);
\Mul|Add26A|ALT_INV_Carry\(7) <= NOT \Mul|Add26A|Carry\(7);
\Mul|Add26B|ALT_INV_Carry\(9) <= NOT \Mul|Add26B|Carry\(9);
\Mul|Add32B|ALT_INV_Result\(15) <= NOT \Mul|Add32B|Result\(15);
\Mul|Add30|ALT_INV_Result\(13) <= NOT \Mul|Add30|Result\(13);
\Mul|Add30|ALT_INV_Carry~4_combout\ <= NOT \Mul|Add30|Carry~4_combout\;
\Mul|FPP3|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP9|PartialProduct~combout\;
\Mul|FPP2|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP11|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(15) <= NOT \Mul|Add32A|Result\(15);
\Mul|FPP0|BPP15|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP15|PartialProduct~0_combout\;
\Mul|FPP1|BPP13|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP13|PartialProduct~combout\;
\Mul|Add32D|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add32D|Carry~0_combout\;
\Mul|Add26B|ALT_INV_Result\(8) <= NOT \Mul|Add26B|Result\(8);
\Mul|Add22|ALT_INV_Result\(4) <= NOT \Mul|Add22|Result\(4);
\Mul|Add22|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add22|Carry~0_combout\;
\Mul|FPP7|BPP0|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP7|BPP0|PartialProduct~combout\;
\Mul|FPP6|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP6|BPP2|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Result\(8) <= NOT \Mul|Add26A|Result\(8);
\Mul|Add26A|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add26A|Carry~1_combout\;
\Mul|FPP5|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP4|PartialProduct~combout\;
\Mul|FPP4|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP6|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Result\(14) <= NOT \Mul|Add32B|Result\(14);
\Mul|Add30|ALT_INV_Result\(12) <= NOT \Mul|Add30|Result\(12);
\Mul|FPP3|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP8|PartialProduct~combout\;
\Mul|FPP2|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP10|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(14) <= NOT \Mul|Add32A|Result\(14);
\Mul|FPP0|BPP14|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP14|PartialProduct~0_combout\;
\Mul|FPP1|BPP12|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP12|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry\(14) <= NOT \Mul|Add32A|Carry\(14);
\Mul|Add32B|ALT_INV_Carry~6_combout\ <= NOT \Mul|Add32B|Carry~6_combout\;
\Mul|Add32B|ALT_INV_Carry~5_combout\ <= NOT \Mul|Add32B|Carry~5_combout\;
\Mul|Add32C|ALT_INV_Carry\(14) <= NOT \Mul|Add32C|Carry\(14);
\Mul|Add32C|ALT_INV_Result\(13) <= NOT \Mul|Add32C|Result\(13);
\Mul|Add26B|ALT_INV_Result\(7) <= NOT \Mul|Add26B|Result\(7);
\Mul|Add22|ALT_INV_Result\(3) <= NOT \Mul|Add22|Result\(3);
\Mul|Add26A|ALT_INV_Result\(7) <= NOT \Mul|Add26A|Result\(7);
\Mul|FPP5|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP3|PartialProduct~combout\;
\Mul|FPP4|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP5|PartialProduct~combout\;
\Mul|Add26B|ALT_INV_Carry\(7) <= NOT \Mul|Add26B|Carry\(7);
\Mul|Add32B|ALT_INV_Carry~4_combout\ <= NOT \Mul|Add32B|Carry~4_combout\;
\Mul|Add30|ALT_INV_Result\(11) <= NOT \Mul|Add30|Result\(11);
\Mul|FPP3|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP7|PartialProduct~combout\;
\Mul|FPP2|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP9|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(11) <= NOT \Mul|Add30|Carry\(11);
\Mul|Add32A|ALT_INV_Carry~9_combout\ <= NOT \Mul|Add32A|Carry~9_combout\;
\Mul|FPP0|BPP13|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP13|PartialProduct~0_combout\;
\Mul|FPP1|BPP11|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP11|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry\(13) <= NOT \Mul|Add32B|Carry\(13);
\Mul|Add32C|ALT_INV_Result\(12) <= NOT \Mul|Add32C|Result\(12);
\Mul|Add26B|ALT_INV_Result\(6) <= NOT \Mul|Add26B|Result\(6);
\Mul|FPP6|BPP0|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP6|BPP0|PartialProduct~0_combout\;
\Mul|FPP5|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP2|PartialProduct~combout\;
\Mul|FPP4|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP4|PartialProduct~combout\;
\Mul|Add26A|ALT_INV_Carry\(6) <= NOT \Mul|Add26A|Carry\(6);
\Mul|Add26B|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add26B|Carry~1_combout\;
\Mul|Add32B|ALT_INV_Result\(12) <= NOT \Mul|Add32B|Result\(12);
\Mul|Add30|ALT_INV_Result\(10) <= NOT \Mul|Add30|Result\(10);
\Mul|FPP3|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP6|PartialProduct~combout\;
\Mul|FPP2|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP8|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(12) <= NOT \Mul|Add32A|Result\(12);
\Mul|FPP0|BPP12|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP12|PartialProduct~0_combout\;
\Mul|FPP1|BPP10|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP10|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry~8_combout\ <= NOT \Mul|Add32A|Carry~8_combout\;
\Mul|Add32A|ALT_INV_Carry~7_combout\ <= NOT \Mul|Add32A|Carry~7_combout\;
\Mul|Add32C|ALT_INV_Carry\(12) <= NOT \Mul|Add32C|Carry\(12);
\Mul|Add32C|ALT_INV_Result\(11) <= NOT \Mul|Add32C|Result\(11);
\Mul|Add26B|ALT_INV_Result\(5) <= NOT \Mul|Add26B|Result\(5);
\Mul|FPP5|BPP1|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP5|BPP1|PartialProduct~combout\;
\Mul|FPP4|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP4|BPP3|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry~3_combout\ <= NOT \Mul|Add32B|Carry~3_combout\;
\Mul|Add30|ALT_INV_Result\(9) <= NOT \Mul|Add30|Result\(9);
\Mul|FPP3|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP5|PartialProduct~combout\;
\Mul|FPP2|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP7|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry~3_combout\ <= NOT \Mul|Add30|Carry~3_combout\;
\Mul|Add30|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add30|Carry~2_combout\;
\Mul|Add32A|ALT_INV_Result\(11) <= NOT \Mul|Add32A|Result\(11);
\Mul|Add32A|ALT_INV_Carry~6_combout\ <= NOT \Mul|Add32A|Carry~6_combout\;
\Mul|FPP1|BPP9|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP9|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry\(11) <= NOT \Mul|Add32B|Carry\(11);
\Mul|Add32C|ALT_INV_Result\(10) <= NOT \Mul|Add32C|Result\(10);
\Mul|Add26B|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add26B|Carry~0_combout\;
\Mul|FPP4|BPP2|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP4|BPP2|PartialProduct~0_combout\;
\Mul|Add26A|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add26A|Carry~0_combout\;
\Mul|FPP5|BPP0|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP5|BPP0|PartialProduct~0_combout\;
\Mul|Add32B|ALT_INV_Result\(10) <= NOT \Mul|Add32B|Result\(10);
\Mul|Add30|ALT_INV_Result\(8) <= NOT \Mul|Add30|Result\(8);
\Mul|Add30|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add30|Carry~1_combout\;
\Mul|FPP3|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP4|PartialProduct~combout\;
\Mul|FPP2|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP6|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(10) <= NOT \Mul|Add32A|Result\(10);
\Mul|FPP0|BPP10|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP10|PartialProduct~0_combout\;
\Mul|FPP1|BPP8|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP8|PartialProduct~combout\;
\Mul|Add32C|ALT_INV_Carry\(10) <= NOT \Mul|Add32C|Carry\(10);
\Mul|Add32C|ALT_INV_Result\(9) <= NOT \Mul|Add32C|Result\(9);
\Mul|Add26A|ALT_INV_Result\(3) <= NOT \Mul|Add26A|Result\(3);
\Mul|Add30|ALT_INV_Result\(7) <= NOT \Mul|Add30|Result\(7);
\Mul|FPP3|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP3|PartialProduct~combout\;
\Mul|FPP2|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP5|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(9) <= NOT \Mul|Add32A|Result\(9);
\Mul|FPP0|BPP9|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP9|PartialProduct~0_combout\;
\Mul|FPP1|BPP7|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP7|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry\(9) <= NOT \Mul|Add32A|Carry\(9);
\Mul|Add32B|ALT_INV_Carry\(9) <= NOT \Mul|Add32B|Carry\(9);
\Mul|Add32A|ALT_INV_Result\(8) <= NOT \Mul|Add32A|Result\(8);
\Mul|Add32C|ALT_INV_Carry\(9) <= NOT \Mul|Add32C|Carry\(9);
\Mul|Add32C|ALT_INV_Result\(8) <= NOT \Mul|Add32C|Result\(8);
\Mul|FPP4|BPP0|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP4|BPP0|PartialProduct~0_combout\;
\Mul|Add32B|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add32B|Carry~2_combout\;
\Mul|Add30|ALT_INV_Result\(6) <= NOT \Mul|Add30|Result\(6);
\Mul|FPP3|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP2|PartialProduct~combout\;
\Mul|FPP2|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP4|PartialProduct~combout\;
\Mul|Add30|ALT_INV_Carry\(6) <= NOT \Mul|Add30|Carry\(6);
\Mul|Add32A|ALT_INV_Carry~5_combout\ <= NOT \Mul|Add32A|Carry~5_combout\;
\Mul|FPP0|BPP8|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP8|PartialProduct~0_combout\;
\Mul|FPP1|BPP6|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP6|PartialProduct~combout\;
\Mul|Add32C|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add32C|Carry~1_combout\;
\Mul|Add30|ALT_INV_Result\(5) <= NOT \Mul|Add30|Result\(5);
\Mul|FPP3|BPP1|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP1|PartialProduct~combout\;
\Mul|FPP2|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP3|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(7) <= NOT \Mul|Add32A|Result\(7);
\Mul|FPP0|BPP7|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP7|PartialProduct~0_combout\;
\Mul|FPP1|BPP5|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP5|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry~4_combout\ <= NOT \Mul|Add32A|Carry~4_combout\;
\Mul|Add32A|ALT_INV_Carry~3_combout\ <= NOT \Mul|Add32A|Carry~3_combout\;
\Mul|Add32B|ALT_INV_Carry\(7) <= NOT \Mul|Add32B|Carry\(7);
\Mul|Add32C|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add32C|Carry~0_combout\;
\Mul|Add30|ALT_INV_Result\(4) <= NOT \Mul|Add30|Result\(4);
\Mul|Add30|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add30|Carry~0_combout\;
\Mul|FPP3|BPP0|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP3|BPP0|PartialProduct~combout\;
\Mul|FPP2|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP2|BPP2|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Result\(6) <= NOT \Mul|Add32A|Result\(6);
\Mul|Add32A|ALT_INV_Carry~2_combout\ <= NOT \Mul|Add32A|Carry~2_combout\;
\Mul|FPP0|BPP6|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP6|PartialProduct~0_combout\;
\Mul|FPP1|BPP4|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP4|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Result\(5) <= NOT \Mul|Add32B|Result\(5);
\Mul|Add30|ALT_INV_Result\(3) <= NOT \Mul|Add30|Result\(3);
\Mul|Add32A|ALT_INV_Result\(5) <= NOT \Mul|Add32A|Result\(5);
\Mul|FPP0|BPP5|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP5|PartialProduct~0_combout\;
\Mul|FPP1|BPP3|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP3|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry\(5) <= NOT \Mul|Add32B|Carry\(5);
\Mul|Add32B|ALT_INV_Result\(4) <= NOT \Mul|Add32B|Result\(4);
\Mul|FPP2|BPP0|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP2|BPP0|PartialProduct~0_combout\;
\Mul|FPP0|BPP4|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP4|PartialProduct~0_combout\;
\Mul|FPP1|BPP2|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP2|PartialProduct~combout\;
\Mul|Add32A|ALT_INV_Carry\(4) <= NOT \Mul|Add32A|Carry\(4);
\Mul|Add32B|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add32B|Carry~1_combout\;
\Mul|Add32B|ALT_INV_Result\(3) <= NOT \Mul|Add32B|Result\(3);
\Mul|FPP0|BPP3|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP3|PartialProduct~0_combout\;
\Mul|FPP1|BPP1|ALT_INV_PartialProduct~combout\ <= NOT \Mul|FPP1|BPP1|PartialProduct~combout\;
\Mul|Add32B|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add32B|Carry~0_combout\;
\Mul|FPP0|BPP2|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP0|BPP2|PartialProduct~0_combout\;
\Mul|Add32A|ALT_INV_Carry~1_combout\ <= NOT \Mul|Add32A|Carry~1_combout\;
\Mul|FPP1|BPP0|ALT_INV_PartialProduct~0_combout\ <= NOT \Mul|FPP1|BPP0|PartialProduct~0_combout\;
\Mul|Add32A|ALT_INV_Result\(1) <= NOT \Mul|Add32A|Result\(1);
\Mul|Add32A|ALT_INV_Carry~0_combout\ <= NOT \Mul|Add32A|Carry~0_combout\;
\CRAA32|ALT_INV_Result\(31) <= NOT \CRAA32|Result\(31);
\CRAA32|ALT_INV_Result~0_combout\ <= NOT \CRAA32|Result~0_combout\;
\CRAA32|ALT_INV_Result\(30) <= NOT \CRAA32|Result\(30);
\CRAA32|ALT_INV_Result\(29) <= NOT \CRAA32|Result\(29);
\CRAA32|ALT_INV_Carry\(29) <= NOT \CRAA32|Carry\(29);
\CRAA32|ALT_INV_Result\(28) <= NOT \CRAA32|Result\(28);
\CRAA32|ALT_INV_Result\(27) <= NOT \CRAA32|Result\(27);
\CRAA32|ALT_INV_Carry\(27) <= NOT \CRAA32|Carry\(27);
\CRAA32|ALT_INV_Result\(26) <= NOT \CRAA32|Result\(26);
\CRAA32|ALT_INV_Result\(25) <= NOT \CRAA32|Result\(25);
\CRAA32|ALT_INV_Carry~11_combout\ <= NOT \CRAA32|Carry~11_combout\;
\CRAA32|ALT_INV_Carry~10_combout\ <= NOT \CRAA32|Carry~10_combout\;
\CRAA32|ALT_INV_Result\(24) <= NOT \CRAA32|Result\(24);
\CRAA32|ALT_INV_Carry~9_combout\ <= NOT \CRAA32|Carry~9_combout\;
\CRAA32|ALT_INV_Result\(23) <= NOT \CRAA32|Result\(23);
\CRAA32|ALT_INV_Carry\(23) <= NOT \CRAA32|Carry\(23);
\CRAA32|ALT_INV_Result\(22) <= NOT \CRAA32|Result\(22);
\CRAA32|ALT_INV_Carry\(22) <= NOT \CRAA32|Carry\(22);
\CRAA32|ALT_INV_Result\(21) <= NOT \CRAA32|Result\(21);
\CRAA32|ALT_INV_Result\(20) <= NOT \CRAA32|Result\(20);
\CRAA32|ALT_INV_Carry~8_combout\ <= NOT \CRAA32|Carry~8_combout\;
\CRAA32|ALT_INV_Carry~7_combout\ <= NOT \CRAA32|Carry~7_combout\;
\CRAA32|ALT_INV_Result\(19) <= NOT \CRAA32|Result\(19);
\CRAA32|ALT_INV_Carry~6_combout\ <= NOT \CRAA32|Carry~6_combout\;
\CRAA32|ALT_INV_Result\(18) <= NOT \CRAA32|Result\(18);
\CRAA32|ALT_INV_Carry\(18) <= NOT \CRAA32|Carry\(18);
\CRAA32|ALT_INV_Result\(17) <= NOT \CRAA32|Result\(17);
\CRAA32|ALT_INV_Carry\(17) <= NOT \CRAA32|Carry\(17);
\CRAA32|ALT_INV_Result\(16) <= NOT \CRAA32|Result\(16);
\CRAA32|ALT_INV_Result\(15) <= NOT \CRAA32|Result\(15);
\CRAA32|ALT_INV_Carry\(15) <= NOT \CRAA32|Carry\(15);
\CRAA32|ALT_INV_Carry~5_combout\ <= NOT \CRAA32|Carry~5_combout\;
\CRAA32|ALT_INV_Carry~4_combout\ <= NOT \CRAA32|Carry~4_combout\;
\CRAA32|ALT_INV_Result\(14) <= NOT \CRAA32|Result\(14);
\CRAA32|ALT_INV_Carry~3_combout\ <= NOT \CRAA32|Carry~3_combout\;
\CRAA32|ALT_INV_Result\(13) <= NOT \CRAA32|Result\(13);
\CRAA32|ALT_INV_Carry\(13) <= NOT \CRAA32|Carry\(13);
\CRAA32|ALT_INV_Result\(12) <= NOT \CRAA32|Result\(12);
\CRAA32|ALT_INV_Carry\(12) <= NOT \CRAA32|Carry\(12);
\CRAA32|ALT_INV_Result\(11) <= NOT \CRAA32|Result\(11);
\CRAA32|ALT_INV_Result\(10) <= NOT \CRAA32|Result\(10);
\CRAA32|ALT_INV_Carry\(10) <= NOT \CRAA32|Carry\(10);
\CRAA32|ALT_INV_Carry~2_combout\ <= NOT \CRAA32|Carry~2_combout\;
\CRAA32|ALT_INV_Carry~1_combout\ <= NOT \CRAA32|Carry~1_combout\;
\CRAA32|ALT_INV_Result\(9) <= NOT \CRAA32|Result\(9);
\CRAA32|ALT_INV_Carry~0_combout\ <= NOT \CRAA32|Carry~0_combout\;
\CRAA32|ALT_INV_Result\(8) <= NOT \CRAA32|Result\(8);
\CRAA32|ALT_INV_Carry\(8) <= NOT \CRAA32|Carry\(8);
\CRAA32|ALT_INV_Result\(7) <= NOT \CRAA32|Result\(7);
\CRAA32|ALT_INV_Carry\(7) <= NOT \CRAA32|Carry\(7);
\CRAA32|ALT_INV_Result\(6) <= NOT \CRAA32|Result\(6);
\CRAA32|ALT_INV_Result\(5) <= NOT \CRAA32|Result\(5);
\CRAA32|ALT_INV_Carry\(5) <= NOT \CRAA32|Carry\(5);
\CRAA32|ALT_INV_Result\(4) <= NOT \CRAA32|Result\(4);
\CRAA32|ALT_INV_Result\(3) <= NOT \CRAA32|Result\(3);
\CRAA32|ALT_INV_Carry\(3) <= NOT \CRAA32|Carry\(3);
\CRAA32|ALT_INV_Result\(2) <= NOT \CRAA32|Result\(2);
\CRAA32|ALT_INV_Result\(1) <= NOT \CRAA32|Result\(1);
\CRAA32|ALT_INV_Carry\(1) <= NOT \CRAA32|Carry\(1);
\CRAA32|ALT_INV_Result\(0) <= NOT \CRAA32|Result\(0);
\ALT_INV_AdderInputB[8]~0_combout\ <= NOT \AdderInputB[8]~0_combout\;
\ALT_INV_ALU_Registers[0]~237_combout\ <= NOT \ALU_Registers[0]~237_combout\;
\ALT_INV_ALU_Registers[0]~233_combout\ <= NOT \ALU_Registers[0]~233_combout\;
\ALT_INV_ALU_Registers[1]~229_combout\ <= NOT \ALU_Registers[1]~229_combout\;
\ALT_INV_ALU_Registers[1]~225_combout\ <= NOT \ALU_Registers[1]~225_combout\;
\ALT_INV_ALU_Registers[2]~221_combout\ <= NOT \ALU_Registers[2]~221_combout\;
\ALT_INV_ALU_Registers[3]~217_combout\ <= NOT \ALU_Registers[3]~217_combout\;
\ALT_INV_ALU_Registers[3]~213_combout\ <= NOT \ALU_Registers[3]~213_combout\;
\ALT_INV_ALU_Registers[4]~209_combout\ <= NOT \ALU_Registers[4]~209_combout\;
\ALT_INV_ALU_Registers[4]~205_combout\ <= NOT \ALU_Registers[4]~205_combout\;
\ALT_INV_ALU_Registers[5]~201_combout\ <= NOT \ALU_Registers[5]~201_combout\;
\ALT_INV_ALU_Registers[6]~197_combout\ <= NOT \ALU_Registers[6]~197_combout\;
\ALT_INV_ALU_Registers[6]~193_combout\ <= NOT \ALU_Registers[6]~193_combout\;
\ALT_INV_ALU_Registers[7]~189_combout\ <= NOT \ALU_Registers[7]~189_combout\;
\ALT_INV_ALU_Registers[7]~185_combout\ <= NOT \ALU_Registers[7]~185_combout\;
\ALT_INV_ALU_Registers[8]~181_combout\ <= NOT \ALU_Registers[8]~181_combout\;
\ALT_INV_ALU_Registers[8]~177_combout\ <= NOT \ALU_Registers[8]~177_combout\;
\ALT_INV_ALU_Registers[9]~173_combout\ <= NOT \ALU_Registers[9]~173_combout\;
\ALT_INV_ALU_Registers[9]~169_combout\ <= NOT \ALU_Registers[9]~169_combout\;
\ALT_INV_ALU_Registers[10]~165_combout\ <= NOT \ALU_Registers[10]~165_combout\;
\ALT_INV_ALU_Registers[11]~161_combout\ <= NOT \ALU_Registers[11]~161_combout\;
\ALT_INV_ALU_Registers[11]~157_combout\ <= NOT \ALU_Registers[11]~157_combout\;
\ALT_INV_ALU_Registers[12]~153_combout\ <= NOT \ALU_Registers[12]~153_combout\;
\ALT_INV_ALU_Registers[13]~149_combout\ <= NOT \ALU_Registers[13]~149_combout\;
\ALT_INV_ALU_Registers[13]~145_combout\ <= NOT \ALU_Registers[13]~145_combout\;
\ALT_INV_ALU_Registers[14]~141_combout\ <= NOT \ALU_Registers[14]~141_combout\;
\ALT_INV_ALU_Registers[14]~137_combout\ <= NOT \ALU_Registers[14]~137_combout\;
\ALT_INV_ALU_Registers[15]~133_combout\ <= NOT \ALU_Registers[15]~133_combout\;
\ALT_INV_ALU_Registers[15]~129_combout\ <= NOT \ALU_Registers[15]~129_combout\;
\ALT_INV_ALU_Registers[16]~125_combout\ <= NOT \ALU_Registers[16]~125_combout\;
\ALT_INV_ALU_Registers[16]~121_combout\ <= NOT \ALU_Registers[16]~121_combout\;
\ALT_INV_ALU_Registers[17]~117_combout\ <= NOT \ALU_Registers[17]~117_combout\;
\ALT_INV_ALU_Registers[18]~113_combout\ <= NOT \ALU_Registers[18]~113_combout\;
\ALT_INV_ALU_Registers[18]~109_combout\ <= NOT \ALU_Registers[18]~109_combout\;
\ALT_INV_ALU_Registers[19]~105_combout\ <= NOT \ALU_Registers[19]~105_combout\;
\ALT_INV_ALU_Registers[20]~101_combout\ <= NOT \ALU_Registers[20]~101_combout\;
\ALT_INV_ALU_Registers[20]~97_combout\ <= NOT \ALU_Registers[20]~97_combout\;
\ALT_INV_ALU_Registers[21]~93_combout\ <= NOT \ALU_Registers[21]~93_combout\;
\ALT_INV_ALU_Registers[22]~89_combout\ <= NOT \ALU_Registers[22]~89_combout\;
\ALT_INV_ALU_Registers[22]~85_combout\ <= NOT \ALU_Registers[22]~85_combout\;
\ALT_INV_ALU_Registers[23]~81_combout\ <= NOT \ALU_Registers[23]~81_combout\;
\ALT_INV_ALU_Registers[24]~77_combout\ <= NOT \ALU_Registers[24]~77_combout\;
\ALT_INV_ALU_Registers[24]~73_combout\ <= NOT \ALU_Registers[24]~73_combout\;
\ALT_INV_ALU_Registers[25]~69_combout\ <= NOT \ALU_Registers[25]~69_combout\;
\ALT_INV_ALU_Registers[25]~65_combout\ <= NOT \ALU_Registers[25]~65_combout\;
\ALT_INV_ALU_Registers[26]~61_combout\ <= NOT \ALU_Registers[26]~61_combout\;
\ALT_INV_ALU_Registers[26]~57_combout\ <= NOT \ALU_Registers[26]~57_combout\;
\ALT_INV_ALU_Registers[27]~53_combout\ <= NOT \ALU_Registers[27]~53_combout\;
\ALT_INV_ALU_Registers[28]~49_combout\ <= NOT \ALU_Registers[28]~49_combout\;
\ALT_INV_ALU_Registers[28]~45_combout\ <= NOT \ALU_Registers[28]~45_combout\;
\ALT_INV_ALU_Registers[29]~41_combout\ <= NOT \ALU_Registers[29]~41_combout\;
\ALT_INV_ALU_Registers[29]~37_combout\ <= NOT \ALU_Registers[29]~37_combout\;
\ALT_INV_ALU_Registers[30]~33_combout\ <= NOT \ALU_Registers[30]~33_combout\;
\ALT_INV_ALU_Registers[31]~29_combout\ <= NOT \ALU_Registers[31]~29_combout\;
\ALT_INV_ALU_Registers[31]~25_combout\ <= NOT \ALU_Registers[31]~25_combout\;
\ALT_INV_AdderInputB[4]~131_combout\ <= NOT \AdderInputB[4]~131_combout\;
\ALT_INV_AdderInputB[4]~127_combout\ <= NOT \AdderInputB[4]~127_combout\;
\ALT_INV_AdderInputB[5]~123_combout\ <= NOT \AdderInputB[5]~123_combout\;
\ALT_INV_AdderInputB[6]~119_combout\ <= NOT \AdderInputB[6]~119_combout\;
\ALT_INV_AdderInputB[7]~115_combout\ <= NOT \AdderInputB[7]~115_combout\;
\ALT_INV_AdderInputB[8]~111_combout\ <= NOT \AdderInputB[8]~111_combout\;
\ALT_INV_AdderInputB[9]~107_combout\ <= NOT \AdderInputB[9]~107_combout\;
\ALT_INV_AdderInputB[10]~103_combout\ <= NOT \AdderInputB[10]~103_combout\;
\ALT_INV_AdderInputB[11]~99_combout\ <= NOT \AdderInputB[11]~99_combout\;
\ALT_INV_AdderInputB[31]~95_combout\ <= NOT \AdderInputB[31]~95_combout\;
\ASR|ALT_INV_D30~q\ <= NOT \ASR|D30~q\;
\ASR|ALT_INV_D29~q\ <= NOT \ASR|D29~q\;
\ASR|ALT_INV_D28~q\ <= NOT \ASR|D28~q\;
\ASR|ALT_INV_D27~q\ <= NOT \ASR|D27~q\;
\ASR|ALT_INV_D26~q\ <= NOT \ASR|D26~q\;
\ASR|ALT_INV_D25~q\ <= NOT \ASR|D25~q\;
\ASR|ALT_INV_D24~q\ <= NOT \ASR|D24~q\;
\ASR|ALT_INV_D23~q\ <= NOT \ASR|D23~q\;
\ASR|ALT_INV_D22~q\ <= NOT \ASR|D22~q\;
\ASR|ALT_INV_D21~q\ <= NOT \ASR|D21~q\;
\ASR|ALT_INV_D20~q\ <= NOT \ASR|D20~q\;
\ASR|ALT_INV_D19~q\ <= NOT \ASR|D19~q\;
\ASR|ALT_INV_D18~q\ <= NOT \ASR|D18~q\;
\ASR|ALT_INV_D17~q\ <= NOT \ASR|D17~q\;
\ASR|ALT_INV_D16~q\ <= NOT \ASR|D16~q\;
\ASR|ALT_INV_D15~q\ <= NOT \ASR|D15~q\;
\ASR|ALT_INV_D14~q\ <= NOT \ASR|D14~q\;
\ASR|ALT_INV_D13~q\ <= NOT \ASR|D13~q\;
\ASR|ALT_INV_D12~q\ <= NOT \ASR|D12~q\;
\ASR|ALT_INV_D11~q\ <= NOT \ASR|D11~q\;
\ASR|ALT_INV_D10~q\ <= NOT \ASR|D10~q\;
\ASR|ALT_INV_D9~q\ <= NOT \ASR|D9~q\;
\ASR|ALT_INV_D8~q\ <= NOT \ASR|D8~q\;
\ASR|ALT_INV_D7~q\ <= NOT \ASR|D7~q\;
\ASR|ALT_INV_D6~q\ <= NOT \ASR|D6~q\;
\ASR|ALT_INV_D5~q\ <= NOT \ASR|D5~q\;
\ASR|ALT_INV_D4~q\ <= NOT \ASR|D4~q\;
\ASR|ALT_INV_D3~q\ <= NOT \ASR|D3~q\;
\ASR|ALT_INV_D2~q\ <= NOT \ASR|D2~q\;
\ASR|ALT_INV_D1~q\ <= NOT \ASR|D1~q\;
\ASR|ALT_INV_D0~q\ <= NOT \ASR|D0~q\;
\LS|ALT_INV_D31~q\ <= NOT \LS|D31~q\;
\LS|ALT_INV_D30~q\ <= NOT \LS|D30~q\;
\LS|ALT_INV_D29~q\ <= NOT \LS|D29~q\;
\LS|ALT_INV_D28~q\ <= NOT \LS|D28~q\;
\LS|ALT_INV_D27~q\ <= NOT \LS|D27~q\;
\LS|ALT_INV_D26~q\ <= NOT \LS|D26~q\;
\LS|ALT_INV_D25~q\ <= NOT \LS|D25~q\;
\LS|ALT_INV_D24~q\ <= NOT \LS|D24~q\;
\LS|ALT_INV_D23~q\ <= NOT \LS|D23~q\;
\LS|ALT_INV_D22~q\ <= NOT \LS|D22~q\;
\LS|ALT_INV_D21~q\ <= NOT \LS|D21~q\;
\LS|ALT_INV_D20~q\ <= NOT \LS|D20~q\;
\LS|ALT_INV_D19~q\ <= NOT \LS|D19~q\;
\LS|ALT_INV_D18~q\ <= NOT \LS|D18~q\;
\LS|ALT_INV_D17~q\ <= NOT \LS|D17~q\;
\LS|ALT_INV_D16~q\ <= NOT \LS|D16~q\;
\LS|ALT_INV_D15~q\ <= NOT \LS|D15~q\;
\LS|ALT_INV_D14~q\ <= NOT \LS|D14~q\;
\LS|ALT_INV_D13~q\ <= NOT \LS|D13~q\;
\LS|ALT_INV_D12~q\ <= NOT \LS|D12~q\;
\LS|ALT_INV_D11~q\ <= NOT \LS|D11~q\;
\LS|ALT_INV_D10~q\ <= NOT \LS|D10~q\;
\LS|ALT_INV_D9~q\ <= NOT \LS|D9~q\;
\LS|ALT_INV_D8~q\ <= NOT \LS|D8~q\;
\LS|ALT_INV_D7~q\ <= NOT \LS|D7~q\;
\LS|ALT_INV_D6~q\ <= NOT \LS|D6~q\;
\LS|ALT_INV_D5~q\ <= NOT \LS|D5~q\;
\LS|ALT_INV_D4~q\ <= NOT \LS|D4~q\;
\LS|ALT_INV_D3~q\ <= NOT \LS|D3~q\;
\LS|ALT_INV_D2~q\ <= NOT \LS|D2~q\;
\LS|ALT_INV_D1~q\ <= NOT \LS|D1~q\;
\LSR|ALT_INV_D30~q\ <= NOT \LSR|D30~q\;
\LSR|ALT_INV_D29~q\ <= NOT \LSR|D29~q\;
\LSR|ALT_INV_D28~q\ <= NOT \LSR|D28~q\;
\LSR|ALT_INV_D27~q\ <= NOT \LSR|D27~q\;
\LSR|ALT_INV_D26~q\ <= NOT \LSR|D26~q\;
\LSR|ALT_INV_D25~q\ <= NOT \LSR|D25~q\;
\LSR|ALT_INV_D24~q\ <= NOT \LSR|D24~q\;
\LSR|ALT_INV_D23~q\ <= NOT \LSR|D23~q\;
\LSR|ALT_INV_D22~q\ <= NOT \LSR|D22~q\;
\LSR|ALT_INV_D21~q\ <= NOT \LSR|D21~q\;
\LSR|ALT_INV_D20~q\ <= NOT \LSR|D20~q\;
\LSR|ALT_INV_D19~q\ <= NOT \LSR|D19~q\;
\LSR|ALT_INV_D18~q\ <= NOT \LSR|D18~q\;
\LSR|ALT_INV_D17~q\ <= NOT \LSR|D17~q\;
\LSR|ALT_INV_D16~q\ <= NOT \LSR|D16~q\;
\LSR|ALT_INV_D15~q\ <= NOT \LSR|D15~q\;
\LSR|ALT_INV_D14~q\ <= NOT \LSR|D14~q\;
\LSR|ALT_INV_D13~q\ <= NOT \LSR|D13~q\;
\LSR|ALT_INV_D12~q\ <= NOT \LSR|D12~q\;
\LSR|ALT_INV_D11~q\ <= NOT \LSR|D11~q\;
\LSR|ALT_INV_D10~q\ <= NOT \LSR|D10~q\;
\LSR|ALT_INV_D9~q\ <= NOT \LSR|D9~q\;
\LSR|ALT_INV_D8~q\ <= NOT \LSR|D8~q\;
\LSR|ALT_INV_D7~q\ <= NOT \LSR|D7~q\;
\LSR|ALT_INV_D6~q\ <= NOT \LSR|D6~q\;
\LSR|ALT_INV_D5~q\ <= NOT \LSR|D5~q\;
\LSR|ALT_INV_D4~q\ <= NOT \LSR|D4~q\;
\LSR|ALT_INV_D3~q\ <= NOT \LSR|D3~q\;
\LSR|ALT_INV_D2~q\ <= NOT \LSR|D2~q\;
\LSR|ALT_INV_D1~q\ <= NOT \LSR|D1~q\;
\LSR|ALT_INV_D0~q\ <= NOT \LSR|D0~q\;

-- Location: IOOBUF_X71_Y0_N36
\ALU_Registers[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[0]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(0));

-- Location: IOOBUF_X18_Y0_N19
\ALU_Registers[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[1]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(1));

-- Location: IOOBUF_X121_Y64_N5
\ALU_Registers[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[2]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(2));

-- Location: IOOBUF_X12_Y115_N53
\ALU_Registers[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[3]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(3));

-- Location: IOOBUF_X82_Y115_N93
\ALU_Registers[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[4]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(4));

-- Location: IOOBUF_X35_Y115_N36
\ALU_Registers[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[5]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(5));

-- Location: IOOBUF_X121_Y22_N5
\ALU_Registers[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[6]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(6));

-- Location: IOOBUF_X18_Y115_N36
\ALU_Registers[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[7]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(7));

-- Location: IOOBUF_X20_Y0_N53
\ALU_Registers[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[8]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(8));

-- Location: IOOBUF_X82_Y0_N76
\ALU_Registers[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[9]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(9));

-- Location: IOOBUF_X26_Y0_N19
\ALU_Registers[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[10]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(10));

-- Location: IOOBUF_X25_Y0_N76
\ALU_Registers[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[11]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(11));

-- Location: IOOBUF_X98_Y0_N93
\ALU_Registers[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[12]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(12));

-- Location: IOOBUF_X27_Y115_N36
\ALU_Registers[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[13]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(13));

-- Location: IOOBUF_X30_Y115_N2
\ALU_Registers[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[14]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(14));

-- Location: IOOBUF_X30_Y115_N53
\ALU_Registers[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[15]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(15));

-- Location: IOOBUF_X25_Y115_N76
\ALU_Registers[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[16]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(16));

-- Location: IOOBUF_X20_Y0_N2
\ALU_Registers[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[17]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(17));

-- Location: IOOBUF_X73_Y115_N76
\ALU_Registers[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[18]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(18));

-- Location: IOOBUF_X20_Y0_N19
\ALU_Registers[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[19]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(19));

-- Location: IOOBUF_X35_Y0_N36
\ALU_Registers[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[20]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(20));

-- Location: IOOBUF_X121_Y93_N39
\ALU_Registers[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[21]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(21));

-- Location: IOOBUF_X25_Y0_N42
\ALU_Registers[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[22]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(22));

-- Location: IOOBUF_X42_Y115_N2
\ALU_Registers[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[23]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(23));

-- Location: IOOBUF_X20_Y115_N36
\ALU_Registers[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[24]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(24));

-- Location: IOOBUF_X92_Y0_N36
\ALU_Registers[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[25]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(25));

-- Location: IOOBUF_X71_Y115_N19
\ALU_Registers[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[26]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(26));

-- Location: IOOBUF_X27_Y115_N2
\ALU_Registers[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[27]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(27));

-- Location: IOOBUF_X27_Y115_N53
\ALU_Registers[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[28]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(28));

-- Location: IOOBUF_X22_Y0_N2
\ALU_Registers[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[29]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(29));

-- Location: IOOBUF_X33_Y0_N59
\ALU_Registers[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[30]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(30));

-- Location: IOOBUF_X88_Y0_N53
\ALU_Registers[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[31]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Registers(31));

-- Location: IOOBUF_X121_Y79_N56
\ALU_PC[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[0]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(0));

-- Location: IOOBUF_X25_Y0_N93
\ALU_PC[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[1]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(1));

-- Location: IOOBUF_X52_Y0_N53
\ALU_PC[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[2]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(2));

-- Location: IOOBUF_X54_Y0_N19
\ALU_PC[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[3]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(3));

-- Location: IOOBUF_X79_Y0_N53
\ALU_PC[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[4]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(4));

-- Location: IOOBUF_X54_Y115_N36
\ALU_PC[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[5]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(5));

-- Location: IOOBUF_X46_Y115_N36
\ALU_PC[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[6]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(6));

-- Location: IOOBUF_X86_Y0_N36
\ALU_PC[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[7]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(7));

-- Location: IOOBUF_X67_Y0_N53
\ALU_PC[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[8]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(8));

-- Location: IOOBUF_X46_Y115_N2
\ALU_PC[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[9]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(9));

-- Location: IOOBUF_X50_Y115_N36
\ALU_PC[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[10]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(10));

-- Location: IOOBUF_X73_Y115_N93
\ALU_PC[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[11]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(11));

-- Location: IOOBUF_X48_Y0_N42
\ALU_PC[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[12]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(12));

-- Location: IOOBUF_X79_Y0_N36
\ALU_PC[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[13]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(13));

-- Location: IOOBUF_X121_Y17_N56
\ALU_PC[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[14]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(14));

-- Location: IOOBUF_X121_Y24_N5
\ALU_PC[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[15]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(15));

-- Location: IOOBUF_X79_Y115_N19
\ALU_PC[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[16]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(16));

-- Location: IOOBUF_X54_Y115_N53
\ALU_PC[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[17]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(17));

-- Location: IOOBUF_X121_Y72_N5
\ALU_PC[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[18]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(18));

-- Location: IOOBUF_X121_Y94_N39
\ALU_PC[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[19]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(19));

-- Location: IOOBUF_X54_Y115_N19
\ALU_PC[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[20]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(20));

-- Location: IOOBUF_X75_Y115_N19
\ALU_PC[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[21]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(21));

-- Location: IOOBUF_X104_Y0_N19
\ALU_PC[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[22]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(22));

-- Location: IOOBUF_X121_Y21_N79
\ALU_PC[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[23]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(23));

-- Location: IOOBUF_X65_Y115_N93
\ALU_PC[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[24]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(24));

-- Location: IOOBUF_X75_Y115_N2
\ALU_PC[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[25]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(25));

-- Location: IOOBUF_X48_Y115_N59
\ALU_PC[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[26]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(26));

-- Location: IOOBUF_X92_Y0_N19
\ALU_PC[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[27]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(27));

-- Location: IOOBUF_X121_Y24_N56
\ALU_PC[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[28]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(28));

-- Location: IOOBUF_X67_Y0_N2
\ALU_PC[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[29]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(29));

-- Location: IOOBUF_X107_Y0_N59
\ALU_PC[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[30]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(30));

-- Location: IOOBUF_X84_Y115_N36
\ALU_PC[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[31]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_PC(31));

-- Location: IOOBUF_X48_Y0_N76
\ALU_CSR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[0]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(0));

-- Location: IOOBUF_X121_Y14_N39
\ALU_CSR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[1]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(1));

-- Location: IOOBUF_X121_Y76_N22
\ALU_CSR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[2]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(2));

-- Location: IOOBUF_X33_Y115_N59
\ALU_CSR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[3]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(3));

-- Location: IOOBUF_X82_Y0_N93
\ALU_CSR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[4]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(4));

-- Location: IOOBUF_X25_Y115_N42
\ALU_CSR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[5]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(5));

-- Location: IOOBUF_X8_Y0_N76
\ALU_CSR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[6]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(6));

-- Location: IOOBUF_X35_Y115_N53
\ALU_CSR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[7]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(7));

-- Location: IOOBUF_X22_Y115_N19
\ALU_CSR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[8]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(8));

-- Location: IOOBUF_X67_Y115_N19
\ALU_CSR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[9]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(9));

-- Location: IOOBUF_X26_Y115_N19
\ALU_CSR[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[10]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(10));

-- Location: IOOBUF_X27_Y0_N53
\ALU_CSR[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[11]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(11));

-- Location: IOOBUF_X27_Y115_N19
\ALU_CSR[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[12]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(12));

-- Location: IOOBUF_X18_Y0_N2
\ALU_CSR[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[13]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(13));

-- Location: IOOBUF_X26_Y0_N36
\ALU_CSR[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[14]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(14));

-- Location: IOOBUF_X30_Y115_N19
\ALU_CSR[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[15]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(15));

-- Location: IOOBUF_X18_Y115_N19
\ALU_CSR[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[16]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(16));

-- Location: IOOBUF_X121_Y61_N22
\ALU_CSR[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[17]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(17));

-- Location: IOOBUF_X40_Y115_N76
\ALU_CSR[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[18]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(18));

-- Location: IOOBUF_X10_Y0_N2
\ALU_CSR[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[19]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(19));

-- Location: IOOBUF_X33_Y0_N42
\ALU_CSR[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[20]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(20));

-- Location: IOOBUF_X22_Y0_N19
\ALU_CSR[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[21]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(21));

-- Location: IOOBUF_X18_Y0_N53
\ALU_CSR[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[22]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(22));

-- Location: IOOBUF_X20_Y115_N2
\ALU_CSR[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[23]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(23));

-- Location: IOOBUF_X121_Y76_N5
\ALU_CSR[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[24]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(24));

-- Location: IOOBUF_X26_Y115_N53
\ALU_CSR[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[25]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(25));

-- Location: IOOBUF_X121_Y79_N22
\ALU_CSR[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[26]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(26));

-- Location: IOOBUF_X26_Y0_N53
\ALU_CSR[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[27]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(27));

-- Location: IOOBUF_X30_Y0_N19
\ALU_CSR[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[28]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(28));

-- Location: IOOBUF_X84_Y0_N36
\ALU_CSR[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[29]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(29));

-- Location: IOOBUF_X39_Y0_N53
\ALU_CSR[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[30]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(30));

-- Location: IOOBUF_X79_Y0_N19
\ALU_CSR[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[31]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_CSR(31));

-- Location: IOOBUF_X121_Y72_N39
\ALU_MAR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[0]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(0));

-- Location: IOOBUF_X77_Y0_N53
\ALU_MAR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[1]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(1));

-- Location: IOOBUF_X54_Y0_N53
\ALU_MAR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[2]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(2));

-- Location: IOOBUF_X77_Y0_N2
\ALU_MAR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[3]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(3));

-- Location: IOOBUF_X54_Y115_N2
\ALU_MAR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[4]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(4));

-- Location: IOOBUF_X121_Y74_N62
\ALU_MAR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[5]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(5));

-- Location: IOOBUF_X121_Y69_N56
\ALU_MAR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[6]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(6));

-- Location: IOOBUF_X82_Y0_N42
\ALU_MAR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[7]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(7));

-- Location: IOOBUF_X54_Y0_N2
\ALU_MAR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[8]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(8));

-- Location: IOOBUF_X69_Y115_N19
\ALU_MAR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[9]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(9));

-- Location: IOOBUF_X69_Y115_N2
\ALU_MAR[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[10]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(10));

-- Location: IOOBUF_X46_Y115_N53
\ALU_MAR[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[11]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(11));

-- Location: IOOBUF_X102_Y0_N53
\ALU_MAR[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[12]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(12));

-- Location: IOOBUF_X73_Y0_N76
\ALU_MAR[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[13]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(13));

-- Location: IOOBUF_X90_Y0_N76
\ALU_MAR[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[14]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(14));

-- Location: IOOBUF_X121_Y84_N39
\ALU_MAR[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[15]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(15));

-- Location: IOOBUF_X44_Y115_N53
\ALU_MAR[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[16]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(16));

-- Location: IOOBUF_X121_Y93_N56
\ALU_MAR[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[17]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(17));

-- Location: IOOBUF_X67_Y0_N36
\ALU_MAR[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[18]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(18));

-- Location: IOOBUF_X94_Y0_N2
\ALU_MAR[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[19]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(19));

-- Location: IOOBUF_X65_Y115_N42
\ALU_MAR[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[20]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(20));

-- Location: IOOBUF_X48_Y0_N93
\ALU_MAR[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[21]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(21));

-- Location: IOOBUF_X107_Y0_N76
\ALU_MAR[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[22]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(22));

-- Location: IOOBUF_X65_Y0_N59
\ALU_MAR[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[23]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(23));

-- Location: IOOBUF_X100_Y0_N19
\ALU_MAR[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[24]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(24));

-- Location: IOOBUF_X42_Y115_N36
\ALU_MAR[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[25]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(25));

-- Location: IOOBUF_X121_Y21_N62
\ALU_MAR[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[26]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(26));

-- Location: IOOBUF_X50_Y115_N2
\ALU_MAR[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[27]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(27));

-- Location: IOOBUF_X67_Y115_N53
\ALU_MAR[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[28]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(28));

-- Location: IOOBUF_X121_Y82_N96
\ALU_MAR[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[29]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(29));

-- Location: IOOBUF_X22_Y0_N36
\ALU_MAR[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[30]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(30));

-- Location: IOOBUF_X46_Y0_N53
\ALU_MAR[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[31]$latch~combout\,
	devoe => ww_devoe,
	o => ww_ALU_MAR(31));

-- Location: IOOBUF_X73_Y115_N42
\AddrMode32o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[0]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode32o(0));

-- Location: IOOBUF_X121_Y89_N79
\AddrMode32o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[1]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode32o(1));

-- Location: IOOBUF_X26_Y115_N2
\AddrMode32o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[2]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode32o(2));

-- Location: IOOBUF_X98_Y0_N76
\AddrMode32o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[3]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode32o(3));

-- Location: IOOBUF_X98_Y0_N59
\AddrMode32o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[4]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode32o(4));

-- Location: IOOBUF_X75_Y115_N53
\AddrMode32o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[5]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode32o(5));

-- Location: IOOBUF_X92_Y115_N53
\AddrMode32o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(6));

-- Location: IOOBUF_X82_Y115_N42
\AddrMode32o[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(7));

-- Location: IOOBUF_X18_Y115_N2
\AddrMode32o[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(8));

-- Location: IOOBUF_X121_Y94_N22
\AddrMode32o[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(9));

-- Location: IOOBUF_X121_Y14_N56
\AddrMode32o[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(10));

-- Location: IOOBUF_X84_Y115_N19
\AddrMode32o[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(11));

-- Location: IOOBUF_X84_Y115_N2
\AddrMode32o[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(12));

-- Location: IOOBUF_X10_Y115_N36
\AddrMode32o[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(13));

-- Location: IOOBUF_X121_Y94_N5
\AddrMode32o[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(14));

-- Location: IOOBUF_X107_Y115_N42
\AddrMode32o[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(15));

-- Location: IOOBUF_X82_Y115_N59
\AddrMode32o[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(16));

-- Location: IOOBUF_X111_Y115_N2
\AddrMode32o[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(17));

-- Location: IOOBUF_X104_Y115_N19
\AddrMode32o[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(18));

-- Location: IOOBUF_X54_Y0_N36
\AddrMode32o[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(19));

-- Location: IOOBUF_X96_Y115_N36
\AddrMode32o[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(20));

-- Location: IOOBUF_X107_Y115_N76
\AddrMode32o[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(21));

-- Location: IOOBUF_X14_Y115_N36
\AddrMode32o[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(22));

-- Location: IOOBUF_X110_Y115_N19
\AddrMode32o[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(23));

-- Location: IOOBUF_X100_Y115_N2
\AddrMode32o[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(24));

-- Location: IOOBUF_X111_Y0_N36
\AddrMode32o[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(25));

-- Location: IOOBUF_X104_Y115_N36
\AddrMode32o[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(26));

-- Location: IOOBUF_X98_Y115_N59
\AddrMode32o[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(27));

-- Location: IOOBUF_X121_Y91_N5
\AddrMode32o[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(28));

-- Location: IOOBUF_X90_Y115_N59
\AddrMode32o[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(29));

-- Location: IOOBUF_X8_Y115_N76
\AddrMode32o[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(30));

-- Location: IOOBUF_X107_Y0_N42
\AddrMode32o[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode32o(31));

-- Location: IOOBUF_X121_Y79_N5
\AddrMode34o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[25]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode34o(0));

-- Location: IOOBUF_X90_Y0_N42
\AddrMode34o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[26]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode34o(1));

-- Location: IOOBUF_X40_Y115_N93
\AddrMode34o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[27]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode34o(2));

-- Location: IOOBUF_X17_Y0_N76
\AddrMode34o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[28]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode34o(3));

-- Location: IOOBUF_X12_Y0_N36
\AddrMode34o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[29]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode34o(4));

-- Location: IOOBUF_X77_Y115_N2
\AddrMode34o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR_ALU[5]~input_o\,
	devoe => ww_devoe,
	o => ww_AddrMode34o(5));

-- Location: IOOBUF_X82_Y115_N76
\AddrMode34o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(6));

-- Location: IOOBUF_X102_Y115_N19
\AddrMode34o[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(7));

-- Location: IOOBUF_X90_Y115_N42
\AddrMode34o[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(8));

-- Location: IOOBUF_X107_Y0_N93
\AddrMode34o[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(9));

-- Location: IOOBUF_X12_Y115_N2
\AddrMode34o[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(10));

-- Location: IOOBUF_X12_Y115_N19
\AddrMode34o[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(11));

-- Location: IOOBUF_X121_Y82_N45
\AddrMode34o[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(12));

-- Location: IOOBUF_X17_Y115_N76
\AddrMode34o[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(13));

-- Location: IOOBUF_X88_Y115_N2
\AddrMode34o[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(14));

-- Location: IOOBUF_X98_Y115_N42
\AddrMode34o[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(15));

-- Location: IOOBUF_X65_Y115_N59
\AddrMode34o[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(16));

-- Location: IOOBUF_X121_Y93_N5
\AddrMode34o[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(17));

-- Location: IOOBUF_X113_Y115_N53
\AddrMode34o[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(18));

-- Location: IOOBUF_X121_Y16_N22
\AddrMode34o[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(19));

-- Location: IOOBUF_X110_Y115_N2
\AddrMode34o[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(20));

-- Location: IOOBUF_X52_Y115_N2
\AddrMode34o[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(21));

-- Location: IOOBUF_X107_Y115_N93
\AddrMode34o[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(22));

-- Location: IOOBUF_X96_Y115_N53
\AddrMode34o[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(23));

-- Location: IOOBUF_X113_Y0_N19
\AddrMode34o[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(24));

-- Location: IOOBUF_X86_Y115_N19
\AddrMode34o[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(25));

-- Location: IOOBUF_X113_Y115_N19
\AddrMode34o[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(26));

-- Location: IOOBUF_X104_Y0_N2
\AddrMode34o[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(27));

-- Location: IOOBUF_X88_Y115_N36
\AddrMode34o[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(28));

-- Location: IOOBUF_X121_Y91_N39
\AddrMode34o[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(29));

-- Location: IOOBUF_X121_Y91_N22
\AddrMode34o[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(30));

-- Location: IOOBUF_X86_Y115_N36
\AddrMode34o[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AddrMode34o(31));

-- Location: IOOBUF_X121_Y24_N22
\AdderResulto[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(0),
	devoe => ww_devoe,
	o => ww_AdderResulto(0));

-- Location: IOOBUF_X84_Y115_N53
\AdderResulto[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(1),
	devoe => ww_devoe,
	o => ww_AdderResulto(1));

-- Location: IOOBUF_X121_Y74_N96
\AdderResulto[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(2),
	devoe => ww_devoe,
	o => ww_AdderResulto(2));

-- Location: IOOBUF_X121_Y61_N5
\AdderResulto[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(3),
	devoe => ww_devoe,
	o => ww_AdderResulto(3));

-- Location: IOOBUF_X92_Y0_N2
\AdderResulto[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(4),
	devoe => ww_devoe,
	o => ww_AdderResulto(4));

-- Location: IOOBUF_X48_Y115_N76
\AdderResulto[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(5),
	devoe => ww_devoe,
	o => ww_AdderResulto(5));

-- Location: IOOBUF_X121_Y76_N56
\AdderResulto[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(6),
	devoe => ww_devoe,
	o => ww_AdderResulto(6));

-- Location: IOOBUF_X111_Y0_N2
\AdderResulto[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(7),
	devoe => ww_devoe,
	o => ww_AdderResulto(7));

-- Location: IOOBUF_X86_Y0_N19
\AdderResulto[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(8),
	devoe => ww_devoe,
	o => ww_AdderResulto(8));

-- Location: IOOBUF_X92_Y115_N2
\AdderResulto[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(9),
	devoe => ww_devoe,
	o => ww_AdderResulto(9));

-- Location: IOOBUF_X40_Y0_N42
\AdderResulto[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(10),
	devoe => ww_devoe,
	o => ww_AdderResulto(10));

-- Location: IOOBUF_X121_Y64_N39
\AdderResulto[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(11),
	devoe => ww_devoe,
	o => ww_AdderResulto(11));

-- Location: IOOBUF_X121_Y26_N5
\AdderResulto[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(12),
	devoe => ww_devoe,
	o => ww_AdderResulto(12));

-- Location: IOOBUF_X121_Y13_N96
\AdderResulto[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(13),
	devoe => ww_devoe,
	o => ww_AdderResulto(13));

-- Location: IOOBUF_X121_Y13_N79
\AdderResulto[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(14),
	devoe => ww_devoe,
	o => ww_AdderResulto(14));

-- Location: IOOBUF_X39_Y115_N19
\AdderResulto[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(15),
	devoe => ww_devoe,
	o => ww_AdderResulto(15));

-- Location: IOOBUF_X37_Y0_N53
\AdderResulto[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(16),
	devoe => ww_devoe,
	o => ww_AdderResulto(16));

-- Location: IOOBUF_X39_Y115_N53
\AdderResulto[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(17),
	devoe => ww_devoe,
	o => ww_AdderResulto(17));

-- Location: IOOBUF_X92_Y0_N53
\AdderResulto[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(18),
	devoe => ww_devoe,
	o => ww_AdderResulto(18));

-- Location: IOOBUF_X121_Y72_N22
\AdderResulto[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(19),
	devoe => ww_devoe,
	o => ww_AdderResulto(19));

-- Location: IOOBUF_X121_Y21_N45
\AdderResulto[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(20),
	devoe => ww_devoe,
	o => ww_AdderResulto(20));

-- Location: IOOBUF_X40_Y0_N93
\AdderResulto[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(21),
	devoe => ww_devoe,
	o => ww_AdderResulto(21));

-- Location: IOOBUF_X84_Y0_N2
\AdderResulto[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(22),
	devoe => ww_devoe,
	o => ww_AdderResulto(22));

-- Location: IOOBUF_X121_Y67_N45
\AdderResulto[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(23),
	devoe => ww_devoe,
	o => ww_AdderResulto(23));

-- Location: IOOBUF_X40_Y0_N76
\AdderResulto[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(24),
	devoe => ww_devoe,
	o => ww_AdderResulto(24));

-- Location: IOOBUF_X18_Y115_N53
\AdderResulto[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(25),
	devoe => ww_devoe,
	o => ww_AdderResulto(25));

-- Location: IOOBUF_X121_Y13_N45
\AdderResulto[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(26),
	devoe => ww_devoe,
	o => ww_AdderResulto(26));

-- Location: IOOBUF_X35_Y115_N2
\AdderResulto[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(27),
	devoe => ww_devoe,
	o => ww_AdderResulto(27));

-- Location: IOOBUF_X121_Y22_N39
\AdderResulto[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(28),
	devoe => ww_devoe,
	o => ww_AdderResulto(28));

-- Location: IOOBUF_X121_Y70_N22
\AdderResulto[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(29),
	devoe => ww_devoe,
	o => ww_AdderResulto(29));

-- Location: IOOBUF_X27_Y0_N36
\AdderResulto[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(30),
	devoe => ww_devoe,
	o => ww_AdderResulto(30));

-- Location: IOOBUF_X71_Y115_N2
\AdderResulto[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(31),
	devoe => ww_devoe,
	o => ww_AdderResulto(31));

-- Location: IOOBUF_X96_Y0_N53
\MulResulto[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32A|Carry~0_combout\,
	devoe => ww_devoe,
	o => ww_MulResulto(0));

-- Location: IOOBUF_X111_Y115_N53
\MulResulto[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32A|Result\(1),
	devoe => ww_devoe,
	o => ww_MulResulto(1));

-- Location: IOOBUF_X10_Y115_N53
\MulResulto[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32B|ALT_INV_Carry~0_combout\,
	devoe => ww_devoe,
	o => ww_MulResulto(2));

-- Location: IOOBUF_X84_Y0_N19
\MulResulto[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32B|Result\(3),
	devoe => ww_devoe,
	o => ww_MulResulto(3));

-- Location: IOOBUF_X121_Y14_N22
\MulResulto[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32B|Result\(4),
	devoe => ww_devoe,
	o => ww_MulResulto(4));

-- Location: IOOBUF_X121_Y24_N39
\MulResulto[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32B|Result\(5),
	devoe => ww_devoe,
	o => ww_MulResulto(5));

-- Location: IOOBUF_X121_Y87_N5
\MulResulto[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32C|ALT_INV_Carry~0_combout\,
	devoe => ww_devoe,
	o => ww_MulResulto(6));

-- Location: IOOBUF_X121_Y69_N5
\MulResulto[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32C|Result[7]~0_combout\,
	devoe => ww_devoe,
	o => ww_MulResulto(7));

-- Location: IOOBUF_X121_Y87_N56
\MulResulto[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32C|Result\(8),
	devoe => ww_devoe,
	o => ww_MulResulto(8));

-- Location: IOOBUF_X121_Y87_N22
\MulResulto[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32C|Result\(9),
	devoe => ww_devoe,
	o => ww_MulResulto(9));

-- Location: IOOBUF_X121_Y70_N39
\MulResulto[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32C|ALT_INV_Result\(10),
	devoe => ww_devoe,
	o => ww_MulResulto(10));

-- Location: IOOBUF_X121_Y82_N62
\MulResulto[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32C|Result\(11),
	devoe => ww_devoe,
	o => ww_MulResulto(11));

-- Location: IOOBUF_X110_Y115_N36
\MulResulto[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32C|Result\(12),
	devoe => ww_devoe,
	o => ww_MulResulto(12));

-- Location: IOOBUF_X121_Y77_N22
\MulResulto[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32C|Result\(13),
	devoe => ww_devoe,
	o => ww_MulResulto(13));

-- Location: IOOBUF_X121_Y70_N56
\MulResulto[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|ALT_INV_Carry~0_combout\,
	devoe => ww_devoe,
	o => ww_MulResulto(14));

-- Location: IOOBUF_X121_Y79_N39
\MulResulto[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(15),
	devoe => ww_devoe,
	o => ww_MulResulto(15));

-- Location: IOOBUF_X121_Y13_N62
\MulResulto[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(16),
	devoe => ww_devoe,
	o => ww_MulResulto(16));

-- Location: IOOBUF_X121_Y77_N39
\MulResulto[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(17),
	devoe => ww_devoe,
	o => ww_MulResulto(17));

-- Location: IOOBUF_X121_Y77_N56
\MulResulto[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|ALT_INV_Result\(18),
	devoe => ww_devoe,
	o => ww_MulResulto(18));

-- Location: IOOBUF_X121_Y74_N79
\MulResulto[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(19),
	devoe => ww_devoe,
	o => ww_MulResulto(19));

-- Location: IOOBUF_X121_Y17_N22
\MulResulto[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(20),
	devoe => ww_devoe,
	o => ww_MulResulto(20));

-- Location: IOOBUF_X102_Y115_N53
\MulResulto[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(21),
	devoe => ww_devoe,
	o => ww_MulResulto(21));

-- Location: IOOBUF_X121_Y22_N22
\MulResulto[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|ALT_INV_Result\(22),
	devoe => ww_devoe,
	o => ww_MulResulto(22));

-- Location: IOOBUF_X121_Y16_N39
\MulResulto[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(23),
	devoe => ww_devoe,
	o => ww_MulResulto(23));

-- Location: IOOBUF_X121_Y22_N56
\MulResulto[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(24),
	devoe => ww_devoe,
	o => ww_MulResulto(24));

-- Location: IOOBUF_X121_Y63_N39
\MulResulto[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(25),
	devoe => ww_devoe,
	o => ww_MulResulto(25));

-- Location: IOOBUF_X121_Y70_N5
\MulResulto[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|ALT_INV_Result\(26),
	devoe => ww_devoe,
	o => ww_MulResulto(26));

-- Location: IOOBUF_X96_Y115_N2
\MulResulto[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(27),
	devoe => ww_devoe,
	o => ww_MulResulto(27));

-- Location: IOOBUF_X121_Y91_N56
\MulResulto[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(28),
	devoe => ww_devoe,
	o => ww_MulResulto(28));

-- Location: IOOBUF_X121_Y17_N5
\MulResulto[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(29),
	devoe => ww_devoe,
	o => ww_MulResulto(29));

-- Location: IOOBUF_X121_Y72_N56
\MulResulto[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|ALT_INV_Result\(30),
	devoe => ww_devoe,
	o => ww_MulResulto(30));

-- Location: IOOBUF_X104_Y0_N36
\MulResulto[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mul|Add32D|Result\(31),
	devoe => ww_devoe,
	o => ww_MulResulto(31));

-- Location: IOOBUF_X44_Y115_N36
\LSRRegistero[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D0~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(0));

-- Location: IOOBUF_X121_Y85_N5
\LSRRegistero[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D1~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(1));

-- Location: IOOBUF_X12_Y0_N53
\LSRRegistero[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D2~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(2));

-- Location: IOOBUF_X20_Y0_N36
\LSRRegistero[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D3~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(3));

-- Location: IOOBUF_X17_Y115_N42
\LSRRegistero[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D4~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(4));

-- Location: IOOBUF_X10_Y115_N2
\LSRRegistero[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D5~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(5));

-- Location: IOOBUF_X52_Y0_N19
\LSRRegistero[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D6~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(6));

-- Location: IOOBUF_X86_Y0_N2
\LSRRegistero[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D7~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(7));

-- Location: IOOBUF_X77_Y115_N19
\LSRRegistero[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D8~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(8));

-- Location: IOOBUF_X42_Y115_N19
\LSRRegistero[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D9~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(9));

-- Location: IOOBUF_X67_Y0_N19
\LSRRegistero[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D10~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(10));

-- Location: IOOBUF_X25_Y115_N59
\LSRRegistero[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D11~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(11));

-- Location: IOOBUF_X121_Y63_N56
\LSRRegistero[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D12~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(12));

-- Location: IOOBUF_X12_Y115_N36
\LSRRegistero[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D13~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(13));

-- Location: IOOBUF_X84_Y0_N53
\LSRRegistero[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D14~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(14));

-- Location: IOOBUF_X121_Y84_N56
\LSRRegistero[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D15~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(15));

-- Location: IOOBUF_X10_Y0_N36
\LSRRegistero[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D16~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(16));

-- Location: IOOBUF_X121_Y76_N39
\LSRRegistero[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D17~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(17));

-- Location: IOOBUF_X75_Y115_N36
\LSRRegistero[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D18~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(18));

-- Location: IOOBUF_X44_Y0_N53
\LSRRegistero[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D19~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(19));

-- Location: IOOBUF_X37_Y115_N36
\LSRRegistero[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D20~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(20));

-- Location: IOOBUF_X88_Y0_N19
\LSRRegistero[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D21~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(21));

-- Location: IOOBUF_X17_Y115_N93
\LSRRegistero[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D22~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(22));

-- Location: IOOBUF_X102_Y0_N2
\LSRRegistero[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D23~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(23));

-- Location: IOOBUF_X44_Y115_N2
\LSRRegistero[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D24~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(24));

-- Location: IOOBUF_X75_Y0_N19
\LSRRegistero[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D25~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(25));

-- Location: IOOBUF_X121_Y16_N5
\LSRRegistero[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D26~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(26));

-- Location: IOOBUF_X121_Y89_N62
\LSRRegistero[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D27~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(27));

-- Location: IOOBUF_X121_Y60_N96
\LSRRegistero[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D28~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(28));

-- Location: IOOBUF_X121_Y67_N62
\LSRRegistero[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D29~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(29));

-- Location: IOOBUF_X14_Y115_N53
\LSRRegistero[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D30~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(30));

-- Location: IOOBUF_X88_Y115_N53
\LSRRegistero[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LSR|D31~q\,
	devoe => ww_devoe,
	o => ww_LSRRegistero(31));

-- Location: IOOBUF_X14_Y0_N36
\LSRegistero[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D0~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(0));

-- Location: IOOBUF_X90_Y0_N93
\LSRegistero[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D1~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(1));

-- Location: IOOBUF_X37_Y115_N19
\LSRegistero[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D2~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(2));

-- Location: IOOBUF_X8_Y0_N42
\LSRegistero[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D3~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(3));

-- Location: IOOBUF_X22_Y115_N36
\LSRegistero[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D4~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(4));

-- Location: IOOBUF_X20_Y115_N19
\LSRegistero[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D5~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(5));

-- Location: IOOBUF_X121_Y84_N5
\LSRegistero[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D6~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(6));

-- Location: IOOBUF_X12_Y0_N19
\LSRegistero[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D7~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(7));

-- Location: IOOBUF_X121_Y82_N79
\LSRegistero[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D8~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(8));

-- Location: IOOBUF_X65_Y115_N76
\LSRegistero[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D9~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(9));

-- Location: IOOBUF_X100_Y0_N36
\LSRegistero[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D10~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(10));

-- Location: IOOBUF_X8_Y0_N93
\LSRegistero[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D11~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(11));

-- Location: IOOBUF_X33_Y115_N93
\LSRegistero[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D12~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(12));

-- Location: IOOBUF_X121_Y61_N39
\LSRegistero[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D13~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(13));

-- Location: IOOBUF_X121_Y26_N22
\LSRegistero[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D14~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(14));

-- Location: IOOBUF_X121_Y16_N56
\LSRegistero[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D15~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(15));

-- Location: IOOBUF_X121_Y67_N79
\LSRegistero[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D16~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(16));

-- Location: IOOBUF_X22_Y115_N53
\LSRegistero[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D17~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(17));

-- Location: IOOBUF_X121_Y17_N39
\LSRegistero[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D18~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(18));

-- Location: IOOBUF_X110_Y0_N2
\LSRegistero[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D19~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(19));

-- Location: IOOBUF_X27_Y0_N2
\LSRegistero[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D20~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(20));

-- Location: IOOBUF_X121_Y85_N56
\LSRegistero[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D21~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(21));

-- Location: IOOBUF_X22_Y0_N53
\LSRegistero[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D22~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(22));

-- Location: IOOBUF_X26_Y0_N2
\LSRegistero[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D23~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(23));

-- Location: IOOBUF_X25_Y0_N59
\LSRegistero[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D24~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(24));

-- Location: IOOBUF_X121_Y21_N96
\LSRegistero[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D25~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(25));

-- Location: IOOBUF_X18_Y0_N36
\LSRegistero[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D26~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(26));

-- Location: IOOBUF_X30_Y0_N53
\LSRegistero[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D27~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(27));

-- Location: IOOBUF_X121_Y77_N5
\LSRegistero[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D28~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(28));

-- Location: IOOBUF_X30_Y0_N36
\LSRegistero[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D29~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(29));

-- Location: IOOBUF_X121_Y57_N56
\LSRegistero[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D30~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(30));

-- Location: IOOBUF_X44_Y0_N19
\LSRegistero[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LS|D31~q\,
	devoe => ww_devoe,
	o => ww_LSRegistero(31));

-- Location: IOOBUF_X75_Y0_N2
\ASRRegistero[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D0~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(0));

-- Location: IOOBUF_X75_Y0_N36
\ASRRegistero[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D1~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(1));

-- Location: IOOBUF_X104_Y115_N2
\ASRRegistero[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D2~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(2));

-- Location: IOOBUF_X10_Y0_N19
\ASRRegistero[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D3~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(3));

-- Location: IOOBUF_X121_Y26_N56
\ASRRegistero[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D4~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(4));

-- Location: IOOBUF_X96_Y0_N19
\ASRRegistero[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D5~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(5));

-- Location: IOOBUF_X121_Y67_N96
\ASRRegistero[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D6~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(6));

-- Location: IOOBUF_X14_Y0_N19
\ASRRegistero[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D7~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(7));

-- Location: IOOBUF_X35_Y0_N2
\ASRRegistero[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D8~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(8));

-- Location: IOOBUF_X88_Y0_N2
\ASRRegistero[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D9~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(9));

-- Location: IOOBUF_X111_Y0_N53
\ASRRegistero[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D10~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(10));

-- Location: IOOBUF_X33_Y0_N93
\ASRRegistero[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D11~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(11));

-- Location: IOOBUF_X17_Y0_N93
\ASRRegistero[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D12~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(12));

-- Location: IOOBUF_X121_Y85_N22
\ASRRegistero[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D13~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(13));

-- Location: IOOBUF_X10_Y115_N19
\ASRRegistero[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D14~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(14));

-- Location: IOOBUF_X121_Y28_N79
\ASRRegistero[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D15~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(15));

-- Location: IOOBUF_X14_Y0_N2
\ASRRegistero[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D16~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(16));

-- Location: IOOBUF_X35_Y115_N19
\ASRRegistero[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D17~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(17));

-- Location: IOOBUF_X37_Y0_N19
\ASRRegistero[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D18~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(18));

-- Location: IOOBUF_X8_Y0_N59
\ASRRegistero[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D19~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(19));

-- Location: IOOBUF_X40_Y0_N59
\ASRRegistero[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D20~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(20));

-- Location: IOOBUF_X96_Y0_N2
\ASRRegistero[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D21~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(21));

-- Location: IOOBUF_X17_Y0_N42
\ASRRegistero[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D22~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(22));

-- Location: IOOBUF_X39_Y0_N2
\ASRRegistero[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D23~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(23));

-- Location: IOOBUF_X22_Y115_N2
\ASRRegistero[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D24~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(24));

-- Location: IOOBUF_X86_Y115_N53
\ASRRegistero[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D25~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(25));

-- Location: IOOBUF_X121_Y69_N39
\ASRRegistero[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D26~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(26));

-- Location: IOOBUF_X20_Y115_N53
\ASRRegistero[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D27~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(27));

-- Location: IOOBUF_X25_Y115_N93
\ASRRegistero[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D28~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(28));

-- Location: IOOBUF_X14_Y0_N53
\ASRRegistero[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D29~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(29));

-- Location: IOOBUF_X14_Y115_N19
\ASRRegistero[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D30~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(30));

-- Location: IOOBUF_X42_Y0_N53
\ASRRegistero[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ASR|D31~q\,
	devoe => ww_devoe,
	o => ww_ASRRegistero(31));

-- Location: IOOBUF_X92_Y115_N19
\ALU_Control[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ALU_Control(0));

-- Location: IOOBUF_X79_Y115_N53
\ALU_Control[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ALU_Control(1));

-- Location: IOOBUF_X73_Y115_N59
\ALU_Control[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result\(31),
	devoe => ww_devoe,
	o => ww_ALU_Control(2));

-- Location: IOOBUF_X52_Y0_N2
\ALU_Control[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Carryout~combout\,
	devoe => ww_devoe,
	o => ww_ALU_Control(3));

-- Location: IOIBUF_X71_Y0_N52
\Control_ALU[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(1),
	o => \Control_ALU[1]~input_o\);

-- Location: IOIBUF_X121_Y87_N38
\Control_ALU[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(3),
	o => \Control_ALU[3]~input_o\);

-- Location: IOIBUF_X104_Y0_N52
\Control_ALU[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(26),
	o => \Control_ALU[26]~input_o\);

-- Location: IOIBUF_X35_Y0_N18
\Control_ALU[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(25),
	o => \Control_ALU[25]~input_o\);

-- Location: IOIBUF_X42_Y0_N35
\Control_ALU[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(16),
	o => \Control_ALU[16]~input_o\);

-- Location: IOIBUF_X42_Y0_N18
\Control_ALU[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(17),
	o => \Control_ALU[17]~input_o\);

-- Location: LABCELL_X42_Y40_N48
\ALU_Registers[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~1_combout\ = ( !\Control_ALU[16]~input_o\ & ( !\Control_ALU[17]~input_o\ & ( (!\Control_ALU[26]~input_o\ & !\Control_ALU[25]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[26]~input_o\,
	datac => \ALT_INV_Control_ALU[25]~input_o\,
	datae => \ALT_INV_Control_ALU[16]~input_o\,
	dataf => \ALT_INV_Control_ALU[17]~input_o\,
	combout => \ALU_Registers[31]~1_combout\);

-- Location: IOIBUF_X79_Y115_N1
\Control_ALU[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(22),
	o => \Control_ALU[22]~input_o\);

-- Location: IOIBUF_X121_Y48_N4
\Control_ALU[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(23),
	o => \Control_ALU[23]~input_o\);

-- Location: IOIBUF_X42_Y115_N52
\Control_ALU[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(13),
	o => \Control_ALU[13]~input_o\);

-- Location: IOIBUF_X121_Y43_N44
\Control_ALU[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(24),
	o => \Control_ALU[24]~input_o\);

-- Location: IOIBUF_X42_Y0_N1
\Control_ALU[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(15),
	o => \Control_ALU[15]~input_o\);

-- Location: LABCELL_X42_Y46_N3
\ALURegSelector[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- ALURegSelector(1) = ( \Control_ALU[15]~input_o\ ) # ( !\Control_ALU[15]~input_o\ & ( \Control_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[15]~input_o\,
	combout => ALURegSelector(1));

-- Location: IOIBUF_X121_Y48_N21
\Control_ALU[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(31),
	o => \Control_ALU[31]~input_o\);

-- Location: LABCELL_X42_Y46_N33
\ALU_Registers[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~2_combout\ = ( !ALURegSelector(1) & ( !\Control_ALU[31]~input_o\ & ( (!\Control_ALU[22]~input_o\ & (!\Control_ALU[23]~input_o\ & !\Control_ALU[13]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[22]~input_o\,
	datac => \ALT_INV_Control_ALU[23]~input_o\,
	datad => \ALT_INV_Control_ALU[13]~input_o\,
	datae => ALT_INV_ALURegSelector(1),
	dataf => \ALT_INV_Control_ALU[31]~input_o\,
	combout => \ALU_Registers[31]~2_combout\);

-- Location: MLABCELL_X41_Y46_N30
\ALU_Registers[31]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~3_combout\ = ( \ALU_Registers[31]~2_combout\ & ( ((!\ALU_Registers[31]~1_combout\) # (\Control_ALU[3]~input_o\)) # (\Control_ALU[1]~input_o\) ) ) # ( !\ALU_Registers[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[1]~input_o\,
	datab => \ALT_INV_Control_ALU[3]~input_o\,
	datad => \ALT_INV_ALU_Registers[31]~1_combout\,
	dataf => \ALT_INV_ALU_Registers[31]~2_combout\,
	combout => \ALU_Registers[31]~3_combout\);

-- Location: IOIBUF_X121_Y43_N61
\Reloj~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reloj,
	o => \Reloj~input_o\);

-- Location: CLKCTRL_G11
\Reloj~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Reloj~input_o\,
	outclk => \Reloj~inputCLKENA0_outclk\);

-- Location: IOIBUF_X121_Y45_N38
\Registers_ALU[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(0),
	o => \Registers_ALU[0]~input_o\);

-- Location: IOIBUF_X39_Y0_N35
\Control_ALU[36]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(36),
	o => \Control_ALU[36]~input_o\);

-- Location: LABCELL_X42_Y43_N42
\LSRDataIn[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(0) = ( LSRDataIn(0) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[0]~input_o\) ) ) # ( !LSRDataIn(0) & ( (\Registers_ALU[0]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(0),
	combout => LSRDataIn(0));

-- Location: LABCELL_X42_Y43_N48
\ASR|D0~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D0~feeder_combout\ = ( LSRDataIn(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(0),
	combout => \ASR|D0~feeder_combout\);

-- Location: IOIBUF_X121_Y51_N61
\Registers_ALU[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(1),
	o => \Registers_ALU[1]~input_o\);

-- Location: MLABCELL_X41_Y45_N24
\LSRDataIn[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(1) = (!\Control_ALU[36]~input_o\ & ((LSRDataIn(1)))) # (\Control_ALU[36]~input_o\ & (\Registers_ALU[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => ALT_INV_LSRDataIn(1),
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(1));

-- Location: MLABCELL_X41_Y45_N0
\ASR|D1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D1~feeder_combout\ = ( LSRDataIn(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(1),
	combout => \ASR|D1~feeder_combout\);

-- Location: IOIBUF_X121_Y45_N4
\Registers_ALU[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(2),
	o => \Registers_ALU[2]~input_o\);

-- Location: LABCELL_X42_Y48_N3
\LSRDataIn[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(2) = ( LSRDataIn(2) & ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[2]~input_o\ ) ) ) # ( !LSRDataIn(2) & ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[2]~input_o\ ) ) ) # ( LSRDataIn(2) & ( !\Control_ALU[36]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datae => ALT_INV_LSRDataIn(2),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(2));

-- Location: MLABCELL_X41_Y43_N57
\ASR|D2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D2~feeder_combout\ = ( LSRDataIn(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(2),
	combout => \ASR|D2~feeder_combout\);

-- Location: IOIBUF_X121_Y46_N38
\Registers_ALU[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(3),
	o => \Registers_ALU[3]~input_o\);

-- Location: LABCELL_X42_Y48_N6
\LSRDataIn[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(3) = ( LSRDataIn(3) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[3]~input_o\) ) ) # ( !LSRDataIn(3) & ( (\Registers_ALU[3]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[3]~input_o\,
	datac => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(3),
	combout => LSRDataIn(3));

-- Location: LABCELL_X42_Y46_N54
\ASR|D3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D3~feeder_combout\ = ( LSRDataIn(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(3),
	combout => \ASR|D3~feeder_combout\);

-- Location: IOIBUF_X121_Y43_N78
\Registers_ALU[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(4),
	o => \Registers_ALU[4]~input_o\);

-- Location: MLABCELL_X41_Y44_N36
\LSRDataIn[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(4) = (!\Control_ALU[36]~input_o\ & ((LSRDataIn(4)))) # (\Control_ALU[36]~input_o\ & (\Registers_ALU[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[36]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datad => ALT_INV_LSRDataIn(4),
	combout => LSRDataIn(4));

-- Location: MLABCELL_X41_Y44_N54
\ASR|D4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D4~feeder_combout\ = LSRDataIn(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_LSRDataIn(4),
	combout => \ASR|D4~feeder_combout\);

-- Location: IOIBUF_X121_Y48_N55
\Registers_ALU[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(5),
	o => \Registers_ALU[5]~input_o\);

-- Location: LABCELL_X38_Y44_N33
\LSRDataIn[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(5) = ( LSRDataIn(5) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[5]~input_o\) ) ) # ( !LSRDataIn(5) & ( (\Registers_ALU[5]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[5]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(5),
	combout => LSRDataIn(5));

-- Location: LABCELL_X39_Y42_N45
\ASR|D5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D5~feeder_combout\ = ( LSRDataIn(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(5),
	combout => \ASR|D5~feeder_combout\);

-- Location: IOIBUF_X121_Y43_N95
\Registers_ALU[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(6),
	o => \Registers_ALU[6]~input_o\);

-- Location: MLABCELL_X41_Y44_N51
\LSRDataIn[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(6) = ( LSRDataIn(6) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[6]~input_o\) ) ) # ( !LSRDataIn(6) & ( (\Registers_ALU[6]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datac => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(6),
	combout => LSRDataIn(6));

-- Location: LABCELL_X39_Y42_N54
\ASR|D6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D6~feeder_combout\ = ( LSRDataIn(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(6),
	combout => \ASR|D6~feeder_combout\);

-- Location: IOIBUF_X121_Y38_N4
\Registers_ALU[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(7),
	o => \Registers_ALU[7]~input_o\);

-- Location: MLABCELL_X41_Y43_N36
\LSRDataIn[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(7) = ( LSRDataIn(7) & ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[7]~input_o\ ) ) ) # ( !LSRDataIn(7) & ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[7]~input_o\ ) ) ) # ( LSRDataIn(7) & ( !\Control_ALU[36]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[7]~input_o\,
	datae => ALT_INV_LSRDataIn(7),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(7));

-- Location: LABCELL_X39_Y42_N51
\ASR|D7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D7~feeder_combout\ = ( LSRDataIn(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(7),
	combout => \ASR|D7~feeder_combout\);

-- Location: IOIBUF_X121_Y39_N38
\Registers_ALU[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(8),
	o => \Registers_ALU[8]~input_o\);

-- Location: LABCELL_X39_Y43_N33
\LSRDataIn[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(8) = ( LSRDataIn(8) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[8]~input_o\) ) ) # ( !LSRDataIn(8) & ( (\Registers_ALU[8]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[8]~input_o\,
	datac => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(8),
	combout => LSRDataIn(8));

-- Location: LABCELL_X39_Y42_N15
\ASR|D8~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D8~feeder_combout\ = ( LSRDataIn(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(8),
	combout => \ASR|D8~feeder_combout\);

-- Location: IOIBUF_X121_Y36_N44
\Registers_ALU[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(9),
	o => \Registers_ALU[9]~input_o\);

-- Location: LABCELL_X45_Y46_N57
\LSRDataIn[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(9) = ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[9]~input_o\ ) ) # ( !\Control_ALU[36]~input_o\ & ( LSRDataIn(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[9]~input_o\,
	datac => ALT_INV_LSRDataIn(9),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(9));

-- Location: LABCELL_X42_Y42_N24
\ASR|D9~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D9~feeder_combout\ = ( LSRDataIn(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(9),
	combout => \ASR|D9~feeder_combout\);

-- Location: IOIBUF_X121_Y36_N78
\Registers_ALU[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(10),
	o => \Registers_ALU[10]~input_o\);

-- Location: LABCELL_X37_Y47_N48
\LSRDataIn[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(10) = ( \Registers_ALU[10]~input_o\ & ( LSRDataIn(10) ) ) # ( !\Registers_ALU[10]~input_o\ & ( LSRDataIn(10) & ( !\Control_ALU[36]~input_o\ ) ) ) # ( \Registers_ALU[10]~input_o\ & ( !LSRDataIn(10) & ( \Control_ALU[36]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	datae => \ALT_INV_Registers_ALU[10]~input_o\,
	dataf => ALT_INV_LSRDataIn(10),
	combout => LSRDataIn(10));

-- Location: LABCELL_X37_Y44_N12
\ASR|D10~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D10~feeder_combout\ = ( LSRDataIn(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(10),
	combout => \ASR|D10~feeder_combout\);

-- Location: IOIBUF_X121_Y39_N21
\Registers_ALU[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(11),
	o => \Registers_ALU[11]~input_o\);

-- Location: LABCELL_X39_Y46_N45
\LSRDataIn[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(11) = ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[11]~input_o\ ) ) # ( !\Control_ALU[36]~input_o\ & ( LSRDataIn(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[11]~input_o\,
	datac => ALT_INV_LSRDataIn(11),
	datae => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(11));

-- Location: LABCELL_X39_Y43_N36
\ASR|D11~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D11~feeder_combout\ = ( LSRDataIn(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(11),
	combout => \ASR|D11~feeder_combout\);

-- Location: IOIBUF_X121_Y61_N55
\Registers_ALU[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(12),
	o => \Registers_ALU[12]~input_o\);

-- Location: MLABCELL_X41_Y43_N30
\LSRDataIn[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(12) = ( LSRDataIn(12) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[12]~input_o\) ) ) # ( !LSRDataIn(12) & ( (\Registers_ALU[12]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[12]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(12),
	combout => LSRDataIn(12));

-- Location: LABCELL_X39_Y43_N51
\ASR|D12~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D12~feeder_combout\ = ( LSRDataIn(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(12),
	combout => \ASR|D12~feeder_combout\);

-- Location: IOIBUF_X121_Y53_N38
\Registers_ALU[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(13),
	o => \Registers_ALU[13]~input_o\);

-- Location: MLABCELL_X41_Y46_N18
\LSRDataIn[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(13) = ( LSRDataIn(13) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[13]~input_o\) ) ) # ( !LSRDataIn(13) & ( (\Registers_ALU[13]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(13),
	combout => LSRDataIn(13));

-- Location: LABCELL_X39_Y45_N24
\ASR|D13~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D13~feeder_combout\ = ( LSRDataIn(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(13),
	combout => \ASR|D13~feeder_combout\);

-- Location: IOIBUF_X121_Y55_N4
\Registers_ALU[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(14),
	o => \Registers_ALU[14]~input_o\);

-- Location: LABCELL_X37_Y47_N33
\LSRDataIn[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(14) = ( LSRDataIn(14) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[14]~input_o\) ) ) # ( !LSRDataIn(14) & ( (\Control_ALU[36]~input_o\ & \Registers_ALU[14]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[36]~input_o\,
	datad => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => ALT_INV_LSRDataIn(14),
	combout => LSRDataIn(14));

-- Location: MLABCELL_X36_Y44_N24
\ASR|D14~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D14~feeder_combout\ = ( LSRDataIn(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(14),
	combout => \ASR|D14~feeder_combout\);

-- Location: IOIBUF_X121_Y57_N21
\Registers_ALU[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(15),
	o => \Registers_ALU[15]~input_o\);

-- Location: MLABCELL_X36_Y45_N3
\LSRDataIn[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(15) = ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[15]~input_o\ ) ) # ( !\Control_ALU[36]~input_o\ & ( LSRDataIn(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[15]~input_o\,
	datad => ALT_INV_LSRDataIn(15),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(15));

-- Location: MLABCELL_X36_Y44_N21
\ASR|D15~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D15~feeder_combout\ = ( LSRDataIn(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(15),
	combout => \ASR|D15~feeder_combout\);

-- Location: IOIBUF_X121_Y74_N44
\Registers_ALU[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(16),
	o => \Registers_ALU[16]~input_o\);

-- Location: MLABCELL_X41_Y46_N6
\LSRDataIn[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(16) = ( LSRDataIn(16) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[16]~input_o\) ) ) # ( !LSRDataIn(16) & ( (\Registers_ALU[16]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[16]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(16),
	combout => LSRDataIn(16));

-- Location: MLABCELL_X41_Y43_N0
\ASR|D16~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D16~feeder_combout\ = ( LSRDataIn(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(16),
	combout => \ASR|D16~feeder_combout\);

-- Location: IOIBUF_X121_Y55_N38
\Registers_ALU[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(17),
	o => \Registers_ALU[17]~input_o\);

-- Location: LABCELL_X37_Y47_N36
\LSRDataIn[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(17) = ( LSRDataIn(17) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[17]~input_o\) ) ) # ( !LSRDataIn(17) & ( (\Registers_ALU[17]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[17]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	datae => ALT_INV_LSRDataIn(17),
	combout => LSRDataIn(17));

-- Location: LABCELL_X37_Y43_N51
\ASR|D17~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D17~feeder_combout\ = ( LSRDataIn(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(17),
	combout => \ASR|D17~feeder_combout\);

-- Location: IOIBUF_X121_Y28_N95
\Registers_ALU[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(18),
	o => \Registers_ALU[18]~input_o\);

-- Location: MLABCELL_X41_Y45_N36
\LSRDataIn[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(18) = ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[18]~input_o\ ) ) # ( !\Control_ALU[36]~input_o\ & ( LSRDataIn(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[18]~input_o\,
	datad => ALT_INV_LSRDataIn(18),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(18));

-- Location: MLABCELL_X41_Y43_N48
\ASR|D18~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D18~feeder_combout\ = ( LSRDataIn(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(18),
	combout => \ASR|D18~feeder_combout\);

-- Location: IOIBUF_X121_Y60_N78
\Registers_ALU[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(19),
	o => \Registers_ALU[19]~input_o\);

-- Location: MLABCELL_X41_Y43_N15
\LSRDataIn[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(19) = ( \Control_ALU[36]~input_o\ & ( LSRDataIn(19) & ( \Registers_ALU[19]~input_o\ ) ) ) # ( !\Control_ALU[36]~input_o\ & ( LSRDataIn(19) ) ) # ( \Control_ALU[36]~input_o\ & ( !LSRDataIn(19) & ( \Registers_ALU[19]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	datae => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(19),
	combout => LSRDataIn(19));

-- Location: MLABCELL_X41_Y43_N27
\ASR|D19~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D19~feeder_combout\ = ( LSRDataIn(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(19),
	combout => \ASR|D19~feeder_combout\);

-- Location: IOIBUF_X121_Y31_N55
\Registers_ALU[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(20),
	o => \Registers_ALU[20]~input_o\);

-- Location: MLABCELL_X41_Y43_N45
\LSRDataIn[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(20) = ( LSRDataIn(20) & ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[20]~input_o\ ) ) ) # ( !LSRDataIn(20) & ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[20]~input_o\ ) ) ) # ( LSRDataIn(20) & ( !\Control_ALU[36]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[20]~input_o\,
	datae => ALT_INV_LSRDataIn(20),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(20));

-- Location: LABCELL_X39_Y43_N6
\ASR|D20~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D20~feeder_combout\ = ( LSRDataIn(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(20),
	combout => \ASR|D20~feeder_combout\);

-- Location: IOIBUF_X121_Y38_N55
\Registers_ALU[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(21),
	o => \Registers_ALU[21]~input_o\);

-- Location: MLABCELL_X41_Y43_N21
\LSRDataIn[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(21) = ( LSRDataIn(21) & ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[21]~input_o\ ) ) ) # ( !LSRDataIn(21) & ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[21]~input_o\ ) ) ) # ( LSRDataIn(21) & ( !\Control_ALU[36]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[21]~input_o\,
	datae => ALT_INV_LSRDataIn(21),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(21));

-- Location: LABCELL_X39_Y43_N18
\ASR|D21~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D21~feeder_combout\ = LSRDataIn(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_LSRDataIn(21),
	combout => \ASR|D21~feeder_combout\);

-- Location: IOIBUF_X121_Y33_N55
\Registers_ALU[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(22),
	o => \Registers_ALU[22]~input_o\);

-- Location: MLABCELL_X41_Y45_N33
\LSRDataIn[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(22) = ( LSRDataIn(22) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[22]~input_o\) ) ) # ( !LSRDataIn(22) & ( (\Registers_ALU[22]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[22]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(22),
	combout => LSRDataIn(22));

-- Location: MLABCELL_X41_Y44_N48
\ASR|D22~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D22~feeder_combout\ = ( LSRDataIn(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(22),
	combout => \ASR|D22~feeder_combout\);

-- Location: IOIBUF_X121_Y28_N61
\Registers_ALU[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(23),
	o => \Registers_ALU[23]~input_o\);

-- Location: MLABCELL_X41_Y45_N42
\LSRDataIn[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(23) = ( LSRDataIn(23) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[23]~input_o\) ) ) # ( !LSRDataIn(23) & ( (\Registers_ALU[23]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[23]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(23),
	combout => LSRDataIn(23));

-- Location: MLABCELL_X41_Y45_N39
\ASR|D23~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D23~feeder_combout\ = ( LSRDataIn(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(23),
	combout => \ASR|D23~feeder_combout\);

-- Location: IOIBUF_X121_Y30_N21
\Registers_ALU[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(24),
	o => \Registers_ALU[24]~input_o\);

-- Location: MLABCELL_X41_Y43_N9
\LSRDataIn[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(24) = ( \Control_ALU[36]~input_o\ & ( LSRDataIn(24) & ( \Registers_ALU[24]~input_o\ ) ) ) # ( !\Control_ALU[36]~input_o\ & ( LSRDataIn(24) ) ) # ( \Control_ALU[36]~input_o\ & ( !LSRDataIn(24) & ( \Registers_ALU[24]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[24]~input_o\,
	datae => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(24),
	combout => LSRDataIn(24));

-- Location: MLABCELL_X41_Y43_N24
\ASR|D24~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D24~feeder_combout\ = ( LSRDataIn(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(24),
	combout => \ASR|D24~feeder_combout\);

-- Location: IOIBUF_X121_Y30_N4
\Registers_ALU[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(25),
	o => \Registers_ALU[25]~input_o\);

-- Location: MLABCELL_X41_Y45_N54
\LSRDataIn[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(25) = ( \Control_ALU[36]~input_o\ & ( \Registers_ALU[25]~input_o\ ) ) # ( !\Control_ALU[36]~input_o\ & ( LSRDataIn(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[25]~input_o\,
	datac => ALT_INV_LSRDataIn(25),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(25));

-- Location: MLABCELL_X41_Y45_N3
\ASR|D25~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D25~feeder_combout\ = LSRDataIn(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_LSRDataIn(25),
	combout => \ASR|D25~feeder_combout\);

-- Location: IOIBUF_X102_Y0_N35
\Registers_ALU[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(26),
	o => \Registers_ALU[26]~input_o\);

-- Location: MLABCELL_X41_Y45_N9
\LSRDataIn[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(26) = ( LSRDataIn(26) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[26]~input_o\) ) ) # ( !LSRDataIn(26) & ( (\Registers_ALU[26]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[26]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(26),
	combout => LSRDataIn(26));

-- Location: MLABCELL_X41_Y45_N27
\ASR|D26~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D26~feeder_combout\ = ( LSRDataIn(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(26),
	combout => \ASR|D26~feeder_combout\);

-- Location: IOIBUF_X110_Y0_N52
\Registers_ALU[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(27),
	o => \Registers_ALU[27]~input_o\);

-- Location: MLABCELL_X36_Y45_N24
\LSRDataIn[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(27) = ( \Registers_ALU[27]~input_o\ & ( LSRDataIn(27) ) ) # ( !\Registers_ALU[27]~input_o\ & ( LSRDataIn(27) & ( !\Control_ALU[36]~input_o\ ) ) ) # ( \Registers_ALU[27]~input_o\ & ( !LSRDataIn(27) & ( \Control_ALU[36]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	datae => \ALT_INV_Registers_ALU[27]~input_o\,
	dataf => ALT_INV_LSRDataIn(27),
	combout => LSRDataIn(27));

-- Location: MLABCELL_X36_Y46_N30
\ASR|D27~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D27~feeder_combout\ = ( LSRDataIn(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(27),
	combout => \ASR|D27~feeder_combout\);

-- Location: IOIBUF_X121_Y69_N21
\Registers_ALU[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(28),
	o => \Registers_ALU[28]~input_o\);

-- Location: MLABCELL_X41_Y45_N45
\LSRDataIn[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(28) = (!\Control_ALU[36]~input_o\ & ((LSRDataIn(28)))) # (\Control_ALU[36]~input_o\ & (\Registers_ALU[28]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[36]~input_o\,
	datac => \ALT_INV_Registers_ALU[28]~input_o\,
	datad => ALT_INV_LSRDataIn(28),
	combout => LSRDataIn(28));

-- Location: MLABCELL_X36_Y44_N57
\ASR|D28~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D28~feeder_combout\ = ( LSRDataIn(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(28),
	combout => \ASR|D28~feeder_combout\);

-- Location: IOIBUF_X121_Y30_N38
\Registers_ALU[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(29),
	o => \Registers_ALU[29]~input_o\);

-- Location: LABCELL_X39_Y44_N45
\LSRDataIn[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(29) = (!\Control_ALU[36]~input_o\ & (LSRDataIn(29))) # (\Control_ALU[36]~input_o\ & ((\Registers_ALU[29]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[36]~input_o\,
	datac => ALT_INV_LSRDataIn(29),
	datad => \ALT_INV_Registers_ALU[29]~input_o\,
	combout => LSRDataIn(29));

-- Location: IOIBUF_X110_Y0_N18
\Registers_ALU[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(30),
	o => \Registers_ALU[30]~input_o\);

-- Location: LABCELL_X39_Y44_N12
\LSRDataIn[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(30) = ( LSRDataIn(30) & ( (!\Control_ALU[36]~input_o\) # (\Registers_ALU[30]~input_o\) ) ) # ( !LSRDataIn(30) & ( (\Registers_ALU[30]~input_o\ & \Control_ALU[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[30]~input_o\,
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	dataf => ALT_INV_LSRDataIn(30),
	combout => LSRDataIn(30));

-- Location: LABCELL_X39_Y44_N15
\ASR|D30~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D30~feeder_combout\ = ( LSRDataIn(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(30),
	combout => \ASR|D30~feeder_combout\);

-- Location: IOIBUF_X94_Y0_N35
\Registers_ALU[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(31),
	o => \Registers_ALU[31]~input_o\);

-- Location: LABCELL_X42_Y44_N36
\LSRDataIn[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- LSRDataIn(31) = (!\Control_ALU[36]~input_o\ & ((LSRDataIn(31)))) # (\Control_ALU[36]~input_o\ & (\Registers_ALU[31]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[31]~input_o\,
	datac => ALT_INV_LSRDataIn(31),
	datad => \ALT_INV_Control_ALU[36]~input_o\,
	combout => LSRDataIn(31));

-- Location: IOIBUF_X27_Y0_N18
\Control_ALU[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(19),
	o => \Control_ALU[19]~input_o\);

-- Location: IOIBUF_X30_Y0_N1
\Control_ALU[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(18),
	o => \Control_ALU[18]~input_o\);

-- Location: LABCELL_X42_Y44_N45
\ASR|D[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ASR|D[31]~0_combout\ = ( \Control_ALU[36]~input_o\ & ( LSRDataIn(31) ) ) # ( !\Control_ALU[36]~input_o\ & ( (!\Control_ALU[19]~input_o\ & ((!\Control_ALU[18]~input_o\ & ((\ASR|D31~q\))) # (\Control_ALU[18]~input_o\ & (LSRDataIn(31))))) # 
-- (\Control_ALU[19]~input_o\ & (LSRDataIn(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010111010101000101011101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_LSRDataIn(31),
	datab => \ALT_INV_Control_ALU[19]~input_o\,
	datac => \ALT_INV_Control_ALU[18]~input_o\,
	datad => \ASR|ALT_INV_D31~q\,
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => \ASR|D[31]~0_combout\);

-- Location: IOIBUF_X121_Y46_N55
\Reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reset,
	o => \Reset~input_o\);

-- Location: IOIBUF_X33_Y115_N41
\Control_ALU[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(20),
	o => \Control_ALU[20]~input_o\);

-- Location: FF_X42_Y44_N47
\ASR|D31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D[31]~0_combout\,
	clrn => \Reset~input_o\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D31~q\);

-- Location: LABCELL_X39_Y40_N9
ASRReplace : cyclonev_lcell_comb
-- Equation(s):
-- \ASRReplace~combout\ = ( !\Control_ALU[36]~input_o\ & ( (!\Control_ALU[19]~input_o\ & !\Control_ALU[18]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[19]~input_o\,
	datad => \ALT_INV_Control_ALU[18]~input_o\,
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => \ASRReplace~combout\);

-- Location: FF_X39_Y44_N17
\ASR|D30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D30~feeder_combout\,
	asdata => \ASR|D31~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D30~q\);

-- Location: FF_X39_Y44_N47
\ASR|D29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => LSRDataIn(29),
	asdata => \ASR|D30~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D29~q\);

-- Location: FF_X36_Y44_N59
\ASR|D28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D28~feeder_combout\,
	asdata => \ASR|D29~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D28~q\);

-- Location: FF_X36_Y46_N32
\ASR|D27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D27~feeder_combout\,
	asdata => \ASR|D28~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D27~q\);

-- Location: FF_X41_Y45_N29
\ASR|D26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D26~feeder_combout\,
	asdata => \ASR|D27~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D26~q\);

-- Location: FF_X41_Y45_N5
\ASR|D25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D25~feeder_combout\,
	asdata => \ASR|D26~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D25~q\);

-- Location: FF_X41_Y43_N26
\ASR|D24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D24~feeder_combout\,
	asdata => \ASR|D25~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D24~q\);

-- Location: FF_X41_Y45_N41
\ASR|D23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D23~feeder_combout\,
	asdata => \ASR|D24~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D23~q\);

-- Location: FF_X41_Y44_N50
\ASR|D22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D22~feeder_combout\,
	asdata => \ASR|D23~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D22~q\);

-- Location: FF_X39_Y43_N20
\ASR|D21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D21~feeder_combout\,
	asdata => \ASR|D22~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D21~q\);

-- Location: FF_X39_Y43_N8
\ASR|D20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D20~feeder_combout\,
	asdata => \ASR|D21~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D20~q\);

-- Location: FF_X41_Y43_N29
\ASR|D19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D19~feeder_combout\,
	asdata => \ASR|D20~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D19~q\);

-- Location: FF_X41_Y43_N50
\ASR|D18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D18~feeder_combout\,
	asdata => \ASR|D19~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D18~q\);

-- Location: FF_X37_Y43_N53
\ASR|D17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D17~feeder_combout\,
	asdata => \ASR|D18~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D17~q\);

-- Location: FF_X41_Y43_N2
\ASR|D16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D16~feeder_combout\,
	asdata => \ASR|D17~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D16~q\);

-- Location: FF_X36_Y44_N23
\ASR|D15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D15~feeder_combout\,
	asdata => \ASR|D16~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D15~q\);

-- Location: FF_X36_Y44_N26
\ASR|D14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D14~feeder_combout\,
	asdata => \ASR|D15~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D14~q\);

-- Location: FF_X39_Y45_N26
\ASR|D13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D13~feeder_combout\,
	asdata => \ASR|D14~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D13~q\);

-- Location: FF_X39_Y43_N53
\ASR|D12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D12~feeder_combout\,
	asdata => \ASR|D13~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D12~q\);

-- Location: FF_X39_Y43_N38
\ASR|D11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D11~feeder_combout\,
	asdata => \ASR|D12~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D11~q\);

-- Location: FF_X37_Y44_N14
\ASR|D10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D10~feeder_combout\,
	asdata => \ASR|D11~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D10~q\);

-- Location: FF_X42_Y42_N26
\ASR|D9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D9~feeder_combout\,
	asdata => \ASR|D10~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D9~q\);

-- Location: FF_X39_Y42_N17
\ASR|D8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D8~feeder_combout\,
	asdata => \ASR|D9~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D8~q\);

-- Location: FF_X39_Y42_N53
\ASR|D7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D7~feeder_combout\,
	asdata => \ASR|D8~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D7~q\);

-- Location: FF_X39_Y42_N56
\ASR|D6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D6~feeder_combout\,
	asdata => \ASR|D7~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D6~q\);

-- Location: FF_X39_Y42_N47
\ASR|D5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D5~feeder_combout\,
	asdata => \ASR|D6~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D5~q\);

-- Location: FF_X41_Y44_N56
\ASR|D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D4~feeder_combout\,
	asdata => \ASR|D5~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D4~q\);

-- Location: FF_X42_Y46_N56
\ASR|D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D3~feeder_combout\,
	asdata => \ASR|D4~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D3~q\);

-- Location: FF_X41_Y43_N59
\ASR|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D2~feeder_combout\,
	asdata => \ASR|D3~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D2~q\);

-- Location: FF_X41_Y45_N2
\ASR|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D1~feeder_combout\,
	asdata => \ASR|D2~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D1~q\);

-- Location: FF_X42_Y43_N50
\ASR|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \ASR|D0~feeder_combout\,
	asdata => \ASR|D1~q\,
	clrn => \Reset~input_o\,
	sload => \ASRReplace~combout\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D0~q\);

-- Location: LABCELL_X42_Y47_N24
\LSR|D0~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D0~feeder_combout\ = ( LSRDataIn(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(0),
	combout => \LSR|D0~feeder_combout\);

-- Location: LABCELL_X42_Y47_N27
\LSR|D1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D1~feeder_combout\ = ( LSRDataIn(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(1),
	combout => \LSR|D1~feeder_combout\);

-- Location: LABCELL_X42_Y47_N12
\LSR|D2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D2~feeder_combout\ = ( LSRDataIn(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(2),
	combout => \LSR|D2~feeder_combout\);

-- Location: MLABCELL_X41_Y48_N18
\LSR|D3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D3~feeder_combout\ = ( LSRDataIn(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(3),
	combout => \LSR|D3~feeder_combout\);

-- Location: LABCELL_X42_Y44_N51
\LSR|D4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D4~feeder_combout\ = ( LSRDataIn(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(4),
	combout => \LSR|D4~feeder_combout\);

-- Location: MLABCELL_X41_Y47_N21
\LSR|D5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D5~feeder_combout\ = ( LSRDataIn(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(5),
	combout => \LSR|D5~feeder_combout\);

-- Location: MLABCELL_X41_Y47_N18
\LSR|D6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D6~feeder_combout\ = LSRDataIn(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_LSRDataIn(6),
	combout => \LSR|D6~feeder_combout\);

-- Location: LABCELL_X42_Y47_N18
\LSR|D7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D7~feeder_combout\ = ( LSRDataIn(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(7),
	combout => \LSR|D7~feeder_combout\);

-- Location: MLABCELL_X41_Y46_N54
\LSR|D8~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D8~feeder_combout\ = ( LSRDataIn(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(8),
	combout => \LSR|D8~feeder_combout\);

-- Location: LABCELL_X42_Y47_N51
\LSR|D9~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D9~feeder_combout\ = ( LSRDataIn(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(9),
	combout => \LSR|D9~feeder_combout\);

-- Location: MLABCELL_X41_Y47_N48
\LSR|D10~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D10~feeder_combout\ = ( LSRDataIn(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(10),
	combout => \LSR|D10~feeder_combout\);

-- Location: LABCELL_X42_Y47_N45
\LSR|D11~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D11~feeder_combout\ = ( LSRDataIn(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(11),
	combout => \LSR|D11~feeder_combout\);

-- Location: LABCELL_X42_Y47_N57
\LSR|D12~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D12~feeder_combout\ = LSRDataIn(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_LSRDataIn(12),
	combout => \LSR|D12~feeder_combout\);

-- Location: LABCELL_X42_Y47_N9
\LSR|D13~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D13~feeder_combout\ = ( LSRDataIn(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(13),
	combout => \LSR|D13~feeder_combout\);

-- Location: MLABCELL_X36_Y47_N3
\LSR|D14~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D14~feeder_combout\ = ( LSRDataIn(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(14),
	combout => \LSR|D14~feeder_combout\);

-- Location: MLABCELL_X36_Y47_N24
\LSR|D15~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D15~feeder_combout\ = ( LSRDataIn(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(15),
	combout => \LSR|D15~feeder_combout\);

-- Location: LABCELL_X42_Y47_N15
\LSR|D16~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D16~feeder_combout\ = ( LSRDataIn(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(16),
	combout => \LSR|D16~feeder_combout\);

-- Location: MLABCELL_X41_Y47_N51
\LSR|D17~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D17~feeder_combout\ = ( LSRDataIn(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(17),
	combout => \LSR|D17~feeder_combout\);

-- Location: LABCELL_X42_Y47_N48
\LSR|D18~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D18~feeder_combout\ = ( LSRDataIn(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(18),
	combout => \LSR|D18~feeder_combout\);

-- Location: MLABCELL_X41_Y47_N15
\LSR|D19~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D19~feeder_combout\ = ( LSRDataIn(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(19),
	combout => \LSR|D19~feeder_combout\);

-- Location: MLABCELL_X41_Y47_N12
\LSR|D20~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D20~feeder_combout\ = LSRDataIn(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_LSRDataIn(20),
	combout => \LSR|D20~feeder_combout\);

-- Location: LABCELL_X42_Y47_N6
\LSR|D21~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D21~feeder_combout\ = ( LSRDataIn(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(21),
	combout => \LSR|D21~feeder_combout\);

-- Location: LABCELL_X42_Y47_N3
\LSR|D22~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D22~feeder_combout\ = LSRDataIn(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_LSRDataIn(22),
	combout => \LSR|D22~feeder_combout\);

-- Location: LABCELL_X42_Y47_N39
\LSR|D23~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D23~feeder_combout\ = ( LSRDataIn(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(23),
	combout => \LSR|D23~feeder_combout\);

-- Location: LABCELL_X42_Y47_N30
\LSR|D24~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D24~feeder_combout\ = ( LSRDataIn(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(24),
	combout => \LSR|D24~feeder_combout\);

-- Location: LABCELL_X42_Y47_N33
\LSR|D25~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D25~feeder_combout\ = ( LSRDataIn(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(25),
	combout => \LSR|D25~feeder_combout\);

-- Location: LABCELL_X42_Y47_N42
\LSR|D26~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D26~feeder_combout\ = ( LSRDataIn(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(26),
	combout => \LSR|D26~feeder_combout\);

-- Location: MLABCELL_X36_Y47_N39
\LSR|D27~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D27~feeder_combout\ = ( LSRDataIn(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(27),
	combout => \LSR|D27~feeder_combout\);

-- Location: MLABCELL_X41_Y47_N30
\LSR|D28~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D28~feeder_combout\ = ( LSRDataIn(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(28),
	combout => \LSR|D28~feeder_combout\);

-- Location: LABCELL_X42_Y47_N54
\LSR|D29~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D29~feeder_combout\ = ( LSRDataIn(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(29),
	combout => \LSR|D29~feeder_combout\);

-- Location: LABCELL_X42_Y47_N36
\LSR|D30~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D30~feeder_combout\ = ( LSRDataIn(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(30),
	combout => \LSR|D30~feeder_combout\);

-- Location: LABCELL_X42_Y44_N48
\LSR|D[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \LSR|D\(31) = ( \Control_ALU[36]~input_o\ & ( LSRDataIn(31) ) ) # ( !\Control_ALU[36]~input_o\ & ( (LSRDataIn(31) & ((\Control_ALU[20]~input_o\) # (\Control_ALU[18]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[18]~input_o\,
	datac => \ALT_INV_Control_ALU[20]~input_o\,
	datad => ALT_INV_LSRDataIn(31),
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => \LSR|D\(31));

-- Location: FF_X42_Y44_N50
\LSR|D31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D\(31),
	clrn => \Reset~input_o\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D31~q\);

-- Location: LABCELL_X42_Y47_N0
LSRReplace : cyclonev_lcell_comb
-- Equation(s):
-- \LSRReplace~combout\ = (!\Control_ALU[20]~input_o\ & (!\Control_ALU[36]~input_o\ & !\Control_ALU[18]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[20]~input_o\,
	datac => \ALT_INV_Control_ALU[36]~input_o\,
	datad => \ALT_INV_Control_ALU[18]~input_o\,
	combout => \LSRReplace~combout\);

-- Location: FF_X42_Y47_N38
\LSR|D30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D30~feeder_combout\,
	asdata => \LSR|D31~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D30~q\);

-- Location: FF_X42_Y47_N56
\LSR|D29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D29~feeder_combout\,
	asdata => \LSR|D30~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D29~q\);

-- Location: FF_X41_Y47_N32
\LSR|D28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D28~feeder_combout\,
	asdata => \LSR|D29~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D28~q\);

-- Location: FF_X36_Y47_N41
\LSR|D27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D27~feeder_combout\,
	asdata => \LSR|D28~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D27~q\);

-- Location: FF_X42_Y47_N44
\LSR|D26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D26~feeder_combout\,
	asdata => \LSR|D27~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D26~q\);

-- Location: FF_X42_Y47_N35
\LSR|D25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D25~feeder_combout\,
	asdata => \LSR|D26~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D25~q\);

-- Location: FF_X42_Y47_N32
\LSR|D24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D24~feeder_combout\,
	asdata => \LSR|D25~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D24~q\);

-- Location: FF_X42_Y47_N41
\LSR|D23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D23~feeder_combout\,
	asdata => \LSR|D24~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D23~q\);

-- Location: FF_X42_Y47_N5
\LSR|D22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D22~feeder_combout\,
	asdata => \LSR|D23~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D22~q\);

-- Location: FF_X42_Y47_N8
\LSR|D21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D21~feeder_combout\,
	asdata => \LSR|D22~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D21~q\);

-- Location: FF_X41_Y47_N14
\LSR|D20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D20~feeder_combout\,
	asdata => \LSR|D21~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D20~q\);

-- Location: FF_X41_Y47_N17
\LSR|D19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D19~feeder_combout\,
	asdata => \LSR|D20~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D19~q\);

-- Location: FF_X42_Y47_N50
\LSR|D18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D18~feeder_combout\,
	asdata => \LSR|D19~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D18~q\);

-- Location: FF_X41_Y47_N53
\LSR|D17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D17~feeder_combout\,
	asdata => \LSR|D18~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D17~q\);

-- Location: FF_X42_Y47_N17
\LSR|D16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D16~feeder_combout\,
	asdata => \LSR|D17~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D16~q\);

-- Location: FF_X36_Y47_N26
\LSR|D15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D15~feeder_combout\,
	asdata => \LSR|D16~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D15~q\);

-- Location: FF_X36_Y47_N5
\LSR|D14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D14~feeder_combout\,
	asdata => \LSR|D15~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D14~q\);

-- Location: FF_X42_Y47_N11
\LSR|D13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D13~feeder_combout\,
	asdata => \LSR|D14~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D13~q\);

-- Location: FF_X42_Y47_N59
\LSR|D12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D12~feeder_combout\,
	asdata => \LSR|D13~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D12~q\);

-- Location: FF_X42_Y47_N47
\LSR|D11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D11~feeder_combout\,
	asdata => \LSR|D12~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D11~q\);

-- Location: FF_X41_Y47_N50
\LSR|D10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D10~feeder_combout\,
	asdata => \LSR|D11~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D10~q\);

-- Location: FF_X42_Y47_N53
\LSR|D9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D9~feeder_combout\,
	asdata => \LSR|D10~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D9~q\);

-- Location: FF_X41_Y46_N56
\LSR|D8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D8~feeder_combout\,
	asdata => \LSR|D9~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D8~q\);

-- Location: FF_X42_Y47_N20
\LSR|D7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D7~feeder_combout\,
	asdata => \LSR|D8~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D7~q\);

-- Location: FF_X41_Y47_N20
\LSR|D6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D6~feeder_combout\,
	asdata => \LSR|D7~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D6~q\);

-- Location: FF_X41_Y47_N23
\LSR|D5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D5~feeder_combout\,
	asdata => \LSR|D6~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D5~q\);

-- Location: FF_X42_Y44_N53
\LSR|D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D4~feeder_combout\,
	asdata => \LSR|D5~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D4~q\);

-- Location: FF_X41_Y48_N20
\LSR|D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D3~feeder_combout\,
	asdata => \LSR|D4~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D3~q\);

-- Location: FF_X42_Y47_N14
\LSR|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D2~feeder_combout\,
	asdata => \LSR|D3~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D2~q\);

-- Location: FF_X42_Y47_N29
\LSR|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D1~feeder_combout\,
	asdata => \LSR|D2~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D1~q\);

-- Location: FF_X42_Y47_N26
\LSR|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LSR|D0~feeder_combout\,
	asdata => \LSR|D1~q\,
	clrn => \Reset~input_o\,
	sload => \LSRReplace~combout\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D0~q\);

-- Location: IOIBUF_X121_Y33_N21
\Registers_ALU[32]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(32),
	o => \Registers_ALU[32]~input_o\);

-- Location: LABCELL_X115_Y45_N51
\Mul|Add32A|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~0_combout\ = (\Registers_ALU[32]~input_o\ & \Registers_ALU[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[32]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \Mul|Add32A|Carry~0_combout\);

-- Location: LABCELL_X42_Y43_N6
\LS|D[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D\(0) = ( LSRDataIn(0) & ( ((\Control_ALU[20]~input_o\) # (\Control_ALU[36]~input_o\)) # (\Control_ALU[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[19]~input_o\,
	datac => \ALT_INV_Control_ALU[36]~input_o\,
	datad => \ALT_INV_Control_ALU[20]~input_o\,
	dataf => ALT_INV_LSRDataIn(0),
	combout => \LS|D\(0));

-- Location: FF_X42_Y43_N8
\LS|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D\(0),
	clrn => \Reset~input_o\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D0~q\);

-- Location: IOIBUF_X46_Y0_N35
\IR_ALU[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(13),
	o => \IR_ALU[13]~input_o\);

-- Location: LABCELL_X42_Y43_N45
\InputXORB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[0]~0_combout\ = ( \IR_ALU[13]~input_o\ & ( (!\Control_ALU[24]~input_o\) # (\Registers_ALU[32]~input_o\) ) ) # ( !\IR_ALU[13]~input_o\ & ( (\Registers_ALU[32]~input_o\ & \Control_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[32]~input_o\,
	datad => \ALT_INV_Control_ALU[24]~input_o\,
	dataf => \ALT_INV_IR_ALU[13]~input_o\,
	combout => \InputXORB[0]~0_combout\);

-- Location: LABCELL_X42_Y43_N51
\InputXORB[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(0) = ( ALURegSelector(1) & ( \InputXORB[0]~0_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(0),
	datab => \ALT_INV_InputXORB[0]~0_combout\,
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(0));

-- Location: IOIBUF_X79_Y0_N1
\IR_ALU[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(8),
	o => \IR_ALU[8]~input_o\);

-- Location: IOIBUF_X35_Y0_N52
\Control_ALU[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(28),
	o => \Control_ALU[28]~input_o\);

-- Location: LABCELL_X45_Y46_N39
\AndBselector[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- AndBselector(1) = ( !\Control_ALU[28]~input_o\ & ( !\Control_ALU[26]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[26]~input_o\,
	dataf => \ALT_INV_Control_ALU[28]~input_o\,
	combout => AndBselector(1));

-- Location: IOIBUF_X121_Y41_N38
\Control_ALU[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(30),
	o => \Control_ALU[30]~input_o\);

-- Location: LABCELL_X42_Y43_N15
\InputANDB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[0]~0_combout\ = ( \Control_ALU[30]~input_o\ & ( \IR_ALU[8]~input_o\ ) ) # ( !\Control_ALU[30]~input_o\ & ( (!AndBselector(1) & ((\Registers_ALU[32]~input_o\))) # (AndBselector(1) & (\IR_ALU[13]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[13]~input_o\,
	datab => \ALT_INV_IR_ALU[8]~input_o\,
	datac => ALT_INV_AndBselector(1),
	datad => \ALT_INV_Registers_ALU[32]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \InputANDB[0]~0_combout\);

-- Location: LABCELL_X38_Y44_N15
\InputANDB[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[0]~1_combout\ = ( \Control_ALU[17]~input_o\ ) # ( !\Control_ALU[17]~input_o\ & ( (!AndBselector(1)) # (\Control_ALU[30]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datac => ALT_INV_AndBselector(1),
	dataf => \ALT_INV_Control_ALU[17]~input_o\,
	combout => \InputANDB[0]~1_combout\);

-- Location: LABCELL_X42_Y43_N36
\InputANDB[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(0) = ( InputANDB(0) & ( \InputANDB[0]~1_combout\ & ( \InputANDB[0]~0_combout\ ) ) ) # ( !InputANDB(0) & ( \InputANDB[0]~1_combout\ & ( \InputANDB[0]~0_combout\ ) ) ) # ( InputANDB(0) & ( !\InputANDB[0]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputANDB[0]~0_combout\,
	datae => ALT_INV_InputANDB(0),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(0));

-- Location: IOIBUF_X69_Y0_N35
\Control_ALU[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(8),
	o => \Control_ALU[8]~input_o\);

-- Location: LABCELL_X47_Y47_N9
\AdderInputB[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[8]~0_combout\ = ( !\Control_ALU[22]~input_o\ & ( !\Control_ALU[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[8]~input_o\,
	dataf => \ALT_INV_Control_ALU[22]~input_o\,
	combout => \AdderInputB[8]~0_combout\);

-- Location: IOIBUF_X52_Y115_N35
\Control_ALU[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(9),
	o => \Control_ALU[9]~input_o\);

-- Location: IOIBUF_X121_Y46_N21
\Control_ALU[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(10),
	o => \Control_ALU[10]~input_o\);

-- Location: LABCELL_X45_Y46_N51
\AddrBSelector[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \AddrBSelector[5]~2_combout\ = ( !\Control_ALU[10]~input_o\ & ( !\Control_ALU[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[9]~input_o\,
	dataf => \ALT_INV_Control_ALU[10]~input_o\,
	combout => \AddrBSelector[5]~2_combout\);

-- Location: IOIBUF_X50_Y0_N35
\Control_ALU[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(2),
	o => \Control_ALU[2]~input_o\);

-- Location: IOIBUF_X88_Y0_N35
\Control_ALU[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(4),
	o => \Control_ALU[4]~input_o\);

-- Location: IOIBUF_X121_Y64_N55
\Control_ALU[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(5),
	o => \Control_ALU[5]~input_o\);

-- Location: LABCELL_X38_Y44_N6
\AdderInputA[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[0]~1_combout\ = ( !\Control_ALU[4]~input_o\ & ( !\Control_ALU[5]~input_o\ & ( (!\Control_ALU[1]~input_o\ & (!\Control_ALU[2]~input_o\ & !\Control_ALU[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[1]~input_o\,
	datab => \ALT_INV_Control_ALU[2]~input_o\,
	datac => \ALT_INV_Control_ALU[3]~input_o\,
	datae => \ALT_INV_Control_ALU[4]~input_o\,
	dataf => \ALT_INV_Control_ALU[5]~input_o\,
	combout => \AdderInputA[0]~1_combout\);

-- Location: IOIBUF_X50_Y115_N52
\Control_ALU[33]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(33),
	o => \Control_ALU[33]~input_o\);

-- Location: IOIBUF_X121_Y89_N95
\Control_ALU[32]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(32),
	o => \Control_ALU[32]~input_o\);

-- Location: LABCELL_X39_Y49_N39
\AdderInputB[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~1_combout\ = ( !\Control_ALU[32]~input_o\ & ( !\Control_ALU[33]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[33]~input_o\,
	dataf => \ALT_INV_Control_ALU[32]~input_o\,
	combout => \AdderInputB[0]~1_combout\);

-- Location: IOIBUF_X30_Y115_N35
\Control_ALU[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(6),
	o => \Control_ALU[6]~input_o\);

-- Location: IOIBUF_X37_Y115_N1
\Control_ALU[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(7),
	o => \Control_ALU[7]~input_o\);

-- Location: LABCELL_X37_Y48_N9
\AddrBSelector[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \AddrBSelector[3]~0_combout\ = ( !\Control_ALU[7]~input_o\ & ( !\Control_ALU[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[6]~input_o\,
	dataf => \ALT_INV_Control_ALU[7]~input_o\,
	combout => \AddrBSelector[3]~0_combout\);

-- Location: IOIBUF_X69_Y0_N1
\Control_ALU[35]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(35),
	o => \Control_ALU[35]~input_o\);

-- Location: IOIBUF_X73_Y0_N58
\Control_ALU[34]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(34),
	o => \Control_ALU[34]~input_o\);

-- Location: MLABCELL_X68_Y2_N12
\AddrASelector[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \AddrASelector[1]~0_combout\ = ( !\Control_ALU[34]~input_o\ & ( !\Control_ALU[35]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[35]~input_o\,
	dataf => \ALT_INV_Control_ALU[34]~input_o\,
	combout => \AddrASelector[1]~0_combout\);

-- Location: IOIBUF_X121_Y45_N21
\Control_ALU[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(14),
	o => \Control_ALU[14]~input_o\);

-- Location: IOIBUF_X121_Y33_N4
\Control_ALU[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(21),
	o => \Control_ALU[21]~input_o\);

-- Location: IOIBUF_X69_Y0_N52
\Control_ALU[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(11),
	o => \Control_ALU[11]~input_o\);

-- Location: IOIBUF_X121_Y46_N4
\Control_ALU[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(12),
	o => \Control_ALU[12]~input_o\);

-- Location: LABCELL_X45_Y46_N54
\AddrBSelector[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \AddrBSelector[6]~1_combout\ = ( !\Control_ALU[12]~input_o\ & ( (!\Control_ALU[13]~input_o\ & !\Control_ALU[11]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[13]~input_o\,
	datad => \ALT_INV_Control_ALU[11]~input_o\,
	dataf => \ALT_INV_Control_ALU[12]~input_o\,
	combout => \AddrBSelector[6]~1_combout\);

-- Location: LABCELL_X44_Y46_N39
\AddrASelector[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \AddrASelector[1]~1_combout\ = ( \AddrBSelector[6]~1_combout\ & ( (!\Control_ALU[21]~input_o\ & \AdderInputB[8]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[21]~input_o\,
	datad => \ALT_INV_AdderInputB[8]~0_combout\,
	dataf => \ALT_INV_AddrBSelector[6]~1_combout\,
	combout => \AddrASelector[1]~1_combout\);

-- Location: LABCELL_X44_Y46_N42
\AddrASelector[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- AddrASelector(1) = ( \AddrASelector[1]~1_combout\ & ( (\AdderInputB[0]~1_combout\ & (\AddrBSelector[3]~0_combout\ & (\AddrASelector[1]~0_combout\ & !\Control_ALU[14]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[0]~1_combout\,
	datab => \ALT_INV_AddrBSelector[3]~0_combout\,
	datac => \ALT_INV_AddrASelector[1]~0_combout\,
	datad => \ALT_INV_Control_ALU[14]~input_o\,
	dataf => \ALT_INV_AddrASelector[1]~1_combout\,
	combout => AddrASelector(1));

-- Location: IOIBUF_X44_Y0_N35
\Control_ALU[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(0),
	o => \Control_ALU[0]~input_o\);

-- Location: LABCELL_X44_Y45_N33
\AdderInputA[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[0]~2_combout\ = ( \Control_ALU[0]~input_o\ ) # ( !\Control_ALU[0]~input_o\ & ( (!\AddrBSelector[5]~2_combout\) # ((!\AdderInputA[0]~1_combout\) # (!AddrASelector(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[5]~2_combout\,
	datac => \ALT_INV_AdderInputA[0]~1_combout\,
	datad => ALT_INV_AddrASelector(1),
	dataf => \ALT_INV_Control_ALU[0]~input_o\,
	combout => \AdderInputA[0]~2_combout\);

-- Location: IOIBUF_X69_Y115_N35
\PC_ALU[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(0),
	o => \PC_ALU[0]~input_o\);

-- Location: LABCELL_X45_Y47_N30
\AdderInputA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[0]~0_combout\ = ( AddrASelector(1) & ( \PC_ALU[0]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_PC_ALU[0]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[0]~0_combout\);

-- Location: LABCELL_X44_Y47_N51
\AdderInputA[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(0) = ( \AdderInputA[0]~0_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(0)) ) ) # ( !\AdderInputA[0]~0_combout\ & ( (AdderInputA(0) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(0),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[0]~0_combout\,
	combout => AdderInputA(0));

-- Location: LABCELL_X38_Y44_N30
\AdderInputB[18]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~12_combout\ = ( \Control_ALU[5]~input_o\ ) # ( !\Control_ALU[5]~input_o\ & ( (!\AddrBSelector[3]~0_combout\) # (\Control_ALU[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddrBSelector[3]~0_combout\,
	datac => \ALT_INV_Control_ALU[4]~input_o\,
	dataf => \ALT_INV_Control_ALU[5]~input_o\,
	combout => \AdderInputB[18]~12_combout\);

-- Location: MLABCELL_X41_Y46_N45
\AdderInputB[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~13_combout\ = (\AddrASelector[1]~0_combout\ & \AdderInputB[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrASelector[1]~0_combout\,
	datab => \ALT_INV_AdderInputB[0]~1_combout\,
	combout => \AdderInputB[5]~13_combout\);

-- Location: MLABCELL_X41_Y46_N33
\AdderInputB[0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~14_combout\ = ( \AddrBSelector[5]~2_combout\ & ( (!\Control_ALU[1]~input_o\ & (!\Control_ALU[3]~input_o\ & (!\Control_ALU[2]~input_o\ & !\Control_ALU[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[1]~input_o\,
	datab => \ALT_INV_Control_ALU[3]~input_o\,
	datac => \ALT_INV_Control_ALU[2]~input_o\,
	datad => \ALT_INV_Control_ALU[0]~input_o\,
	dataf => \ALT_INV_AddrBSelector[5]~2_combout\,
	combout => \AdderInputB[0]~14_combout\);

-- Location: LABCELL_X47_Y46_N18
\AdderInputB[0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~15_combout\ = ( \AdderInputB[0]~14_combout\ & ( (((!\AddrASelector[1]~1_combout\) # (!\AdderInputB[5]~13_combout\)) # (\AdderInputB[18]~12_combout\)) # (\Control_ALU[14]~input_o\) ) ) # ( !\AdderInputB[0]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_AdderInputB[18]~12_combout\,
	datac => \ALT_INV_AddrASelector[1]~1_combout\,
	datad => \ALT_INV_AdderInputB[5]~13_combout\,
	dataf => \ALT_INV_AdderInputB[0]~14_combout\,
	combout => \AdderInputB[0]~15_combout\);

-- Location: IOIBUF_X121_Y85_N38
\IR_ALU[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(25),
	o => \IR_ALU[25]~input_o\);

-- Location: MLABCELL_X46_Y47_N48
\AdderInputB[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~10_combout\ = (!\Control_ALU[14]~input_o\ & !\Control_ALU[21]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[14]~input_o\,
	datad => \ALT_INV_Control_ALU[21]~input_o\,
	combout => \AdderInputB[0]~10_combout\);

-- Location: LABCELL_X48_Y47_N30
\AdderInputB[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~9_combout\ = ( \Control_ALU[14]~input_o\ & ( !\Control_ALU[21]~input_o\ ) ) # ( !\Control_ALU[14]~input_o\ & ( (!\AddrASelector[1]~0_combout\ & !\Control_ALU[21]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrASelector[1]~0_combout\,
	datac => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_Control_ALU[14]~input_o\,
	combout => \AdderInputB[0]~9_combout\);

-- Location: IOIBUF_X77_Y115_N52
\IR_ALU[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(5),
	o => \IR_ALU[5]~input_o\);

-- Location: LABCELL_X43_Y47_N39
\AdderInputB[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~2_combout\ = (\AdderInputB[8]~0_combout\ & \AddrBSelector[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[8]~0_combout\,
	datad => \ALT_INV_AddrBSelector[3]~0_combout\,
	combout => \AdderInputB[0]~2_combout\);

-- Location: IOIBUF_X44_Y0_N1
\IR_ALU[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(14),
	o => \IR_ALU[14]~input_o\);

-- Location: LABCELL_X43_Y47_N6
\AdderInputB[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~3_combout\ = ( \AddrBSelector[5]~2_combout\ & ( (\AdderInputB[8]~0_combout\ & ((!\AddrBSelector[3]~0_combout\) # ((!\Control_ALU[4]~input_o\ & !\Control_ALU[5]~input_o\)))) ) ) # ( !\AddrBSelector[5]~2_combout\ & ( 
-- (!\AddrBSelector[3]~0_combout\ & \AdderInputB[8]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001110000010100000111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[3]~0_combout\,
	datab => \ALT_INV_Control_ALU[4]~input_o\,
	datac => \ALT_INV_AdderInputB[8]~0_combout\,
	datad => \ALT_INV_Control_ALU[5]~input_o\,
	dataf => \ALT_INV_AddrBSelector[5]~2_combout\,
	combout => \AdderInputB[0]~3_combout\);

-- Location: LABCELL_X43_Y47_N3
\AdderInputB[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~4_combout\ = ( \AdderInputB[0]~3_combout\ & ( (\IR_ALU[5]~input_o\ & !\AdderInputB[0]~2_combout\) ) ) # ( !\AdderInputB[0]~3_combout\ & ( (!\AdderInputB[0]~2_combout\ & (!\Registers_ALU[32]~input_o\)) # (\AdderInputB[0]~2_combout\ & 
-- ((\IR_ALU[14]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001111110000001100111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[5]~input_o\,
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datac => \ALT_INV_AdderInputB[0]~2_combout\,
	datad => \ALT_INV_IR_ALU[14]~input_o\,
	dataf => \ALT_INV_AdderInputB[0]~3_combout\,
	combout => \AdderInputB[0]~4_combout\);

-- Location: LABCELL_X43_Y47_N0
\AdderInputB[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~7_combout\ = ( \AddrBSelector[6]~1_combout\ & ( \AdderInputB[0]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_AdderInputB[0]~1_combout\,
	dataf => \ALT_INV_AddrBSelector[6]~1_combout\,
	combout => \AdderInputB[0]~7_combout\);

-- Location: IOIBUF_X121_Y89_N44
\IR_ALU[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(1),
	o => \IR_ALU[1]~input_o\);

-- Location: IOIBUF_X69_Y115_N52
\IR_ALU[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(0),
	o => \IR_ALU[0]~input_o\);

-- Location: LABCELL_X45_Y46_N21
\AdderInputB[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~5_combout\ = (!\AddrBSelector[5]~2_combout\) # (!\AddrBSelector[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[5]~2_combout\,
	datab => \ALT_INV_AddrBSelector[6]~1_combout\,
	combout => \AdderInputB[0]~5_combout\);

-- Location: LABCELL_X43_Y47_N33
\AdderInputB[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~6_combout\ = (\AdderInputB[0]~5_combout\ & \AdderInputB[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[0]~5_combout\,
	datad => \ALT_INV_AdderInputB[0]~1_combout\,
	combout => \AdderInputB[0]~6_combout\);

-- Location: LABCELL_X43_Y47_N24
\AdderInputB[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~8_combout\ = ( \IR_ALU[0]~input_o\ & ( \AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\ & ((\IR_ALU[13]~input_o\))) # (\AdderInputB[0]~7_combout\ & (\IR_ALU[1]~input_o\)) ) ) ) # ( !\IR_ALU[0]~input_o\ & ( 
-- \AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\ & ((\IR_ALU[13]~input_o\))) # (\AdderInputB[0]~7_combout\ & (\IR_ALU[1]~input_o\)) ) ) ) # ( \IR_ALU[0]~input_o\ & ( !\AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\) # 
-- (\AdderInputB[0]~4_combout\) ) ) ) # ( !\IR_ALU[0]~input_o\ & ( !\AdderInputB[0]~6_combout\ & ( (\AdderInputB[0]~4_combout\ & \AdderInputB[0]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[0]~4_combout\,
	datab => \ALT_INV_AdderInputB[0]~7_combout\,
	datac => \ALT_INV_IR_ALU[1]~input_o\,
	datad => \ALT_INV_IR_ALU[13]~input_o\,
	datae => \ALT_INV_IR_ALU[0]~input_o\,
	dataf => \ALT_INV_AdderInputB[0]~6_combout\,
	combout => \AdderInputB[0]~8_combout\);

-- Location: LABCELL_X43_Y47_N54
\AdderInputB[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~11_combout\ = ( \AdderInputB[0]~9_combout\ & ( \AdderInputB[0]~8_combout\ & ( (!\AdderInputB[0]~10_combout\ & ((!\IR_ALU[13]~input_o\))) # (\AdderInputB[0]~10_combout\ & (\IR_ALU[25]~input_o\)) ) ) ) # ( !\AdderInputB[0]~9_combout\ & ( 
-- \AdderInputB[0]~8_combout\ & ( (\AdderInputB[0]~10_combout\) # (\Registers_ALU[32]~input_o\) ) ) ) # ( \AdderInputB[0]~9_combout\ & ( !\AdderInputB[0]~8_combout\ & ( (!\AdderInputB[0]~10_combout\ & ((!\IR_ALU[13]~input_o\))) # (\AdderInputB[0]~10_combout\ 
-- & (\IR_ALU[25]~input_o\)) ) ) ) # ( !\AdderInputB[0]~9_combout\ & ( !\AdderInputB[0]~8_combout\ & ( (\Registers_ALU[32]~input_o\ & !\AdderInputB[0]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111101010000010100111111001111111111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[25]~input_o\,
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datac => \ALT_INV_AdderInputB[0]~10_combout\,
	datad => \ALT_INV_IR_ALU[13]~input_o\,
	datae => \ALT_INV_AdderInputB[0]~9_combout\,
	dataf => \ALT_INV_AdderInputB[0]~8_combout\,
	combout => \AdderInputB[0]~11_combout\);

-- Location: LABCELL_X44_Y47_N39
\AdderInputB[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(0) = ( \AdderInputB[0]~11_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(0)) ) ) # ( !\AdderInputB[0]~11_combout\ & ( (AdderInputB(0) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(0),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[0]~11_combout\,
	combout => AdderInputB(0));

-- Location: LABCELL_X48_Y46_N24
\CRAA32|Result[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(0) = ( \Control_ALU[14]~input_o\ & ( AdderInputB(0) & ( AdderInputA(0) ) ) ) # ( !\Control_ALU[14]~input_o\ & ( AdderInputB(0) & ( !\AdderInputB[8]~0_combout\ $ (!AdderInputA(0)) ) ) ) # ( \Control_ALU[14]~input_o\ & ( !AdderInputB(0) & ( 
-- !AdderInputA(0) ) ) ) # ( !\Control_ALU[14]~input_o\ & ( !AdderInputB(0) & ( !\AdderInputB[8]~0_combout\ $ (AdderInputA(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011111100001111000000111100001111000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AdderInputB[8]~0_combout\,
	datac => ALT_INV_AdderInputA(0),
	datae => \ALT_INV_Control_ALU[14]~input_o\,
	dataf => ALT_INV_AdderInputB(0),
	combout => \CRAA32|Result\(0));

-- Location: LABCELL_X42_Y46_N45
\ALU_Registers[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~0_combout\ = ( \Control_ALU[16]~input_o\ & ( ALURegSelector(1) & ( (!\Control_ALU[26]~input_o\ & !\Control_ALU[17]~input_o\) ) ) ) # ( !\Control_ALU[16]~input_o\ & ( ALURegSelector(1) & ( (!\Control_ALU[26]~input_o\ & 
-- !\Control_ALU[17]~input_o\) ) ) ) # ( \Control_ALU[16]~input_o\ & ( !ALURegSelector(1) & ( (!\Control_ALU[26]~input_o\ & !\Control_ALU[17]~input_o\) ) ) ) # ( !\Control_ALU[16]~input_o\ & ( !ALURegSelector(1) & ( (\Control_ALU[25]~input_o\ & 
-- (!\Control_ALU[26]~input_o\ & !\Control_ALU[17]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[25]~input_o\,
	datab => \ALT_INV_Control_ALU[26]~input_o\,
	datac => \ALT_INV_Control_ALU[17]~input_o\,
	datae => \ALT_INV_Control_ALU[16]~input_o\,
	dataf => ALT_INV_ALURegSelector(1),
	combout => \ALU_Registers[31]~0_combout\);

-- Location: IOIBUF_X121_Y53_N55
\Control_ALU[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(29),
	o => \Control_ALU[29]~input_o\);

-- Location: IOIBUF_X37_Y0_N1
\Control_ALU[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(27),
	o => \Control_ALU[27]~input_o\);

-- Location: LABCELL_X37_Y47_N9
\OrBselector[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- OrBselector(1) = ( !\Control_ALU[27]~input_o\ & ( !\Control_ALU[25]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Control_ALU[25]~input_o\,
	dataf => \ALT_INV_Control_ALU[27]~input_o\,
	combout => OrBselector(1));

-- Location: LABCELL_X39_Y47_N45
\InputORB[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[0]~1_combout\ = ( \Control_ALU[16]~input_o\ ) # ( !\Control_ALU[16]~input_o\ & ( (!OrBselector(1)) # (\Control_ALU[29]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[29]~input_o\,
	datad => ALT_INV_OrBselector(1),
	dataf => \ALT_INV_Control_ALU[16]~input_o\,
	combout => \InputORB[0]~1_combout\);

-- Location: LABCELL_X42_Y43_N12
\InputORB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[0]~0_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[13]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[8]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[32]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[13]~input_o\,
	datab => \ALT_INV_IR_ALU[8]~input_o\,
	datac => \ALT_INV_Control_ALU[29]~input_o\,
	datad => \ALT_INV_Registers_ALU[32]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[0]~0_combout\);

-- Location: LABCELL_X42_Y43_N54
\InputORB[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(0) = ( \InputORB[0]~0_combout\ & ( (InputORB(0)) # (\InputORB[0]~1_combout\) ) ) # ( !\InputORB[0]~0_combout\ & ( (!\InputORB[0]~1_combout\ & InputORB(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputORB[0]~1_combout\,
	datad => ALT_INV_InputORB(0),
	dataf => \ALT_INV_InputORB[0]~0_combout\,
	combout => InputORB(0));

-- Location: LABCELL_X42_Y43_N30
\ALU_Registers[0]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]~237_combout\ = ( !\Registers_ALU[0]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(0) & ((\ALU_Registers[31]~0_combout\)))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & ((\CRAA32|Result\(0)))) # 
-- (\ALU_Registers[31]~0_combout\ & (InputXORB(0)))))) ) ) # ( \Registers_ALU[0]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(0))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & 
-- ((\CRAA32|Result\(0)))) # (\ALU_Registers[31]~0_combout\ & (!InputXORB(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011000011111100011101000111011110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(0),
	datab => \ALT_INV_ALU_Registers[31]~1_combout\,
	datac => ALT_INV_InputANDB(0),
	datad => \CRAA32|ALT_INV_Result\(0),
	datae => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~0_combout\,
	datag => ALT_INV_InputORB(0),
	combout => \ALU_Registers[0]~237_combout\);

-- Location: LABCELL_X42_Y43_N0
\ALU_Registers[0]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]~233_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[0]~237_combout\)))) # (\Control_ALU[31]~input_o\ & ((((\Mul|Add32A|Carry~0_combout\))))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D0~q\)) # (\LSR|D0~q\)) # (\ASR|D0~q\))) # (\Control_ALU[31]~input_o\ & ((((\Mul|Add32A|Carry~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111001010100111111100001010010111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[31]~input_o\,
	datab => \ASR|ALT_INV_D0~q\,
	datac => \LSR|ALT_INV_D0~q\,
	datad => \Mul|Add32A|ALT_INV_Carry~0_combout\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D0~q\,
	datag => \ALT_INV_ALU_Registers[0]~237_combout\,
	combout => \ALU_Registers[0]~233_combout\);

-- Location: LABCELL_X42_Y43_N57
\ALU_Registers[0]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]$latch~combout\ = ( \ALU_Registers[0]~233_combout\ & ( (\ALU_Registers[31]~3_combout\) # (\ALU_Registers[0]$latch~combout\) ) ) # ( !\ALU_Registers[0]~233_combout\ & ( (\ALU_Registers[0]$latch~combout\ & !\ALU_Registers[31]~3_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[0]$latch~combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[0]~233_combout\,
	combout => \ALU_Registers[0]$latch~combout\);

-- Location: LABCELL_X42_Y45_N42
\LS|D1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D1~feeder_combout\ = ( LSRDataIn(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(1),
	combout => \LS|D1~feeder_combout\);

-- Location: LABCELL_X39_Y45_N27
LSReplace : cyclonev_lcell_comb
-- Equation(s):
-- \LSReplace~combout\ = ( !\Control_ALU[36]~input_o\ & ( (!\Control_ALU[19]~input_o\ & !\Control_ALU[20]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[19]~input_o\,
	datad => \ALT_INV_Control_ALU[20]~input_o\,
	dataf => \ALT_INV_Control_ALU[36]~input_o\,
	combout => \LSReplace~combout\);

-- Location: FF_X42_Y45_N44
\LS|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D1~feeder_combout\,
	asdata => \LS|D0~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D1~q\);

-- Location: IOIBUF_X121_Y51_N95
\Registers_ALU[33]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(33),
	o => \Registers_ALU[33]~input_o\);

-- Location: LABCELL_X115_Y45_N45
\Mul|Add32A|Result[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(1) = ( \Registers_ALU[1]~input_o\ & ( !\Registers_ALU[32]~input_o\ $ (((!\Registers_ALU[33]~input_o\) # (!\Registers_ALU[0]~input_o\))) ) ) # ( !\Registers_ALU[1]~input_o\ & ( (\Registers_ALU[33]~input_o\ & \Registers_ALU[0]~input_o\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|Add32A|Result\(1));

-- Location: LABCELL_X42_Y48_N36
\InputXORB[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[1]~1_combout\ = ( \IR_ALU[14]~input_o\ & ( (!\Control_ALU[24]~input_o\) # (\Registers_ALU[33]~input_o\) ) ) # ( !\IR_ALU[14]~input_o\ & ( (\Control_ALU[24]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_IR_ALU[14]~input_o\,
	combout => \InputXORB[1]~1_combout\);

-- Location: MLABCELL_X41_Y48_N54
\InputXORB[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(1) = ( ALURegSelector(1) & ( \InputXORB[1]~1_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputXORB[1]~1_combout\,
	datad => ALT_INV_InputXORB(1),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(1));

-- Location: LABCELL_X44_Y47_N48
\CRAA32|Carry[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(1) = ( AdderInputB(0) & ( (\AdderInputB[8]~0_combout\ & (!AdderInputA(0) & !\Control_ALU[14]~input_o\)) ) ) # ( !AdderInputB(0) & ( (!AdderInputA(0)) # ((\AdderInputB[8]~0_combout\ & !\Control_ALU[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110000111100111111000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AdderInputB[8]~0_combout\,
	datac => ALT_INV_AdderInputA(0),
	datad => \ALT_INV_Control_ALU[14]~input_o\,
	dataf => ALT_INV_AdderInputB(0),
	combout => \CRAA32|Carry\(1));

-- Location: IOIBUF_X82_Y0_N58
\IR_ALU[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(26),
	o => \IR_ALU[26]~input_o\);

-- Location: IOIBUF_X121_Y63_N4
\IR_ALU[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(15),
	o => \IR_ALU[15]~input_o\);

-- Location: IOIBUF_X121_Y93_N21
\IR_ALU[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(6),
	o => \IR_ALU[6]~input_o\);

-- Location: LABCELL_X43_Y47_N30
\AdderInputB[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~16_combout\ = ( \AdderInputB[0]~3_combout\ & ( (!\AdderInputB[0]~2_combout\ & \IR_ALU[6]~input_o\) ) ) # ( !\AdderInputB[0]~3_combout\ & ( (!\AdderInputB[0]~2_combout\ & ((!\Registers_ALU[33]~input_o\))) # (\AdderInputB[0]~2_combout\ & 
-- (\IR_ALU[15]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001110100011101000100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[15]~input_o\,
	datab => \ALT_INV_AdderInputB[0]~2_combout\,
	datac => \ALT_INV_Registers_ALU[33]~input_o\,
	datad => \ALT_INV_IR_ALU[6]~input_o\,
	dataf => \ALT_INV_AdderInputB[0]~3_combout\,
	combout => \AdderInputB[1]~16_combout\);

-- Location: IOIBUF_X26_Y115_N35
\IR_ALU[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(2),
	o => \IR_ALU[2]~input_o\);

-- Location: LABCELL_X43_Y47_N12
\AdderInputB[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~17_combout\ = ( \IR_ALU[14]~input_o\ & ( \AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\) # (\IR_ALU[2]~input_o\) ) ) ) # ( !\IR_ALU[14]~input_o\ & ( \AdderInputB[0]~6_combout\ & ( (\AdderInputB[0]~7_combout\ & 
-- \IR_ALU[2]~input_o\) ) ) ) # ( \IR_ALU[14]~input_o\ & ( !\AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\ & ((\IR_ALU[1]~input_o\))) # (\AdderInputB[0]~7_combout\ & (\AdderInputB[1]~16_combout\)) ) ) ) # ( !\IR_ALU[14]~input_o\ & ( 
-- !\AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\ & ((\IR_ALU[1]~input_o\))) # (\AdderInputB[0]~7_combout\ & (\AdderInputB[1]~16_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[0]~7_combout\,
	datab => \ALT_INV_AdderInputB[1]~16_combout\,
	datac => \ALT_INV_IR_ALU[1]~input_o\,
	datad => \ALT_INV_IR_ALU[2]~input_o\,
	datae => \ALT_INV_IR_ALU[14]~input_o\,
	dataf => \ALT_INV_AdderInputB[0]~6_combout\,
	combout => \AdderInputB[1]~17_combout\);

-- Location: LABCELL_X43_Y47_N42
\AdderInputB[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~18_combout\ = ( \Registers_ALU[33]~input_o\ & ( \AdderInputB[1]~17_combout\ & ( (!\AdderInputB[0]~9_combout\) # ((!\AdderInputB[0]~10_combout\ & ((!\IR_ALU[14]~input_o\))) # (\AdderInputB[0]~10_combout\ & (\IR_ALU[26]~input_o\))) ) ) ) # ( 
-- !\Registers_ALU[33]~input_o\ & ( \AdderInputB[1]~17_combout\ & ( (!\AdderInputB[0]~10_combout\ & (\AdderInputB[0]~9_combout\ & ((!\IR_ALU[14]~input_o\)))) # (\AdderInputB[0]~10_combout\ & ((!\AdderInputB[0]~9_combout\) # ((\IR_ALU[26]~input_o\)))) ) ) ) # 
-- ( \Registers_ALU[33]~input_o\ & ( !\AdderInputB[1]~17_combout\ & ( (!\AdderInputB[0]~10_combout\ & ((!\AdderInputB[0]~9_combout\) # ((!\IR_ALU[14]~input_o\)))) # (\AdderInputB[0]~10_combout\ & (\AdderInputB[0]~9_combout\ & (\IR_ALU[26]~input_o\))) ) ) ) # 
-- ( !\Registers_ALU[33]~input_o\ & ( !\AdderInputB[1]~17_combout\ & ( (\AdderInputB[0]~9_combout\ & ((!\AdderInputB[0]~10_combout\ & ((!\IR_ALU[14]~input_o\))) # (\AdderInputB[0]~10_combout\ & (\IR_ALU[26]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000001101010111000100101100111010001011110111111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[0]~10_combout\,
	datab => \ALT_INV_AdderInputB[0]~9_combout\,
	datac => \ALT_INV_IR_ALU[26]~input_o\,
	datad => \ALT_INV_IR_ALU[14]~input_o\,
	datae => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_AdderInputB[1]~17_combout\,
	combout => \AdderInputB[1]~18_combout\);

-- Location: LABCELL_X44_Y47_N45
\AdderInputB[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(1) = ( \AdderInputB[1]~18_combout\ & ( (AdderInputB(1)) # (\AdderInputB[0]~15_combout\) ) ) # ( !\AdderInputB[1]~18_combout\ & ( (!\AdderInputB[0]~15_combout\ & AdderInputB(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[0]~15_combout\,
	datad => ALT_INV_AdderInputB(1),
	dataf => \ALT_INV_AdderInputB[1]~18_combout\,
	combout => AdderInputB(1));

-- Location: IOIBUF_X73_Y0_N41
\PC_ALU[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(1),
	o => \PC_ALU[1]~input_o\);

-- Location: LABCELL_X44_Y46_N21
\AdderInputA[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[1]~3_combout\ = ( AddrASelector(1) & ( \PC_ALU[1]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_PC_ALU[1]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[1]~3_combout\);

-- Location: LABCELL_X44_Y47_N54
\AdderInputA[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(1) = ( \AdderInputA[1]~3_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(1)) ) ) # ( !\AdderInputA[1]~3_combout\ & ( (AdderInputA(1) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(1),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[1]~3_combout\,
	combout => AdderInputA(1));

-- Location: LABCELL_X47_Y47_N48
\CRAA32|Result[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(1) = ( AdderInputA(1) & ( !\CRAA32|Carry\(1) $ (!AdderInputB(1)) ) ) # ( !AdderInputA(1) & ( !\CRAA32|Carry\(1) $ (AdderInputB(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Carry\(1),
	datad => ALT_INV_AdderInputB(1),
	dataf => ALT_INV_AdderInputA(1),
	combout => \CRAA32|Result\(1));

-- Location: IOIBUF_X50_Y115_N18
\IR_ALU[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(9),
	o => \IR_ALU[9]~input_o\);

-- Location: MLABCELL_X41_Y49_N45
\InputANDB[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[1]~2_combout\ = ( \Registers_ALU[33]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((!AndBselector(1)) # ((\IR_ALU[14]~input_o\)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[9]~input_o\)))) ) ) # ( !\Registers_ALU[33]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (AndBselector(1) & ((\IR_ALU[14]~input_o\)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[9]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011101000111111001100000011010100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AndBselector(1),
	datab => \ALT_INV_IR_ALU[9]~input_o\,
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_IR_ALU[14]~input_o\,
	datae => \ALT_INV_Registers_ALU[33]~input_o\,
	combout => \InputANDB[1]~2_combout\);

-- Location: MLABCELL_X41_Y49_N18
\InputANDB[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(1) = ( \InputANDB[0]~1_combout\ & ( InputANDB(1) & ( \InputANDB[1]~2_combout\ ) ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(1) ) ) # ( \InputANDB[0]~1_combout\ & ( !InputANDB(1) & ( \InputANDB[1]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputANDB[1]~2_combout\,
	datae => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(1),
	combout => InputANDB(1));

-- Location: MLABCELL_X41_Y49_N12
\InputORB[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[1]~2_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[14]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[9]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[33]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[14]~input_o\,
	datab => \ALT_INV_IR_ALU[9]~input_o\,
	datac => \ALT_INV_Registers_ALU[33]~input_o\,
	datad => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[1]~2_combout\);

-- Location: MLABCELL_X41_Y49_N9
\InputORB[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(1) = ( \InputORB[0]~1_combout\ & ( \InputORB[1]~2_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( \InputORB[1]~2_combout\ & ( InputORB(1) ) ) ) # ( !\InputORB[0]~1_combout\ & ( !\InputORB[1]~2_combout\ & ( InputORB(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(1),
	datae => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[1]~2_combout\,
	combout => InputORB(1));

-- Location: MLABCELL_X41_Y48_N36
\ALU_Registers[1]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]~229_combout\ = ( !\Registers_ALU[1]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(1) & ((\ALU_Registers[31]~1_combout\)))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(1)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(1)))))) ) ) # ( \Registers_ALU[1]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputANDB(1)))) # (\ALU_Registers[31]~1_combout\ & (\CRAA32|Result\(1)))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(1)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011111111111100110011010101010011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(1),
	datab => \CRAA32|ALT_INV_Result\(1),
	datac => ALT_INV_InputANDB(1),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[1]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(1),
	combout => \ALU_Registers[1]~229_combout\);

-- Location: MLABCELL_X41_Y48_N42
\ALU_Registers[1]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]~225_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[1]~229_combout\)))) # (\Control_ALU[31]~input_o\ & ((((\Mul|Add32A|Result\(1)))))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D1~q\)) # (\LSR|D1~q\)) # (\LS|D1~q\))) # (\Control_ALU[31]~input_o\ & ((((\Mul|Add32A|Result\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111001010100111111100001010010111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[31]~input_o\,
	datab => \LS|ALT_INV_D1~q\,
	datac => \LSR|ALT_INV_D1~q\,
	datad => \Mul|Add32A|ALT_INV_Result\(1),
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D1~q\,
	datag => \ALT_INV_ALU_Registers[1]~229_combout\,
	combout => \ALU_Registers[1]~225_combout\);

-- Location: MLABCELL_X41_Y48_N57
\ALU_Registers[1]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]$latch~combout\ = ( \ALU_Registers[1]~225_combout\ & ( (\ALU_Registers[1]$latch~combout\) # (\ALU_Registers[31]~3_combout\) ) ) # ( !\ALU_Registers[1]~225_combout\ & ( (!\ALU_Registers[31]~3_combout\ & \ALU_Registers[1]$latch~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~3_combout\,
	datac => \ALT_INV_ALU_Registers[1]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[1]~225_combout\,
	combout => \ALU_Registers[1]$latch~combout\);

-- Location: LABCELL_X42_Y48_N54
\LS|D2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D2~feeder_combout\ = LSRDataIn(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_LSRDataIn(2),
	combout => \LS|D2~feeder_combout\);

-- Location: FF_X42_Y48_N56
\LS|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D2~feeder_combout\,
	asdata => \LS|D1~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D2~q\);

-- Location: MLABCELL_X41_Y48_N21
\ALU_Registers[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]~4_combout\ = (!\ASR|D2~q\ & (!\LS|D2~q\ & !\LSR|D2~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|ALT_INV_D2~q\,
	datab => \LS|ALT_INV_D2~q\,
	datac => \LSR|ALT_INV_D2~q\,
	combout => \ALU_Registers[2]~4_combout\);

-- Location: MLABCELL_X41_Y43_N51
\Mul|Add32A|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~1_combout\ = (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[0]~input_o\ & ((!\Registers_ALU[32]~input_o\) # (!\Registers_ALU[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000000000001100100000000000110010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[32]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \Mul|Add32A|Carry~1_combout\);

-- Location: IOIBUF_X121_Y53_N21
\Registers_ALU[34]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(34),
	o => \Registers_ALU[34]~input_o\);

-- Location: LABCELL_X39_Y43_N24
\Mul|FPP1|BPP0|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP0|PartialProduct~0_combout\ = ( \Registers_ALU[34]~input_o\ & ( (\Registers_ALU[0]~input_o\ & !\Registers_ALU[33]~input_o\) ) ) # ( !\Registers_ALU[34]~input_o\ & ( (\Registers_ALU[0]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[34]~input_o\,
	combout => \Mul|FPP1|BPP0|PartialProduct~0_combout\);

-- Location: MLABCELL_X41_Y43_N33
\Mul|FPP0|BPP2|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP2|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[2]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (!\Registers_ALU[1]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[33]~input_o\,
	datad => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP2|PartialProduct~0_combout\);

-- Location: MLABCELL_X41_Y44_N39
\Mul|Add32B|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~0_combout\ = ( \Mul|FPP0|BPP2|PartialProduct~0_combout\ & ( !\Mul|Add32A|Carry~1_combout\ $ (!\Mul|FPP1|BPP0|PartialProduct~0_combout\) ) ) # ( !\Mul|FPP0|BPP2|PartialProduct~0_combout\ & ( !\Mul|Add32A|Carry~1_combout\ $ 
-- (\Mul|FPP1|BPP0|PartialProduct~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add32A|ALT_INV_Carry~1_combout\,
	datad => \Mul|FPP1|BPP0|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP0|BPP2|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32B|Carry~0_combout\);

-- Location: IOIBUF_X40_Y115_N58
\IR_ALU[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(27),
	o => \IR_ALU[27]~input_o\);

-- Location: IOIBUF_X67_Y115_N1
\IR_ALU[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(7),
	o => \IR_ALU[7]~input_o\);

-- Location: IOIBUF_X121_Y26_N38
\IR_ALU[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(16),
	o => \IR_ALU[16]~input_o\);

-- Location: MLABCELL_X41_Y46_N21
\AdderInputB[2]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~19_combout\ = ( \Control_ALU[2]~input_o\ & ( (!\IR_ALU[16]~input_o\ & ((\Control_ALU[5]~input_o\) # (\Control_ALU[4]~input_o\))) ) ) # ( !\Control_ALU[2]~input_o\ & ( (!\Control_ALU[4]~input_o\ & ((!\Control_ALU[5]~input_o\ & 
-- (!\Control_ALU[3]~input_o\)) # (\Control_ALU[5]~input_o\ & ((!\IR_ALU[16]~input_o\))))) # (\Control_ALU[4]~input_o\ & (((!\IR_ALU[16]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011110000000111101111000000001110111000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[4]~input_o\,
	datab => \ALT_INV_Control_ALU[5]~input_o\,
	datac => \ALT_INV_Control_ALU[3]~input_o\,
	datad => \ALT_INV_IR_ALU[16]~input_o\,
	dataf => \ALT_INV_Control_ALU[2]~input_o\,
	combout => \AdderInputB[2]~19_combout\);

-- Location: LABCELL_X42_Y46_N0
\AdderInputB[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~20_combout\ = ( \AddrBSelector[3]~0_combout\ & ( (!\AdderInputB[8]~0_combout\ & (!\Registers_ALU[34]~input_o\)) # (\AdderInputB[8]~0_combout\ & ((!\AdderInputB[2]~19_combout\))) ) ) # ( !\AddrBSelector[3]~0_combout\ & ( 
-- (!\AdderInputB[8]~0_combout\ & (!\Registers_ALU[34]~input_o\)) # (\AdderInputB[8]~0_combout\ & ((\IR_ALU[7]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110100011101000111010001110101111101000001010111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[34]~input_o\,
	datab => \ALT_INV_IR_ALU[7]~input_o\,
	datac => \ALT_INV_AdderInputB[8]~0_combout\,
	datad => \ALT_INV_AdderInputB[2]~19_combout\,
	dataf => \ALT_INV_AddrBSelector[3]~0_combout\,
	combout => \AdderInputB[2]~20_combout\);

-- Location: IOIBUF_X100_Y0_N52
\IR_ALU[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(3),
	o => \IR_ALU[3]~input_o\);

-- Location: MLABCELL_X41_Y46_N24
\AdderInputB[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~21_combout\ = ( \AddrBSelector[6]~1_combout\ & ( (!\AddrBSelector[5]~2_combout\ & ((\IR_ALU[3]~input_o\))) # (\AddrBSelector[5]~2_combout\ & (\AdderInputB[2]~20_combout\)) ) ) # ( !\AddrBSelector[6]~1_combout\ & ( \IR_ALU[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[15]~input_o\,
	datab => \ALT_INV_AddrBSelector[5]~2_combout\,
	datac => \ALT_INV_AdderInputB[2]~20_combout\,
	datad => \ALT_INV_IR_ALU[3]~input_o\,
	dataf => \ALT_INV_AddrBSelector[6]~1_combout\,
	combout => \AdderInputB[2]~21_combout\);

-- Location: MLABCELL_X41_Y46_N42
\AdderInputB[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~22_combout\ = ( \AdderInputB[2]~21_combout\ & ( (!\AddrASelector[1]~0_combout\ & (((\IR_ALU[27]~input_o\)))) # (\AddrASelector[1]~0_combout\ & (((\IR_ALU[2]~input_o\)) # (\AdderInputB[0]~1_combout\))) ) ) # ( !\AdderInputB[2]~21_combout\ & 
-- ( (!\AddrASelector[1]~0_combout\ & (((\IR_ALU[27]~input_o\)))) # (\AddrASelector[1]~0_combout\ & (!\AdderInputB[0]~1_combout\ & ((\IR_ALU[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrASelector[1]~0_combout\,
	datab => \ALT_INV_AdderInputB[0]~1_combout\,
	datac => \ALT_INV_IR_ALU[27]~input_o\,
	datad => \ALT_INV_IR_ALU[2]~input_o\,
	dataf => \ALT_INV_AdderInputB[2]~21_combout\,
	combout => \AdderInputB[2]~22_combout\);

-- Location: MLABCELL_X41_Y46_N15
\AdderInputB[2]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~23_combout\ = ( \AdderInputB[2]~22_combout\ & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\) # ((!\IR_ALU[15]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[34]~input_o\)))) ) ) # ( 
-- !\AdderInputB[2]~22_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & ((!\IR_ALU[15]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001111001111100010111100111110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[34]~input_o\,
	datad => \ALT_INV_IR_ALU[15]~input_o\,
	dataf => \ALT_INV_AdderInputB[2]~22_combout\,
	combout => \AdderInputB[2]~23_combout\);

-- Location: LABCELL_X44_Y47_N21
\AdderInputB[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(2) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[2]~23_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[2]~23_combout\,
	datad => ALT_INV_AdderInputB(2),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(2));

-- Location: IOIBUF_X67_Y115_N35
\PC_ALU[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(2),
	o => \PC_ALU[2]~input_o\);

-- Location: LABCELL_X44_Y46_N48
\AdderInputA[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[2]~4_combout\ = ( AddrASelector(1) & ( \PC_ALU[2]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_PC_ALU[2]~input_o\,
	datad => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[2]~4_combout\);

-- Location: LABCELL_X44_Y47_N57
\AdderInputA[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(2) = ( \AdderInputA[2]~4_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(2)) ) ) # ( !\AdderInputA[2]~4_combout\ & ( (AdderInputA(2) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(2),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[2]~4_combout\,
	combout => AdderInputA(2));

-- Location: LABCELL_X47_Y47_N12
\CRAA32|Result[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(2) = ( AdderInputA(1) & ( !AdderInputB(2) $ (!AdderInputA(2) $ (((!\CRAA32|Carry\(1)) # (AdderInputB(1))))) ) ) # ( !AdderInputA(1) & ( !AdderInputB(2) $ (!AdderInputA(2) $ (((AdderInputB(1) & !\CRAA32|Carry\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010011001011001101010100110010110011010011001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(2),
	datab => ALT_INV_AdderInputB(1),
	datac => \CRAA32|ALT_INV_Carry\(1),
	datad => ALT_INV_AdderInputA(2),
	dataf => ALT_INV_AdderInputA(1),
	combout => \CRAA32|Result\(2));

-- Location: LABCELL_X42_Y49_N12
\InputXORB[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[2]~2_combout\ = ( \Registers_ALU[34]~input_o\ & ( (\Control_ALU[24]~input_o\) # (\IR_ALU[15]~input_o\) ) ) # ( !\Registers_ALU[34]~input_o\ & ( (\IR_ALU[15]~input_o\ & !\Control_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[15]~input_o\,
	datac => \ALT_INV_Control_ALU[24]~input_o\,
	datae => \ALT_INV_Registers_ALU[34]~input_o\,
	combout => \InputXORB[2]~2_combout\);

-- Location: MLABCELL_X41_Y48_N12
\InputXORB[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(2) = ( InputXORB(2) & ( (!ALURegSelector(1)) # (\InputXORB[2]~2_combout\) ) ) # ( !InputXORB(2) & ( (\InputXORB[2]~2_combout\ & ALURegSelector(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputXORB[2]~2_combout\,
	datac => ALT_INV_ALURegSelector(1),
	dataf => ALT_INV_InputXORB(2),
	combout => InputXORB(2));

-- Location: IOIBUF_X71_Y0_N18
\IR_ALU[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(10),
	o => \IR_ALU[10]~input_o\);

-- Location: LABCELL_X42_Y49_N42
\InputANDB[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[2]~3_combout\ = ( \IR_ALU[15]~input_o\ & ( \IR_ALU[10]~input_o\ & ( ((AndBselector(1)) # (\Control_ALU[30]~input_o\)) # (\Registers_ALU[34]~input_o\) ) ) ) # ( !\IR_ALU[15]~input_o\ & ( \IR_ALU[10]~input_o\ & ( ((\Registers_ALU[34]~input_o\ & 
-- !AndBselector(1))) # (\Control_ALU[30]~input_o\) ) ) ) # ( \IR_ALU[15]~input_o\ & ( !\IR_ALU[10]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((AndBselector(1)) # (\Registers_ALU[34]~input_o\))) ) ) ) # ( !\IR_ALU[15]~input_o\ & ( !\IR_ALU[10]~input_o\ & ( 
-- (\Registers_ALU[34]~input_o\ & (!\Control_ALU[30]~input_o\ & !AndBselector(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110011011100110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[34]~input_o\,
	datab => \ALT_INV_Control_ALU[30]~input_o\,
	datac => ALT_INV_AndBselector(1),
	datae => \ALT_INV_IR_ALU[15]~input_o\,
	dataf => \ALT_INV_IR_ALU[10]~input_o\,
	combout => \InputANDB[2]~3_combout\);

-- Location: MLABCELL_X41_Y48_N30
\InputANDB[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(2) = ( InputANDB(2) & ( (!\InputANDB[0]~1_combout\) # (\InputANDB[2]~3_combout\) ) ) # ( !InputANDB(2) & ( (\InputANDB[2]~3_combout\ & \InputANDB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[2]~3_combout\,
	datad => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(2),
	combout => InputANDB(2));

-- Location: MLABCELL_X41_Y48_N9
\InputORB[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[2]~3_combout\ = ( \IR_ALU[15]~input_o\ & ( (!\Control_ALU[29]~input_o\ & (((\Registers_ALU[34]~input_o\)) # (OrBselector(1)))) # (\Control_ALU[29]~input_o\ & (((\IR_ALU[10]~input_o\)))) ) ) # ( !\IR_ALU[15]~input_o\ & ( 
-- (!\Control_ALU[29]~input_o\ & (!OrBselector(1) & ((\Registers_ALU[34]~input_o\)))) # (\Control_ALU[29]~input_o\ & (((\IR_ALU[10]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[29]~input_o\,
	datab => ALT_INV_OrBselector(1),
	datac => \ALT_INV_IR_ALU[10]~input_o\,
	datad => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_IR_ALU[15]~input_o\,
	combout => \InputORB[2]~3_combout\);

-- Location: MLABCELL_X41_Y48_N15
\InputORB[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(2) = ( \InputORB[2]~3_combout\ & ( (InputORB(2)) # (\InputORB[0]~1_combout\) ) ) # ( !\InputORB[2]~3_combout\ & ( (!\InputORB[0]~1_combout\ & InputORB(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputORB[0]~1_combout\,
	datac => ALT_INV_InputORB(2),
	dataf => \ALT_INV_InputORB[2]~3_combout\,
	combout => InputORB(2));

-- Location: MLABCELL_X41_Y48_N24
\ALU_Registers[2]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]~221_combout\ = ( !\Registers_ALU[2]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(2) & (((\ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(2)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(2)))))) ) ) # ( \Registers_ALU[2]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputANDB(2)))) # (\ALU_Registers[31]~1_combout\ & (\CRAA32|Result\(2)))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((!InputXORB(2)) # ((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011111111111101010101001100110101010111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(2),
	datab => ALT_INV_InputXORB(2),
	datac => ALT_INV_InputANDB(2),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(2),
	combout => \ALU_Registers[2]~221_combout\);

-- Location: MLABCELL_X41_Y48_N0
\ALU_Registers[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]~5_combout\ = ( \ALU_Registers[2]~221_combout\ & ( (!\Control_ALU[31]~input_o\ & ((!\Control_ALU[23]~input_o\) # ((!\ALU_Registers[2]~4_combout\)))) # (\Control_ALU[31]~input_o\ & (((!\Mul|Add32B|Carry~0_combout\)))) ) ) # ( 
-- !\ALU_Registers[2]~221_combout\ & ( (!\Control_ALU[31]~input_o\ & (\Control_ALU[23]~input_o\ & (!\ALU_Registers[2]~4_combout\))) # (\Control_ALU[31]~input_o\ & (((!\Mul|Add32B|Carry~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100100000011101010010000011111101101010001111110110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[31]~input_o\,
	datab => \ALT_INV_Control_ALU[23]~input_o\,
	datac => \ALT_INV_ALU_Registers[2]~4_combout\,
	datad => \Mul|Add32B|ALT_INV_Carry~0_combout\,
	dataf => \ALT_INV_ALU_Registers[2]~221_combout\,
	combout => \ALU_Registers[2]~5_combout\);

-- Location: MLABCELL_X41_Y48_N3
\ALU_Registers[2]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[2]~5_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[2]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[2]~5_combout\,
	datad => \ALT_INV_ALU_Registers[2]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[2]$latch~combout\);

-- Location: IOIBUF_X121_Y41_N55
\Registers_ALU[35]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(35),
	o => \Registers_ALU[35]~input_o\);

-- Location: LABCELL_X39_Y43_N9
\Mul|FPP1|BPP1|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP1|PartialProduct~combout\ = ( \Registers_ALU[0]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[1]~input_o\)))) # (\Registers_ALU[34]~input_o\ & 
-- ((!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[1]~input_o\)) # (\Registers_ALU[33]~input_o\))) ) ) # ( !\Registers_ALU[0]~input_o\ & ( !\Registers_ALU[35]~input_o\ $ (((!\Registers_ALU[1]~input_o\) # (!\Registers_ALU[34]~input_o\ $ 
-- (\Registers_ALU[33]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001100101010101100110010100000110011011110000011001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[34]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \Mul|FPP1|BPP1|PartialProduct~combout\);

-- Location: LABCELL_X39_Y43_N15
\Mul|FPP0|BPP3|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP3|PartialProduct~0_combout\ = ( \Registers_ALU[33]~input_o\ & ( (!\Registers_ALU[32]~input_o\ & ((!\Registers_ALU[2]~input_o\))) # (\Registers_ALU[32]~input_o\ & (!\Registers_ALU[3]~input_o\)) ) ) # ( !\Registers_ALU[33]~input_o\ & ( 
-- (\Registers_ALU[3]~input_o\ & \Registers_ALU[32]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001111000101110001000010001000100011110001011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[3]~input_o\,
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datae => \ALT_INV_Registers_ALU[33]~input_o\,
	combout => \Mul|FPP0|BPP3|PartialProduct~0_combout\);

-- Location: LABCELL_X39_Y43_N42
\Mul|Add32B|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(3) = ( \Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP1|PartialProduct~combout\ $ (((\Mul|FPP0|BPP2|PartialProduct~0_combout\) # (\Mul|Add32A|Carry~1_combout\))) ) ) ) # ( 
-- !\Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP1|PartialProduct~combout\ $ (((!\Mul|Add32A|Carry~1_combout\ & !\Mul|FPP0|BPP2|PartialProduct~0_combout\))) ) ) ) # ( 
-- \Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( !\Registers_ALU[35]~input_o\ $ (!\Mul|FPP1|BPP1|PartialProduct~combout\ $ (((!\Mul|Add32A|Carry~1_combout\) # (!\Mul|FPP0|BPP2|PartialProduct~0_combout\)))) ) ) ) # 
-- ( !\Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( !\Registers_ALU[35]~input_o\ $ (!\Mul|FPP1|BPP1|PartialProduct~combout\ $ (((\Mul|Add32A|Carry~1_combout\ & \Mul|FPP0|BPP2|PartialProduct~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001111000010001111001110111100010001000100001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~1_combout\,
	datab => \Mul|FPP0|BPP2|ALT_INV_PartialProduct~0_combout\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP1|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP0|BPP3|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32B|Result\(3));

-- Location: LABCELL_X38_Y48_N18
\LS|D3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D3~feeder_combout\ = ( LSRDataIn(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(3),
	combout => \LS|D3~feeder_combout\);

-- Location: FF_X38_Y48_N20
\LS|D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D3~feeder_combout\,
	asdata => \LS|D2~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D3~q\);

-- Location: LABCELL_X42_Y46_N9
\InputXORB[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[3]~3_combout\ = (!\Control_ALU[24]~input_o\ & (\IR_ALU[16]~input_o\)) # (\Control_ALU[24]~input_o\ & ((\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[16]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[3]~3_combout\);

-- Location: LABCELL_X38_Y48_N48
\InputXORB[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(3) = (!ALURegSelector(1) & (InputXORB(3))) # (ALURegSelector(1) & ((\InputXORB[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(3),
	datac => \ALT_INV_InputXORB[3]~3_combout\,
	datad => ALT_INV_ALURegSelector(1),
	combout => InputXORB(3));

-- Location: IOIBUF_X86_Y0_N52
\PC_ALU[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(3),
	o => \PC_ALU[3]~input_o\);

-- Location: LABCELL_X45_Y47_N48
\AdderInputA[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[3]~5_combout\ = ( AddrASelector(1) & ( \PC_ALU[3]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[3]~input_o\,
	datad => \ALT_INV_PC_ALU[3]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[3]~5_combout\);

-- Location: LABCELL_X45_Y47_N57
\AdderInputA[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(3) = ( \AdderInputA[3]~5_combout\ & ( (AdderInputA(3)) # (\AdderInputA[0]~2_combout\) ) ) # ( !\AdderInputA[3]~5_combout\ & ( (!\AdderInputA[0]~2_combout\ & AdderInputA(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputA[0]~2_combout\,
	datac => ALT_INV_AdderInputA(3),
	dataf => \ALT_INV_AdderInputA[3]~5_combout\,
	combout => AdderInputA(3));

-- Location: IOIBUF_X17_Y0_N58
\IR_ALU[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(28),
	o => \IR_ALU[28]~input_o\);

-- Location: IOIBUF_X121_Y31_N4
\IR_ALU[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(17),
	o => \IR_ALU[17]~input_o\);

-- Location: LABCELL_X43_Y47_N36
\AdderInputB[3]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[3]~24_combout\ = ( \AdderInputB[0]~3_combout\ & ( (\IR_ALU[8]~input_o\ & !\AdderInputB[0]~2_combout\) ) ) # ( !\AdderInputB[0]~3_combout\ & ( (!\AdderInputB[0]~2_combout\ & (!\Registers_ALU[35]~input_o\)) # (\AdderInputB[0]~2_combout\ & 
-- ((\IR_ALU[17]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110011110000001111001101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[8]~input_o\,
	datab => \ALT_INV_AdderInputB[0]~2_combout\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_IR_ALU[17]~input_o\,
	dataf => \ALT_INV_AdderInputB[0]~3_combout\,
	combout => \AdderInputB[3]~24_combout\);

-- Location: IOIBUF_X94_Y0_N18
\IR_ALU[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(4),
	o => \IR_ALU[4]~input_o\);

-- Location: LABCELL_X43_Y47_N48
\AdderInputB[3]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[3]~25_combout\ = ( \IR_ALU[16]~input_o\ & ( \AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\) # (\IR_ALU[4]~input_o\) ) ) ) # ( !\IR_ALU[16]~input_o\ & ( \AdderInputB[0]~6_combout\ & ( (\AdderInputB[0]~7_combout\ & 
-- \IR_ALU[4]~input_o\) ) ) ) # ( \IR_ALU[16]~input_o\ & ( !\AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\ & ((\IR_ALU[3]~input_o\))) # (\AdderInputB[0]~7_combout\ & (\AdderInputB[3]~24_combout\)) ) ) ) # ( !\IR_ALU[16]~input_o\ & ( 
-- !\AdderInputB[0]~6_combout\ & ( (!\AdderInputB[0]~7_combout\ & ((\IR_ALU[3]~input_o\))) # (\AdderInputB[0]~7_combout\ & (\AdderInputB[3]~24_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[0]~7_combout\,
	datab => \ALT_INV_AdderInputB[3]~24_combout\,
	datac => \ALT_INV_IR_ALU[3]~input_o\,
	datad => \ALT_INV_IR_ALU[4]~input_o\,
	datae => \ALT_INV_IR_ALU[16]~input_o\,
	dataf => \ALT_INV_AdderInputB[0]~6_combout\,
	combout => \AdderInputB[3]~25_combout\);

-- Location: LABCELL_X43_Y47_N18
\AdderInputB[3]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[3]~26_combout\ = ( \IR_ALU[16]~input_o\ & ( \AdderInputB[3]~25_combout\ & ( (!\AdderInputB[0]~10_combout\ & (\Registers_ALU[35]~input_o\ & ((!\AdderInputB[0]~9_combout\)))) # (\AdderInputB[0]~10_combout\ & (((!\AdderInputB[0]~9_combout\) # 
-- (\IR_ALU[28]~input_o\)))) ) ) ) # ( !\IR_ALU[16]~input_o\ & ( \AdderInputB[3]~25_combout\ & ( (!\AdderInputB[0]~10_combout\ & (((\AdderInputB[0]~9_combout\)) # (\Registers_ALU[35]~input_o\))) # (\AdderInputB[0]~10_combout\ & 
-- (((!\AdderInputB[0]~9_combout\) # (\IR_ALU[28]~input_o\)))) ) ) ) # ( \IR_ALU[16]~input_o\ & ( !\AdderInputB[3]~25_combout\ & ( (!\AdderInputB[0]~10_combout\ & (\Registers_ALU[35]~input_o\ & ((!\AdderInputB[0]~9_combout\)))) # (\AdderInputB[0]~10_combout\ 
-- & (((\IR_ALU[28]~input_o\ & \AdderInputB[0]~9_combout\)))) ) ) ) # ( !\IR_ALU[16]~input_o\ & ( !\AdderInputB[3]~25_combout\ & ( (!\AdderInputB[0]~10_combout\ & (((\AdderInputB[0]~9_combout\)) # (\Registers_ALU[35]~input_o\))) # 
-- (\AdderInputB[0]~10_combout\ & (((\IR_ALU[28]~input_o\ & \AdderInputB[0]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110011010100000000001101011111111100110101111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_IR_ALU[28]~input_o\,
	datac => \ALT_INV_AdderInputB[0]~10_combout\,
	datad => \ALT_INV_AdderInputB[0]~9_combout\,
	datae => \ALT_INV_IR_ALU[16]~input_o\,
	dataf => \ALT_INV_AdderInputB[3]~25_combout\,
	combout => \AdderInputB[3]~26_combout\);

-- Location: LABCELL_X44_Y47_N36
\AdderInputB[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(3) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[3]~26_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AdderInputB[3]~26_combout\,
	datad => ALT_INV_AdderInputB(3),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(3));

-- Location: LABCELL_X44_Y47_N24
\CRAA32|Carry[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(3) = ( \CRAA32|Carry\(1) & ( (!AdderInputB(2) & (AdderInputA(2) & (AdderInputA(1) & AdderInputB(1)))) # (AdderInputB(2) & (((AdderInputA(1) & AdderInputB(1))) # (AdderInputA(2)))) ) ) # ( !\CRAA32|Carry\(1) & ( (!AdderInputB(2) & 
-- (AdderInputA(2) & ((AdderInputB(1)) # (AdderInputA(1))))) # (AdderInputB(2) & (((AdderInputB(1)) # (AdderInputA(1))) # (AdderInputA(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101110111000101110111011100010001000101110001000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(2),
	datab => ALT_INV_AdderInputA(2),
	datac => ALT_INV_AdderInputA(1),
	datad => ALT_INV_AdderInputB(1),
	dataf => \CRAA32|ALT_INV_Carry\(1),
	combout => \CRAA32|Carry\(3));

-- Location: LABCELL_X47_Y47_N33
\CRAA32|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(3) = ( \CRAA32|Carry\(3) & ( !AdderInputA(3) $ (AdderInputB(3)) ) ) # ( !\CRAA32|Carry\(3) & ( !AdderInputA(3) $ (!AdderInputB(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(3),
	datad => ALT_INV_AdderInputB(3),
	dataf => \CRAA32|ALT_INV_Carry\(3),
	combout => \CRAA32|Result\(3));

-- Location: IOIBUF_X48_Y115_N41
\IR_ALU[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(11),
	o => \IR_ALU[11]~input_o\);

-- Location: LABCELL_X37_Y47_N30
\InputANDB[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[3]~4_combout\ = ( \IR_ALU[11]~input_o\ & ( ((!AndBselector(1) & (\Registers_ALU[35]~input_o\)) # (AndBselector(1) & ((\IR_ALU[16]~input_o\)))) # (\Control_ALU[30]~input_o\) ) ) # ( !\IR_ALU[11]~input_o\ & ( (!\Control_ALU[30]~input_o\ & 
-- ((!AndBselector(1) & (\Registers_ALU[35]~input_o\)) # (AndBselector(1) & ((\IR_ALU[16]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001110111001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Control_ALU[30]~input_o\,
	datac => \ALT_INV_IR_ALU[16]~input_o\,
	datad => ALT_INV_AndBselector(1),
	dataf => \ALT_INV_IR_ALU[11]~input_o\,
	combout => \InputANDB[3]~4_combout\);

-- Location: LABCELL_X38_Y48_N54
\InputANDB[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(3) = (!\InputANDB[0]~1_combout\ & ((InputANDB(3)))) # (\InputANDB[0]~1_combout\ & (\InputANDB[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputANDB[0]~1_combout\,
	datac => \ALT_INV_InputANDB[3]~4_combout\,
	datad => ALT_INV_InputANDB(3),
	combout => InputANDB(3));

-- Location: LABCELL_X37_Y47_N24
\InputORB[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[3]~4_combout\ = ( \Control_ALU[29]~input_o\ & ( OrBselector(1) & ( \IR_ALU[11]~input_o\ ) ) ) # ( !\Control_ALU[29]~input_o\ & ( OrBselector(1) & ( \IR_ALU[16]~input_o\ ) ) ) # ( \Control_ALU[29]~input_o\ & ( !OrBselector(1) & ( 
-- \IR_ALU[11]~input_o\ ) ) ) # ( !\Control_ALU[29]~input_o\ & ( !OrBselector(1) & ( \Registers_ALU[35]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_IR_ALU[11]~input_o\,
	datac => \ALT_INV_IR_ALU[16]~input_o\,
	datae => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[3]~4_combout\);

-- Location: LABCELL_X38_Y48_N21
\InputORB[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(3) = ( \InputORB[3]~4_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(3)) ) ) # ( !\InputORB[3]~4_combout\ & ( (InputORB(3) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputORB(3),
	datac => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[3]~4_combout\,
	combout => InputORB(3));

-- Location: LABCELL_X38_Y48_N12
\ALU_Registers[3]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[3]~217_combout\ = ( !\Registers_ALU[3]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(3) & ((\ALU_Registers[31]~1_combout\)))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(3)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(3)))))) ) ) # ( \Registers_ALU[3]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputANDB(3)))) # (\ALU_Registers[31]~1_combout\ & (\CRAA32|Result\(3)))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(3)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011111111111100110011010101010011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(3),
	datab => \CRAA32|ALT_INV_Result\(3),
	datac => ALT_INV_InputANDB(3),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(3),
	combout => \ALU_Registers[3]~217_combout\);

-- Location: LABCELL_X38_Y48_N6
\ALU_Registers[3]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[3]~213_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[3]~217_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32B|Result\(3))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D3~q\) # (\LS|D3~q\)) # (\LSR|D3~q\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32B|Result\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000110111011101100011011000110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[31]~input_o\,
	datab => \Mul|Add32B|ALT_INV_Result\(3),
	datac => \LSR|ALT_INV_D3~q\,
	datad => \LS|ALT_INV_D3~q\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D3~q\,
	datag => \ALT_INV_ALU_Registers[3]~217_combout\,
	combout => \ALU_Registers[3]~213_combout\);

-- Location: LABCELL_X38_Y48_N51
\ALU_Registers[3]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[3]$latch~combout\ = ( \ALU_Registers[3]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[3]~213_combout\) ) ) # ( !\ALU_Registers[3]$latch~combout\ & ( (\ALU_Registers[3]~213_combout\ & \ALU_Registers[31]~3_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[3]~213_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[3]$latch~combout\,
	combout => \ALU_Registers[3]$latch~combout\);

-- Location: LABCELL_X42_Y48_N33
\LS|D4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D4~feeder_combout\ = ( LSRDataIn(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(4),
	combout => \LS|D4~feeder_combout\);

-- Location: FF_X42_Y48_N35
\LS|D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D4~feeder_combout\,
	asdata => \LS|D3~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D4~q\);

-- Location: LABCELL_X115_Y45_N21
\Mul|FPP0|BPP4|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP4|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[4]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[3]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP4|PartialProduct~0_combout\);

-- Location: LABCELL_X39_Y43_N54
\Mul|Add32B|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~1_combout\ = ( \Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( (\Registers_ALU[35]~input_o\ & (!\Mul|FPP1|BPP1|PartialProduct~combout\ & (!\Mul|Add32A|Carry~1_combout\ $ 
-- (!\Mul|FPP0|BPP2|PartialProduct~0_combout\)))) ) ) ) # ( !\Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( (\Registers_ALU[35]~input_o\ & (\Mul|FPP1|BPP1|PartialProduct~combout\ & (!\Mul|Add32A|Carry~1_combout\ $ 
-- (!\Mul|FPP0|BPP2|PartialProduct~0_combout\)))) ) ) ) # ( \Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( (\Registers_ALU[35]~input_o\ & ((!\Mul|Add32A|Carry~1_combout\ & (!\Mul|FPP0|BPP2|PartialProduct~0_combout\ 
-- & !\Mul|FPP1|BPP1|PartialProduct~combout\)) # (\Mul|Add32A|Carry~1_combout\ & (\Mul|FPP0|BPP2|PartialProduct~0_combout\ & \Mul|FPP1|BPP1|PartialProduct~combout\)))) ) ) ) # ( !\Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( 
-- !\Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( (\Registers_ALU[35]~input_o\ & ((!\Mul|Add32A|Carry~1_combout\ & (!\Mul|FPP0|BPP2|PartialProduct~0_combout\ & \Mul|FPP1|BPP1|PartialProduct~combout\)) # (\Mul|Add32A|Carry~1_combout\ & 
-- (\Mul|FPP0|BPP2|PartialProduct~0_combout\ & !\Mul|FPP1|BPP1|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001000000010000000000100000000000001100000011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~1_combout\,
	datab => \Mul|FPP0|BPP2|ALT_INV_PartialProduct~0_combout\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP1|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP0|BPP3|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32B|Carry~1_combout\);

-- Location: LABCELL_X39_Y43_N0
\Mul|Add32A|Carry[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry\(4) = ( \Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( ((!\Mul|Add32A|Carry~1_combout\ & (\Mul|FPP0|BPP2|PartialProduct~0_combout\ & !\Registers_ALU[35]~input_o\)) # 
-- (\Mul|Add32A|Carry~1_combout\ & ((!\Registers_ALU[35]~input_o\) # (\Mul|FPP0|BPP2|PartialProduct~0_combout\)))) # (\Mul|FPP1|BPP1|PartialProduct~combout\) ) ) ) # ( !\Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( 
-- (\Mul|FPP1|BPP1|PartialProduct~combout\ & ((!\Mul|Add32A|Carry~1_combout\ & (\Mul|FPP0|BPP2|PartialProduct~0_combout\ & !\Registers_ALU[35]~input_o\)) # (\Mul|Add32A|Carry~1_combout\ & ((!\Registers_ALU[35]~input_o\) # 
-- (\Mul|FPP0|BPP2|PartialProduct~0_combout\))))) ) ) ) # ( \Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout\ & ( ((!\Mul|Add32A|Carry~1_combout\ & (\Mul|FPP0|BPP2|PartialProduct~0_combout\ & \Registers_ALU[35]~input_o\)) 
-- # (\Mul|Add32A|Carry~1_combout\ & ((\Registers_ALU[35]~input_o\) # (\Mul|FPP0|BPP2|PartialProduct~0_combout\)))) # (\Mul|FPP1|BPP1|PartialProduct~combout\) ) ) ) # ( !\Mul|FPP0|BPP3|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout\ & 
-- ( (\Mul|FPP1|BPP1|PartialProduct~combout\ & ((!\Mul|Add32A|Carry~1_combout\ & (\Mul|FPP0|BPP2|PartialProduct~0_combout\ & \Registers_ALU[35]~input_o\)) # (\Mul|Add32A|Carry~1_combout\ & ((\Registers_ALU[35]~input_o\) # 
-- (\Mul|FPP0|BPP2|PartialProduct~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000101111111111100000000011100010111000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~1_combout\,
	datab => \Mul|FPP0|BPP2|ALT_INV_PartialProduct~0_combout\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP1|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP0|BPP3|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry\(4));

-- Location: LABCELL_X115_Y45_N36
\Mul|FPP1|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP2|PartialProduct~combout\ = ( \Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (!\Registers_ALU[35]~input_o\ $ ((!\Registers_ALU[2]~input_o\)))) # (\Registers_ALU[33]~input_o\ & (((\Registers_ALU[1]~input_o\)) # 
-- (\Registers_ALU[35]~input_o\))) ) ) # ( !\Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[1]~input_o\)))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[35]~input_o\ $ 
-- ((!\Registers_ALU[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001100110010100000110011001100110010111110110011001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[2]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[34]~input_o\,
	combout => \Mul|FPP1|BPP2|PartialProduct~combout\);

-- Location: IOIBUF_X121_Y48_N38
\Registers_ALU[36]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(36),
	o => \Registers_ALU[36]~input_o\);

-- Location: LABCELL_X115_Y45_N39
\Mul|FPP2|BPP0|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP0|PartialProduct~0_combout\ = ( \Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & \Registers_ALU[0]~input_o\) ) ) # ( !\Registers_ALU[36]~input_o\ & ( (\Registers_ALU[35]~input_o\ & \Registers_ALU[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \Mul|FPP2|BPP0|PartialProduct~0_combout\);

-- Location: LABCELL_X115_Y45_N48
\Mul|Add32B|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(4) = ( \Mul|FPP2|BPP0|PartialProduct~0_combout\ & ( !\Mul|FPP0|BPP4|PartialProduct~0_combout\ $ (!\Mul|Add32B|Carry~1_combout\ $ (!\Mul|Add32A|Carry\(4) $ (\Mul|FPP1|BPP2|PartialProduct~combout\))) ) ) # ( 
-- !\Mul|FPP2|BPP0|PartialProduct~0_combout\ & ( !\Mul|FPP0|BPP4|PartialProduct~0_combout\ $ (!\Mul|Add32B|Carry~1_combout\ $ (!\Mul|Add32A|Carry\(4) $ (!\Mul|FPP1|BPP2|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP4|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|Add32B|ALT_INV_Carry~1_combout\,
	datac => \Mul|Add32A|ALT_INV_Carry\(4),
	datad => \Mul|FPP1|BPP2|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32B|Result\(4));

-- Location: MLABCELL_X41_Y45_N6
\InputXORB[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[4]~4_combout\ = (!\Control_ALU[24]~input_o\ & (\IR_ALU[17]~input_o\)) # (\Control_ALU[24]~input_o\ & ((\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_IR_ALU[17]~input_o\,
	datac => \ALT_INV_Control_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \InputXORB[4]~4_combout\);

-- Location: MLABCELL_X41_Y44_N12
\InputXORB[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(4) = (!ALURegSelector(1) & (InputXORB(4))) # (ALURegSelector(1) & ((\InputXORB[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputXORB(4),
	datac => \ALT_INV_InputXORB[4]~4_combout\,
	datad => ALT_INV_ALURegSelector(1),
	combout => InputXORB(4));

-- Location: IOIBUF_X121_Y39_N4
\IR_ALU[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(12),
	o => \IR_ALU[12]~input_o\);

-- Location: MLABCELL_X41_Y44_N45
\InputANDB[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[4]~5_combout\ = ( \Registers_ALU[36]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((!AndBselector(1)) # ((\IR_ALU[17]~input_o\)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\Registers_ALU[36]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (AndBselector(1) & ((\IR_ALU[17]~input_o\)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_IR_ALU[17]~input_o\,
	dataf => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \InputANDB[4]~5_combout\);

-- Location: MLABCELL_X41_Y44_N57
\InputANDB[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(4) = (!\InputANDB[0]~1_combout\ & ((InputANDB(4)))) # (\InputANDB[0]~1_combout\ & (\InputANDB[4]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputANDB[0]~1_combout\,
	datac => \ALT_INV_InputANDB[4]~5_combout\,
	datad => ALT_INV_InputANDB(4),
	combout => InputANDB(4));

-- Location: IOIBUF_X121_Y84_N21
\PC_ALU[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(4),
	o => \PC_ALU[4]~input_o\);

-- Location: LABCELL_X44_Y46_N45
\AdderInputA[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[4]~6_combout\ = ( AddrASelector(1) & ( \PC_ALU[4]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_PC_ALU[4]~input_o\,
	datad => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[4]~6_combout\);

-- Location: LABCELL_X44_Y46_N6
\AdderInputA[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(4) = ( \AdderInputA[4]~6_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(4)) ) ) # ( !\AdderInputA[4]~6_combout\ & ( (AdderInputA(4) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(4),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[4]~6_combout\,
	combout => AdderInputA(4));

-- Location: LABCELL_X43_Y47_N9
\AdderInputB[11]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[11]~27_combout\ = (\AddrBSelector[3]~0_combout\ & ((\Control_ALU[5]~input_o\) # (\Control_ALU[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[4]~input_o\,
	datac => \ALT_INV_AddrBSelector[3]~0_combout\,
	datad => \ALT_INV_Control_ALU[5]~input_o\,
	combout => \AdderInputB[11]~27_combout\);

-- Location: IOIBUF_X46_Y0_N18
\IR_ALU[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(18),
	o => \IR_ALU[18]~input_o\);

-- Location: LABCELL_X48_Y47_N54
\AdderInputB[4]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~131_combout\ = ( !\AdderInputB[8]~0_combout\ & ( (((!\AddrBSelector[5]~2_combout\ & ((\IR_ALU[18]~input_o\))) # (\AddrBSelector[5]~2_combout\ & (!\Registers_ALU[36]~input_o\)))) ) ) # ( \AdderInputB[8]~0_combout\ & ( (!\IR_ALU[18]~input_o\ 
-- & (!\AddrBSelector[3]~0_combout\ & (((\IR_ALU[9]~input_o\ & \AddrBSelector[5]~2_combout\))))) # (\IR_ALU[18]~input_o\ & (((!\AddrBSelector[5]~2_combout\) # ((!\AddrBSelector[3]~0_combout\ & \IR_ALU[9]~input_o\))) # (\AdderInputB[11]~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111111110000111100000000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[3]~0_combout\,
	datab => \ALT_INV_AdderInputB[11]~27_combout\,
	datac => \ALT_INV_IR_ALU[9]~input_o\,
	datad => \ALT_INV_IR_ALU[18]~input_o\,
	datae => \ALT_INV_AdderInputB[8]~0_combout\,
	dataf => \ALT_INV_AddrBSelector[5]~2_combout\,
	datag => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \AdderInputB[4]~131_combout\);

-- Location: IOIBUF_X10_Y0_N52
\IR_ALU[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(29),
	o => \IR_ALU[29]~input_o\);

-- Location: LABCELL_X48_Y47_N48
\AdderInputB[4]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~127_combout\ = ( !\AddrBSelector[6]~1_combout\ & ( (!\AddrASelector[1]~0_combout\ & ((((\IR_ALU[29]~input_o\))))) # (\AddrASelector[1]~0_combout\ & ((!\AdderInputB[0]~1_combout\ & (((\IR_ALU[4]~input_o\)))) # (\AdderInputB[0]~1_combout\ & 
-- (\IR_ALU[17]~input_o\)))) ) ) # ( \AddrBSelector[6]~1_combout\ & ( (!\AddrASelector[1]~0_combout\ & ((((\IR_ALU[29]~input_o\))))) # (\AddrASelector[1]~0_combout\ & ((!\AdderInputB[0]~1_combout\ & (((\IR_ALU[4]~input_o\)))) # (\AdderInputB[0]~1_combout\ & 
-- (\AdderInputB[4]~131_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrASelector[1]~0_combout\,
	datab => \ALT_INV_AdderInputB[0]~1_combout\,
	datac => \ALT_INV_AdderInputB[4]~131_combout\,
	datad => \ALT_INV_IR_ALU[4]~input_o\,
	datae => \ALT_INV_AddrBSelector[6]~1_combout\,
	dataf => \ALT_INV_IR_ALU[29]~input_o\,
	datag => \ALT_INV_IR_ALU[17]~input_o\,
	combout => \AdderInputB[4]~127_combout\);

-- Location: LABCELL_X45_Y47_N36
\AdderInputB[4]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~28_combout\ = ( \AdderInputB[4]~127_combout\ & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\) # ((!\IR_ALU[17]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[36]~input_o\)))) ) ) # ( 
-- !\AdderInputB[4]~127_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & ((!\IR_ALU[17]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001111001111100010111100111110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[36]~input_o\,
	datad => \ALT_INV_IR_ALU[17]~input_o\,
	dataf => \ALT_INV_AdderInputB[4]~127_combout\,
	combout => \AdderInputB[4]~28_combout\);

-- Location: LABCELL_X44_Y47_N27
\AdderInputB[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(4) = ( \AdderInputB[4]~28_combout\ & ( (AdderInputB(4)) # (\AdderInputB[0]~15_combout\) ) ) # ( !\AdderInputB[4]~28_combout\ & ( (!\AdderInputB[0]~15_combout\ & AdderInputB(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[0]~15_combout\,
	datad => ALT_INV_AdderInputB(4),
	dataf => \ALT_INV_AdderInputB[4]~28_combout\,
	combout => AdderInputB(4));

-- Location: LABCELL_X47_Y47_N3
\CRAA32|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(4) = ( \CRAA32|Carry\(3) & ( !AdderInputA(4) $ (!AdderInputB(4) $ (((AdderInputA(3)) # (AdderInputB(3))))) ) ) # ( !\CRAA32|Carry\(3) & ( !AdderInputA(4) $ (!AdderInputB(4) $ (((AdderInputB(3) & AdderInputA(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100101101010100101010110101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(4),
	datab => ALT_INV_AdderInputB(3),
	datac => ALT_INV_AdderInputA(3),
	datad => ALT_INV_AdderInputB(4),
	dataf => \CRAA32|ALT_INV_Carry\(3),
	combout => \CRAA32|Result\(4));

-- Location: MLABCELL_X41_Y44_N33
\InputORB[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[4]~5_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[17]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[36]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_IR_ALU[17]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[4]~5_combout\);

-- Location: MLABCELL_X41_Y44_N27
\InputORB[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(4) = ( \InputORB[4]~5_combout\ & ( (InputORB(4)) # (\InputORB[0]~1_combout\) ) ) # ( !\InputORB[4]~5_combout\ & ( (!\InputORB[0]~1_combout\ & InputORB(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputORB[0]~1_combout\,
	datad => ALT_INV_InputORB(4),
	dataf => \ALT_INV_InputORB[4]~5_combout\,
	combout => InputORB(4));

-- Location: MLABCELL_X41_Y44_N6
\ALU_Registers[4]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[4]~209_combout\ = ( !\Registers_ALU[4]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(4) & ((\ALU_Registers[31]~0_combout\)))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & ((\CRAA32|Result\(4)))) # 
-- (\ALU_Registers[31]~0_combout\ & (InputXORB(4)))))) ) ) # ( \Registers_ALU[4]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(4))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & 
-- ((\CRAA32|Result\(4)))) # (\ALU_Registers[31]~0_combout\ & (!InputXORB(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000010100101111100011011000110111110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => ALT_INV_InputXORB(4),
	datac => ALT_INV_InputANDB(4),
	datad => \CRAA32|ALT_INV_Result\(4),
	datae => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~0_combout\,
	datag => ALT_INV_InputORB(4),
	combout => \ALU_Registers[4]~209_combout\);

-- Location: MLABCELL_X41_Y44_N0
\ALU_Registers[4]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[4]~205_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[4]~209_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32B|Result\(4)))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D4~q\) # (\LSR|D4~q\))) # (\LS|D4~q\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32B|Result\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011010111110011001100001111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LS|ALT_INV_D4~q\,
	datab => \Mul|Add32B|ALT_INV_Result\(4),
	datac => \LSR|ALT_INV_D4~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D4~q\,
	datag => \ALT_INV_ALU_Registers[4]~209_combout\,
	combout => \ALU_Registers[4]~205_combout\);

-- Location: MLABCELL_X41_Y44_N15
\ALU_Registers[4]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[4]$latch~combout\ = ( \ALU_Registers[4]~205_combout\ & ( (\ALU_Registers[4]$latch~combout\) # (\ALU_Registers[31]~3_combout\) ) ) # ( !\ALU_Registers[4]~205_combout\ & ( (!\ALU_Registers[31]~3_combout\ & \ALU_Registers[4]$latch~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~3_combout\,
	datac => \ALT_INV_ALU_Registers[4]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[4]~205_combout\,
	combout => \ALU_Registers[4]$latch~combout\);

-- Location: LABCELL_X115_Y45_N3
\Mul|Add32B|Carry[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(5) = ( \Mul|FPP2|BPP0|PartialProduct~0_combout\ & ( (!\Mul|FPP0|BPP4|PartialProduct~0_combout\ $ (!\Mul|FPP1|BPP2|PartialProduct~combout\ $ (\Mul|Add32A|Carry\(4)))) # (\Mul|Add32B|Carry~1_combout\) ) ) # ( 
-- !\Mul|FPP2|BPP0|PartialProduct~0_combout\ & ( (\Mul|Add32B|Carry~1_combout\ & (!\Mul|FPP0|BPP4|PartialProduct~0_combout\ $ (!\Mul|FPP1|BPP2|PartialProduct~combout\ $ (\Mul|Add32A|Carry\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000001001000001100000100101101111100111110110111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP4|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP2|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32B|ALT_INV_Carry~1_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry\(4),
	dataf => \Mul|FPP2|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32B|Carry\(5));

-- Location: LABCELL_X115_Y45_N57
\Mul|FPP1|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP3|PartialProduct~combout\ = ( \Registers_ALU[3]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & (!\Registers_ALU[2]~input_o\ & \Registers_ALU[35]~input_o\)) # (\Registers_ALU[34]~input_o\ & 
-- ((!\Registers_ALU[35]~input_o\))))) # (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\))) # (\Registers_ALU[34]~input_o\ & ((\Registers_ALU[35]~input_o\) # (\Registers_ALU[2]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[3]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[2]~input_o\) # (\Registers_ALU[34]~input_o\)))) # (\Registers_ALU[33]~input_o\ & (((\Registers_ALU[34]~input_o\ & \Registers_ALU[2]~input_o\)) 
-- # (\Registers_ALU[35]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110111000000011111011101100111100100010110011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[34]~input_o\,
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[3]~input_o\,
	combout => \Mul|FPP1|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X115_Y45_N15
\Mul|FPP0|BPP5|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP5|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[5]~input_o\ $ (!\Registers_ALU[33]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (!\Registers_ALU[4]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[5]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP5|PartialProduct~0_combout\);

-- Location: LABCELL_X115_Y45_N0
\Mul|Add32A|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(5) = ( \Mul|FPP0|BPP5|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP3|PartialProduct~combout\ $ (((!\Mul|FPP0|BPP4|PartialProduct~0_combout\ & (\Mul|FPP1|BPP2|PartialProduct~combout\ & \Mul|Add32A|Carry\(4))) # 
-- (\Mul|FPP0|BPP4|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry\(4)) # (\Mul|FPP1|BPP2|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP0|BPP5|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP3|PartialProduct~combout\ $ 
-- (((!\Mul|FPP0|BPP4|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP2|PartialProduct~combout\) # (!\Mul|Add32A|Carry\(4)))) # (\Mul|FPP0|BPP4|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP2|PartialProduct~combout\ & !\Mul|Add32A|Carry\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100011101000000101111110100000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP4|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP2|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32A|ALT_INV_Carry\(4),
	datad => \Mul|FPP1|BPP3|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP0|BPP5|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result\(5));

-- Location: IOIBUF_X121_Y39_N55
\Registers_ALU[37]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(37),
	o => \Registers_ALU[37]~input_o\);

-- Location: LABCELL_X117_Y45_N12
\Mul|Add30|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(3) = ( \Registers_ALU[1]~input_o\ & ( (!\Registers_ALU[0]~input_o\ & ((!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[36]~input_o\)))) # (\Registers_ALU[0]~input_o\ & (!\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[35]~input_o\ & 
-- !\Registers_ALU[36]~input_o\))))) ) ) # ( !\Registers_ALU[1]~input_o\ & ( (\Registers_ALU[0]~input_o\ & (!\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[35]~input_o\) # (!\Registers_ALU[36]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010110000000000101011000111100011010100011110001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[36]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|Add30|Result\(3));

-- Location: LABCELL_X116_Y45_N39
\Mul|Add32B|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(5) = ( \Mul|Add30|Result\(3) & ( !\Mul|Add32B|Carry\(5) $ (\Mul|Add32A|Result\(5)) ) ) # ( !\Mul|Add30|Result\(3) & ( !\Mul|Add32B|Carry\(5) $ (!\Mul|Add32A|Result\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry\(5),
	datac => \Mul|Add32A|ALT_INV_Result\(5),
	dataf => \Mul|Add30|ALT_INV_Result\(3),
	combout => \Mul|Add32B|Result\(5));

-- Location: LABCELL_X38_Y48_N24
\LS|D5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D5~feeder_combout\ = ( LSRDataIn(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(5),
	combout => \LS|D5~feeder_combout\);

-- Location: FF_X38_Y48_N26
\LS|D5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D5~feeder_combout\,
	asdata => \LS|D4~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D5~q\);

-- Location: LABCELL_X38_Y48_N27
\ALU_Registers[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]~6_combout\ = ( !\LS|D5~q\ & ( (!\LSR|D5~q\ & !\ASR|D5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \LSR|ALT_INV_D5~q\,
	datad => \ASR|ALT_INV_D5~q\,
	dataf => \LS|ALT_INV_D5~q\,
	combout => \ALU_Registers[5]~6_combout\);

-- Location: LABCELL_X37_Y48_N57
\InputANDB[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[5]~6_combout\ = ( AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & (\IR_ALU[18]~input_o\)) # (\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & ((\Registers_ALU[37]~input_o\))) # 
-- (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[18]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Registers_ALU[37]~input_o\,
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => ALT_INV_AndBselector(1),
	combout => \InputANDB[5]~6_combout\);

-- Location: LABCELL_X37_Y48_N18
\InputANDB[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(5) = ( \InputANDB[0]~1_combout\ & ( InputANDB(5) & ( \InputANDB[5]~6_combout\ ) ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(5) ) ) # ( \InputANDB[0]~1_combout\ & ( !InputANDB(5) & ( \InputANDB[5]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputANDB[5]~6_combout\,
	datae => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(5),
	combout => InputANDB(5));

-- Location: IOIBUF_X50_Y0_N52
\PC_ALU[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(5),
	o => \PC_ALU[5]~input_o\);

-- Location: LABCELL_X44_Y45_N51
\AdderInputA[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[5]~7_combout\ = ( AddrASelector(1) & ( \PC_ALU[5]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[5]~input_o\,
	datac => \ALT_INV_PC_ALU[5]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[5]~7_combout\);

-- Location: LABCELL_X44_Y45_N30
\AdderInputA[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(5) = ( \AdderInputA[5]~7_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(5)) ) ) # ( !\AdderInputA[5]~7_combout\ & ( (AdderInputA(5) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(5),
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[5]~7_combout\,
	combout => AdderInputA(5));

-- Location: LABCELL_X44_Y47_N42
\CRAA32|Carry[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(5) = ( \CRAA32|Carry\(3) & ( (!AdderInputB(4) & (AdderInputA(4) & ((AdderInputB(3)) # (AdderInputA(3))))) # (AdderInputB(4) & (((AdderInputA(4)) # (AdderInputB(3))) # (AdderInputA(3)))) ) ) # ( !\CRAA32|Carry\(3) & ( (!AdderInputB(4) & 
-- (AdderInputA(3) & (AdderInputB(3) & AdderInputA(4)))) # (AdderInputB(4) & (((AdderInputA(3) & AdderInputB(3))) # (AdderInputA(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010111000000010101011100010101011111110001010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(4),
	datab => ALT_INV_AdderInputA(3),
	datac => ALT_INV_AdderInputB(3),
	datad => ALT_INV_AdderInputA(4),
	dataf => \CRAA32|ALT_INV_Carry\(3),
	combout => \CRAA32|Carry\(5));

-- Location: IOIBUF_X121_Y64_N21
\IR_ALU[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(19),
	o => \IR_ALU[19]~input_o\);

-- Location: LABCELL_X48_Y47_N36
\AdderInputB[5]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~123_combout\ = ( !\AdderInputB[8]~0_combout\ & ( (((!\AddrBSelector[5]~2_combout\ & (\IR_ALU[19]~input_o\)) # (\AddrBSelector[5]~2_combout\ & ((!\Registers_ALU[37]~input_o\))))) ) ) # ( \AdderInputB[8]~0_combout\ & ( (!\IR_ALU[19]~input_o\ 
-- & (!\AddrBSelector[3]~0_combout\ & (\IR_ALU[10]~input_o\ & ((\AddrBSelector[5]~2_combout\))))) # (\IR_ALU[19]~input_o\ & (((!\AddrBSelector[5]~2_combout\) # ((!\AddrBSelector[3]~0_combout\ & \IR_ALU[10]~input_o\))) # (\AdderInputB[11]~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001111110000111100000000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[3]~0_combout\,
	datab => \ALT_INV_IR_ALU[19]~input_o\,
	datac => \ALT_INV_IR_ALU[10]~input_o\,
	datad => \ALT_INV_AdderInputB[11]~27_combout\,
	datae => \ALT_INV_AdderInputB[8]~0_combout\,
	dataf => \ALT_INV_AddrBSelector[5]~2_combout\,
	datag => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \AdderInputB[5]~123_combout\);

-- Location: LABCELL_X48_Y47_N15
\AdderInputB[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~29_combout\ = ( \AddrBSelector[6]~1_combout\ & ( \AdderInputB[5]~123_combout\ & ( (\AdderInputB[5]~13_combout\) # (\IR_ALU[5]~input_o\) ) ) ) # ( !\AddrBSelector[6]~1_combout\ & ( \AdderInputB[5]~123_combout\ & ( 
-- (!\AdderInputB[5]~13_combout\ & (\IR_ALU[5]~input_o\)) # (\AdderInputB[5]~13_combout\ & ((\IR_ALU[18]~input_o\))) ) ) ) # ( \AddrBSelector[6]~1_combout\ & ( !\AdderInputB[5]~123_combout\ & ( (\IR_ALU[5]~input_o\ & !\AdderInputB[5]~13_combout\) ) ) ) # ( 
-- !\AddrBSelector[6]~1_combout\ & ( !\AdderInputB[5]~123_combout\ & ( (!\AdderInputB[5]~13_combout\ & (\IR_ALU[5]~input_o\)) # (\AdderInputB[5]~13_combout\ & ((\IR_ALU[18]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101000001010000010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[5]~input_o\,
	datac => \ALT_INV_AdderInputB[5]~13_combout\,
	datad => \ALT_INV_IR_ALU[18]~input_o\,
	datae => \ALT_INV_AddrBSelector[6]~1_combout\,
	dataf => \ALT_INV_AdderInputB[5]~123_combout\,
	combout => \AdderInputB[5]~29_combout\);

-- Location: LABCELL_X48_Y47_N27
\AdderInputB[5]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~30_combout\ = ( \IR_ALU[18]~input_o\ & ( \AdderInputB[5]~29_combout\ & ( (!\Control_ALU[21]~input_o\ & (!\Control_ALU[14]~input_o\)) # (\Control_ALU[21]~input_o\ & ((\Registers_ALU[37]~input_o\))) ) ) ) # ( !\IR_ALU[18]~input_o\ & ( 
-- \AdderInputB[5]~29_combout\ & ( (!\Control_ALU[21]~input_o\) # (\Registers_ALU[37]~input_o\) ) ) ) # ( \IR_ALU[18]~input_o\ & ( !\AdderInputB[5]~29_combout\ & ( (\Control_ALU[21]~input_o\ & \Registers_ALU[37]~input_o\) ) ) ) # ( !\IR_ALU[18]~input_o\ & ( 
-- !\AdderInputB[5]~29_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\)) # (\Control_ALU[21]~input_o\ & ((\Registers_ALU[37]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000000011001111001100111111111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datad => \ALT_INV_Registers_ALU[37]~input_o\,
	datae => \ALT_INV_IR_ALU[18]~input_o\,
	dataf => \ALT_INV_AdderInputB[5]~29_combout\,
	combout => \AdderInputB[5]~30_combout\);

-- Location: LABCELL_X48_Y47_N3
\AdderInputB[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(5) = ( \AdderInputB[5]~30_combout\ & ( (AdderInputB(5)) # (\AdderInputB[0]~15_combout\) ) ) # ( !\AdderInputB[5]~30_combout\ & ( (!\AdderInputB[0]~15_combout\ & AdderInputB(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[0]~15_combout\,
	datad => ALT_INV_AdderInputB(5),
	dataf => \ALT_INV_AdderInputB[5]~30_combout\,
	combout => AdderInputB(5));

-- Location: LABCELL_X48_Y46_N54
\CRAA32|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(5) = ( \CRAA32|Carry\(5) & ( AdderInputB(5) & ( AdderInputA(5) ) ) ) # ( !\CRAA32|Carry\(5) & ( AdderInputB(5) & ( !AdderInputA(5) ) ) ) # ( \CRAA32|Carry\(5) & ( !AdderInputB(5) & ( !AdderInputA(5) ) ) ) # ( !\CRAA32|Carry\(5) & ( 
-- !AdderInputB(5) & ( AdderInputA(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110011001100110011000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(5),
	datae => \CRAA32|ALT_INV_Carry\(5),
	dataf => ALT_INV_AdderInputB(5),
	combout => \CRAA32|Result\(5));

-- Location: LABCELL_X39_Y49_N57
\InputXORB[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[5]~5_combout\ = ( \IR_ALU[18]~input_o\ & ( \Registers_ALU[37]~input_o\ ) ) # ( !\IR_ALU[18]~input_o\ & ( \Registers_ALU[37]~input_o\ & ( \Control_ALU[24]~input_o\ ) ) ) # ( \IR_ALU[18]~input_o\ & ( !\Registers_ALU[37]~input_o\ & ( 
-- !\Control_ALU[24]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[24]~input_o\,
	datae => \ALT_INV_IR_ALU[18]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \InputXORB[5]~5_combout\);

-- Location: LABCELL_X38_Y48_N45
\InputXORB[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(5) = (!ALURegSelector(1) & ((InputXORB(5)))) # (ALURegSelector(1) & (\InputXORB[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputXORB[5]~5_combout\,
	datac => ALT_INV_InputXORB(5),
	datad => ALT_INV_ALURegSelector(1),
	combout => InputXORB(5));

-- Location: LABCELL_X37_Y48_N39
\InputORB[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[5]~6_combout\ = ( \Control_ALU[29]~input_o\ & ( OrBselector(1) & ( \IR_ALU[12]~input_o\ ) ) ) # ( !\Control_ALU[29]~input_o\ & ( OrBselector(1) & ( \IR_ALU[18]~input_o\ ) ) ) # ( \Control_ALU[29]~input_o\ & ( !OrBselector(1) & ( 
-- \IR_ALU[12]~input_o\ ) ) ) # ( !\Control_ALU[29]~input_o\ & ( !OrBselector(1) & ( \Registers_ALU[37]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[18]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datae => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[5]~6_combout\);

-- Location: LABCELL_X37_Y48_N45
\InputORB[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(5) = ( \InputORB[0]~1_combout\ & ( \InputORB[5]~6_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( \InputORB[5]~6_combout\ & ( InputORB(5) ) ) ) # ( !\InputORB[0]~1_combout\ & ( !\InputORB[5]~6_combout\ & ( InputORB(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(5),
	datae => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[5]~6_combout\,
	combout => InputORB(5));

-- Location: LABCELL_X38_Y48_N36
\ALU_Registers[5]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]~201_combout\ = ( !\Registers_ALU[5]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (\ALU_Registers[31]~0_combout\ & (InputORB(5)))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(5))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((InputXORB(5))))))) ) ) # ( \Registers_ALU[5]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputANDB(5))) # (\ALU_Registers[31]~0_combout\))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & 
-- (((\CRAA32|Result\(5))))) # (\ALU_Registers[31]~0_combout\ & (((!InputXORB(5))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000110001110110111111100010011010101110010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(5),
	datad => \CRAA32|ALT_INV_Result\(5),
	datae => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => ALT_INV_InputXORB(5),
	datag => ALT_INV_InputORB(5),
	combout => \ALU_Registers[5]~201_combout\);

-- Location: LABCELL_X38_Y48_N0
\ALU_Registers[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]~7_combout\ = ( \ALU_Registers[5]~201_combout\ & ( (!\Control_ALU[31]~input_o\ & (((!\ALU_Registers[5]~6_combout\) # (!\Control_ALU[23]~input_o\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32B|Result\(5))) ) ) # ( 
-- !\ALU_Registers[5]~201_combout\ & ( (!\Control_ALU[31]~input_o\ & (((!\ALU_Registers[5]~6_combout\ & \Control_ALU[23]~input_o\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32B|Result\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000110111011101100011011101110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[31]~input_o\,
	datab => \Mul|Add32B|ALT_INV_Result\(5),
	datac => \ALT_INV_ALU_Registers[5]~6_combout\,
	datad => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ALT_INV_ALU_Registers[5]~201_combout\,
	combout => \ALU_Registers[5]~7_combout\);

-- Location: LABCELL_X38_Y48_N3
\ALU_Registers[5]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]$latch~combout\ = ( \ALU_Registers[5]~7_combout\ & ( (\ALU_Registers[5]$latch~combout\) # (\ALU_Registers[31]~3_combout\) ) ) # ( !\ALU_Registers[5]~7_combout\ & ( (!\ALU_Registers[31]~3_combout\ & \ALU_Registers[5]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[31]~3_combout\,
	datad => \ALT_INV_ALU_Registers[5]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[5]~7_combout\,
	combout => \ALU_Registers[5]$latch~combout\);

-- Location: LABCELL_X115_Y45_N54
\Mul|FPP1|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP4|PartialProduct~combout\ = ( \Registers_ALU[3]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\ & (!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[4]~input_o\)))) # (\Registers_ALU[33]~input_o\ & 
-- ((!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[4]~input_o\)) # (\Registers_ALU[34]~input_o\))) ) ) # ( !\Registers_ALU[3]~input_o\ & ( !\Registers_ALU[35]~input_o\ $ (((!\Registers_ALU[4]~input_o\) # (!\Registers_ALU[33]~input_o\ $ 
-- (\Registers_ALU[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101101001000011110110100100010111011100010001011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[34]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_Registers_ALU[3]~input_o\,
	combout => \Mul|FPP1|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X115_Y45_N42
\Mul|FPP0|BPP6|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP6|PartialProduct~0_combout\ = ( \Registers_ALU[6]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[32]~input_o\)) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[32]~input_o\ & !\Registers_ALU[5]~input_o\)) ) ) # ( 
-- !\Registers_ALU[6]~input_o\ & ( (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[5]~input_o\) # (\Registers_ALU[32]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101100010011000100110001001100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datac => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[6]~input_o\,
	combout => \Mul|FPP0|BPP6|PartialProduct~0_combout\);

-- Location: LABCELL_X115_Y45_N18
\Mul|Add32A|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~2_combout\ = ( \Mul|FPP0|BPP6|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP4|PartialProduct~combout\ ) ) # ( !\Mul|FPP0|BPP6|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP4|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP1|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP0|BPP6|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry~2_combout\);

-- Location: LABCELL_X115_Y45_N30
\Mul|Add32A|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(6) = ( \Mul|Add32A|Carry\(4) & ( \Mul|Add32A|Carry~2_combout\ & ( (!\Mul|FPP1|BPP3|PartialProduct~combout\ & ((!\Mul|FPP0|BPP5|PartialProduct~0_combout\) # ((!\Mul|FPP1|BPP2|PartialProduct~combout\ & 
-- !\Mul|FPP0|BPP4|PartialProduct~0_combout\)))) # (\Mul|FPP1|BPP3|PartialProduct~combout\ & (!\Mul|FPP1|BPP2|PartialProduct~combout\ & (!\Mul|FPP0|BPP4|PartialProduct~0_combout\ & !\Mul|FPP0|BPP5|PartialProduct~0_combout\))) ) ) ) # ( !\Mul|Add32A|Carry\(4) 
-- & ( \Mul|Add32A|Carry~2_combout\ & ( (!\Mul|FPP1|BPP3|PartialProduct~combout\ & ((!\Mul|FPP1|BPP2|PartialProduct~combout\) # ((!\Mul|FPP0|BPP4|PartialProduct~0_combout\) # (!\Mul|FPP0|BPP5|PartialProduct~0_combout\)))) # 
-- (\Mul|FPP1|BPP3|PartialProduct~combout\ & (!\Mul|FPP0|BPP5|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP2|PartialProduct~combout\) # (!\Mul|FPP0|BPP4|PartialProduct~0_combout\)))) ) ) ) # ( \Mul|Add32A|Carry\(4) & ( !\Mul|Add32A|Carry~2_combout\ & ( 
-- (!\Mul|FPP1|BPP3|PartialProduct~combout\ & (\Mul|FPP0|BPP5|PartialProduct~0_combout\ & ((\Mul|FPP0|BPP4|PartialProduct~0_combout\) # (\Mul|FPP1|BPP2|PartialProduct~combout\)))) # (\Mul|FPP1|BPP3|PartialProduct~combout\ & 
-- (((\Mul|FPP0|BPP5|PartialProduct~0_combout\) # (\Mul|FPP0|BPP4|PartialProduct~0_combout\)) # (\Mul|FPP1|BPP2|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add32A|Carry\(4) & ( !\Mul|Add32A|Carry~2_combout\ & ( (!\Mul|FPP1|BPP3|PartialProduct~combout\ & 
-- (\Mul|FPP1|BPP2|PartialProduct~combout\ & (\Mul|FPP0|BPP4|PartialProduct~0_combout\ & \Mul|FPP0|BPP5|PartialProduct~0_combout\))) # (\Mul|FPP1|BPP3|PartialProduct~combout\ & (((\Mul|FPP1|BPP2|PartialProduct~combout\ & 
-- \Mul|FPP0|BPP4|PartialProduct~0_combout\)) # (\Mul|FPP0|BPP5|PartialProduct~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000100110111111111111110110010001110110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP2|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP1|BPP3|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP4|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP0|BPP5|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|Add32A|ALT_INV_Carry\(4),
	dataf => \Mul|Add32A|ALT_INV_Carry~2_combout\,
	combout => \Mul|Add32A|Result\(6));

-- Location: IOIBUF_X121_Y51_N78
\Registers_ALU[39]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(39),
	o => \Registers_ALU[39]~input_o\);

-- Location: LABCELL_X117_Y45_N57
\Mul|FPP2|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP2|PartialProduct~combout\ = ( \Registers_ALU[1]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (\Registers_ALU[36]~input_o\ & (!\Registers_ALU[37]~input_o\ $ (!\Registers_ALU[2]~input_o\)))) # (\Registers_ALU[35]~input_o\ & 
-- ((!\Registers_ALU[37]~input_o\ $ (!\Registers_ALU[2]~input_o\)) # (\Registers_ALU[36]~input_o\))) ) ) # ( !\Registers_ALU[1]~input_o\ & ( !\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[2]~input_o\) # (!\Registers_ALU[35]~input_o\ $ 
-- (\Registers_ALU[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001011001010101100101100100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datad => \ALT_INV_Registers_ALU[36]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|FPP2|BPP2|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N54
\Mul|Add30|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~0_combout\ = ( \Registers_ALU[1]~input_o\ & ( (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[36]~input_o\ & !\Registers_ALU[0]~input_o\)) # (\Registers_ALU[35]~input_o\ & (\Registers_ALU[36]~input_o\)))) 
-- ) ) # ( !\Registers_ALU[1]~input_o\ & ( (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[0]~input_o\) # ((\Registers_ALU[35]~input_o\ & \Registers_ALU[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000001010101010000000101000001000000010100000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[36]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|Add30|Carry~0_combout\);

-- Location: IOIBUF_X121_Y41_N21
\Registers_ALU[38]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(38),
	o => \Registers_ALU[38]~input_o\);

-- Location: LABCELL_X117_Y45_N27
\Mul|FPP3|BPP0|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP0|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( !\Registers_ALU[39]~input_o\ $ (((!\Registers_ALU[0]~input_o\) # (\Registers_ALU[38]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( !\Registers_ALU[39]~input_o\ $ 
-- (((!\Registers_ALU[0]~input_o\) # (!\Registers_ALU[38]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010010101010101101001011010010101010101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP3|BPP0|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N21
\Mul|Add30|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(4) = ( \Mul|FPP3|BPP0|PartialProduct~combout\ & ( !\Mul|FPP2|BPP2|PartialProduct~combout\ $ (!\Mul|Add30|Carry~0_combout\) ) ) # ( !\Mul|FPP3|BPP0|PartialProduct~combout\ & ( !\Mul|FPP2|BPP2|PartialProduct~combout\ $ 
-- (\Mul|Add30|Carry~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP2|BPP2|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry~0_combout\,
	dataf => \Mul|FPP3|BPP0|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(4));

-- Location: LABCELL_X116_Y45_N30
\Mul|Add32C|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~0_combout\ = ( \Mul|Add30|Result\(4) & ( \Mul|Add30|Result\(3) & ( !\Mul|Add32A|Result\(6) $ (!\Registers_ALU[39]~input_o\ $ (((!\Mul|Add32A|Result\(5) & !\Mul|Add32B|Carry\(5))))) ) ) ) # ( !\Mul|Add30|Result\(4) & ( 
-- \Mul|Add30|Result\(3) & ( !\Mul|Add32A|Result\(6) $ (!\Registers_ALU[39]~input_o\ $ (((\Mul|Add32B|Carry\(5)) # (\Mul|Add32A|Result\(5))))) ) ) ) # ( \Mul|Add30|Result\(4) & ( !\Mul|Add30|Result\(3) & ( !\Mul|Add32A|Result\(6) $ 
-- (!\Registers_ALU[39]~input_o\ $ (((!\Mul|Add32A|Result\(5)) # (!\Mul|Add32B|Carry\(5))))) ) ) ) # ( !\Mul|Add30|Result\(4) & ( !\Mul|Add30|Result\(3) & ( !\Mul|Add32A|Result\(6) $ (!\Registers_ALU[39]~input_o\ $ (((\Mul|Add32A|Result\(5) & 
-- \Mul|Add32B|Carry\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001101001011001011001101001101001011001011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Result\(6),
	datab => \Mul|Add32A|ALT_INV_Result\(5),
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \Mul|Add32B|ALT_INV_Carry\(5),
	datae => \Mul|Add30|ALT_INV_Result\(4),
	dataf => \Mul|Add30|ALT_INV_Result\(3),
	combout => \Mul|Add32C|Carry~0_combout\);

-- Location: LABCELL_X38_Y45_N48
\LS|D6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D6~feeder_combout\ = LSRDataIn(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_LSRDataIn(6),
	combout => \LS|D6~feeder_combout\);

-- Location: FF_X38_Y45_N50
\LS|D6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D6~feeder_combout\,
	asdata => \LS|D5~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D6~q\);

-- Location: LABCELL_X42_Y48_N24
\InputXORB[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[6]~6_combout\ = ( \IR_ALU[19]~input_o\ & ( (!\Control_ALU[24]~input_o\) # (\Registers_ALU[38]~input_o\) ) ) # ( !\IR_ALU[19]~input_o\ & ( (\Control_ALU[24]~input_o\ & \Registers_ALU[38]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_IR_ALU[19]~input_o\,
	combout => \InputXORB[6]~6_combout\);

-- Location: LABCELL_X39_Y48_N3
\InputXORB[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(6) = (!ALURegSelector(1) & ((InputXORB(6)))) # (ALURegSelector(1) & (\InputXORB[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ALURegSelector(1),
	datac => \ALT_INV_InputXORB[6]~6_combout\,
	datad => ALT_INV_InputXORB(6),
	combout => InputXORB(6));

-- Location: MLABCELL_X36_Y45_N48
\InputANDB[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[6]~7_combout\ = ( \IR_ALU[19]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((\Registers_ALU[38]~input_o\) # (AndBselector(1))))) # (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !\IR_ALU[19]~input_o\ & ( (!\Control_ALU[30]~input_o\ 
-- & (((!AndBselector(1) & \Registers_ALU[38]~input_o\)))) # (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101000001011100010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_IR_ALU[19]~input_o\,
	combout => \InputANDB[6]~7_combout\);

-- Location: LABCELL_X39_Y48_N36
\InputANDB[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(6) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[6]~7_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[6]~7_combout\,
	datad => ALT_INV_InputANDB(6),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(6));

-- Location: IOIBUF_X52_Y115_N52
\PC_ALU[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(6),
	o => \PC_ALU[6]~input_o\);

-- Location: LABCELL_X45_Y45_N9
\AdderInputA[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[6]~8_combout\ = ( AddrASelector(1) & ( \PC_ALU[6]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datac => \ALT_INV_PC_ALU[6]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[6]~8_combout\);

-- Location: LABCELL_X45_Y45_N30
\AdderInputA[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(6) = ( \AdderInputA[6]~8_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(6)) ) ) # ( !\AdderInputA[6]~8_combout\ & ( (AdderInputA(6) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(6),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[6]~8_combout\,
	combout => AdderInputA(6));

-- Location: IOIBUF_X46_Y0_N1
\IR_ALU[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(20),
	o => \IR_ALU[20]~input_o\);

-- Location: MLABCELL_X46_Y47_N18
\AdderInputB[8]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[8]~31_combout\ = ( \AddrBSelector[5]~2_combout\ & ( (!\AdderInputB[8]~0_combout\) # ((\AddrBSelector[6]~1_combout\ & !\AdderInputB[18]~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AdderInputB[8]~0_combout\,
	datac => \ALT_INV_AddrBSelector[6]~1_combout\,
	datad => \ALT_INV_AdderInputB[18]~12_combout\,
	dataf => \ALT_INV_AddrBSelector[5]~2_combout\,
	combout => \AdderInputB[8]~31_combout\);

-- Location: MLABCELL_X46_Y47_N21
\AdderInputB[8]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[8]~32_combout\ = ( \AddrBSelector[5]~2_combout\ & ( (\AdderInputB[8]~0_combout\ & !\AdderInputB[11]~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AdderInputB[8]~0_combout\,
	datac => \ALT_INV_AdderInputB[11]~27_combout\,
	dataf => \ALT_INV_AddrBSelector[5]~2_combout\,
	combout => \AdderInputB[8]~32_combout\);

-- Location: MLABCELL_X46_Y47_N51
\AdderInputB[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[6]~33_combout\ = ( \AdderInputB[8]~32_combout\ & ( (!\AdderInputB[8]~31_combout\ & \IR_ALU[11]~input_o\) ) ) # ( !\AdderInputB[8]~32_combout\ & ( (!\AdderInputB[8]~31_combout\ & (\IR_ALU[20]~input_o\)) # (\AdderInputB[8]~31_combout\ & 
-- ((!\Registers_ALU[38]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101000100011101110100010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[20]~input_o\,
	datab => \ALT_INV_AdderInputB[8]~31_combout\,
	datac => \ALT_INV_IR_ALU[11]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_AdderInputB[8]~32_combout\,
	combout => \AdderInputB[6]~33_combout\);

-- Location: MLABCELL_X46_Y47_N24
\AdderInputB[6]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[6]~119_combout\ = ( !\Control_ALU[21]~input_o\ & ( (!\Control_ALU[14]~input_o\ & (\AdderInputB[5]~13_combout\ & ((!\AddrBSelector[6]~1_combout\ & (\IR_ALU[19]~input_o\)) # (\AddrBSelector[6]~1_combout\ & ((\AdderInputB[6]~33_combout\)))))) # 
-- (\Control_ALU[14]~input_o\ & ((((!\IR_ALU[19]~input_o\))))) ) ) # ( \Control_ALU[21]~input_o\ & ( (((\Registers_ALU[38]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001000000011110000111101010111000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_AddrBSelector[6]~1_combout\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datad => \ALT_INV_IR_ALU[19]~input_o\,
	datae => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[6]~33_combout\,
	datag => \ALT_INV_AdderInputB[5]~13_combout\,
	combout => \AdderInputB[6]~119_combout\);

-- Location: MLABCELL_X46_Y47_N15
\AdderInputB[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(6) = ( \AdderInputB[6]~119_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(6)) ) ) # ( !\AdderInputB[6]~119_combout\ & ( (AdderInputB(6) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(6),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[6]~119_combout\,
	combout => AdderInputB(6));

-- Location: LABCELL_X44_Y49_N27
\CRAA32|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(6) = ( AdderInputB(6) & ( AdderInputB(5) & ( !AdderInputA(6) $ (((AdderInputA(5)) # (\CRAA32|Carry\(5)))) ) ) ) # ( !AdderInputB(6) & ( AdderInputB(5) & ( !AdderInputA(6) $ (((!\CRAA32|Carry\(5) & !AdderInputA(5)))) ) ) ) # ( 
-- AdderInputB(6) & ( !AdderInputB(5) & ( !AdderInputA(6) $ (((\CRAA32|Carry\(5) & AdderInputA(5)))) ) ) ) # ( !AdderInputB(6) & ( !AdderInputB(5) & ( !AdderInputA(6) $ (((!\CRAA32|Carry\(5)) # (!AdderInputA(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101100110101010101001100101100110101010101001100101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(6),
	datab => \CRAA32|ALT_INV_Carry\(5),
	datad => ALT_INV_AdderInputA(5),
	datae => ALT_INV_AdderInputB(6),
	dataf => ALT_INV_AdderInputB(5),
	combout => \CRAA32|Result\(6));

-- Location: LABCELL_X39_Y48_N18
\InputORB[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[6]~7_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\IR_ALU[19]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[38]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => \ALT_INV_Control_ALU[29]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datad => \ALT_INV_IR_ALU[19]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[6]~7_combout\);

-- Location: LABCELL_X39_Y48_N39
\InputORB[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(6) = ( \InputORB[6]~7_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(6)) ) ) # ( !\InputORB[6]~7_combout\ & ( (InputORB(6) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(6),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[6]~7_combout\,
	combout => InputORB(6));

-- Location: LABCELL_X39_Y48_N54
\ALU_Registers[6]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[6]~197_combout\ = ( !\Registers_ALU[6]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((((\CRAA32|Result\(6) & \ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(6)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(6)))))) ) ) # ( \Registers_ALU[6]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputANDB(6))) # (\ALU_Registers[31]~1_combout\ & ((\CRAA32|Result\(6))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(6)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011001111110011111100010001110111010010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(6),
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(6),
	datad => \CRAA32|ALT_INV_Result\(6),
	datae => \ALT_INV_Registers_ALU[6]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(6),
	combout => \ALU_Registers[6]~197_combout\);

-- Location: LABCELL_X39_Y48_N6
\ALU_Registers[6]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[6]~193_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[6]~197_combout\)))) # (\Control_ALU[31]~input_o\ & (!\Mul|Add32C|Carry~0_combout\))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D6~q\) # (\LSR|D6~q\)) # (\LS|D6~q\)))) # (\Control_ALU[31]~input_o\ & (!\Mul|Add32C|Carry~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111110101010001111111010101000001111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Carry~0_combout\,
	datab => \LS|ALT_INV_D6~q\,
	datac => \LSR|ALT_INV_D6~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D6~q\,
	datag => \ALT_INV_ALU_Registers[6]~197_combout\,
	combout => \ALU_Registers[6]~193_combout\);

-- Location: LABCELL_X39_Y48_N0
\ALU_Registers[6]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[6]$latch~combout\ = ( \ALU_Registers[6]~193_combout\ & ( (\ALU_Registers[6]$latch~combout\) # (\ALU_Registers[31]~3_combout\) ) ) # ( !\ALU_Registers[6]~193_combout\ & ( (!\ALU_Registers[31]~3_combout\ & \ALU_Registers[6]$latch~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[31]~3_combout\,
	datad => \ALT_INV_ALU_Registers[6]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[6]~193_combout\,
	combout => \ALU_Registers[6]$latch~combout\);

-- Location: LABCELL_X117_Y45_N24
\Mul|FPP3|BPP1|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP1|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[39]~input_o\ $ (((!\Registers_ALU[1]~input_o\))))) # (\Registers_ALU[38]~input_o\ & (((\Registers_ALU[0]~input_o\)) # 
-- (\Registers_ALU[39]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (\Registers_ALU[39]~input_o\ & (!\Registers_ALU[0]~input_o\))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[39]~input_o\ $ 
-- (((!\Registers_ALU[1]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001011010010001000101101001011010011101110101101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[0]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP3|BPP1|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N18
\Mul|FPP2|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP3|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (!\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[3]~input_o\))))) # (\Registers_ALU[36]~input_o\ & (((\Registers_ALU[2]~input_o\)) # 
-- (\Registers_ALU[37]~input_o\))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (\Registers_ALU[37]~input_o\ & (!\Registers_ALU[2]~input_o\))) # (\Registers_ALU[36]~input_o\ & (!\Registers_ALU[37]~input_o\ $ 
-- (((!\Registers_ALU[3]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101001010010001010100101001010111101001110101011110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[2]~input_o\,
	datac => \ALT_INV_Registers_ALU[36]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N0
\Mul|Add30|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(5) = ( \Mul|FPP2|BPP3|PartialProduct~combout\ & ( !\Mul|FPP3|BPP1|PartialProduct~combout\ $ (((!\Mul|Add30|Carry~0_combout\ & (\Mul|FPP3|BPP0|PartialProduct~combout\ & \Mul|FPP2|BPP2|PartialProduct~combout\)) # 
-- (\Mul|Add30|Carry~0_combout\ & ((\Mul|FPP2|BPP2|PartialProduct~combout\) # (\Mul|FPP3|BPP0|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP2|BPP3|PartialProduct~combout\ & ( !\Mul|FPP3|BPP1|PartialProduct~combout\ $ (((!\Mul|Add30|Carry~0_combout\ & 
-- ((!\Mul|FPP3|BPP0|PartialProduct~combout\) # (!\Mul|FPP2|BPP2|PartialProduct~combout\))) # (\Mul|Add30|Carry~0_combout\ & (!\Mul|FPP3|BPP0|PartialProduct~combout\ & !\Mul|FPP2|BPP2|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001101100001101100110110011001001100100111100100110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry~0_combout\,
	datab => \Mul|FPP3|BPP1|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP0|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP2|BPP2|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP3|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(5));

-- Location: LABCELL_X116_Y45_N0
\Mul|Add32C|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~1_combout\ = ( \Mul|Add30|Result\(4) & ( \Mul|Add30|Result\(3) & ( (\Registers_ALU[39]~input_o\ & (!\Mul|Add32A|Result\(6) $ (((!\Mul|Add32A|Result\(5) & !\Mul|Add32B|Carry\(5)))))) ) ) ) # ( !\Mul|Add30|Result\(4) & ( 
-- \Mul|Add30|Result\(3) & ( (\Registers_ALU[39]~input_o\ & (!\Mul|Add32A|Result\(6) $ (((\Mul|Add32B|Carry\(5)) # (\Mul|Add32A|Result\(5)))))) ) ) ) # ( \Mul|Add30|Result\(4) & ( !\Mul|Add30|Result\(3) & ( (\Registers_ALU[39]~input_o\ & 
-- (!\Mul|Add32A|Result\(6) $ (((!\Mul|Add32A|Result\(5)) # (!\Mul|Add32B|Carry\(5)))))) ) ) ) # ( !\Mul|Add30|Result\(4) & ( !\Mul|Add30|Result\(3) & ( (\Registers_ALU[39]~input_o\ & (!\Mul|Add32A|Result\(6) $ (((\Mul|Add32A|Result\(5) & 
-- \Mul|Add32B|Carry\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001001000001010000011000001001000001010000011000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Result\(6),
	datab => \Mul|Add32A|ALT_INV_Result\(5),
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \Mul|Add32B|ALT_INV_Carry\(5),
	datae => \Mul|Add30|ALT_INV_Result\(4),
	dataf => \Mul|Add30|ALT_INV_Result\(3),
	combout => \Mul|Add32C|Carry~1_combout\);

-- Location: LABCELL_X116_Y45_N36
\Mul|Add32B|Carry[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(7) = ( \Mul|Add30|Result\(3) & ( (!\Mul|Add32A|Result\(6) & (!\Mul|Add30|Result\(4) & ((\Mul|Add32A|Result\(5)) # (\Mul|Add32B|Carry\(5))))) # (\Mul|Add32A|Result\(6) & (((!\Mul|Add30|Result\(4)) # (\Mul|Add32A|Result\(5))) # 
-- (\Mul|Add32B|Carry\(5)))) ) ) # ( !\Mul|Add30|Result\(3) & ( (!\Mul|Add32A|Result\(6) & (\Mul|Add32B|Carry\(5) & (\Mul|Add32A|Result\(5) & !\Mul|Add30|Result\(4)))) # (\Mul|Add32A|Result\(6) & ((!\Mul|Add30|Result\(4)) # ((\Mul|Add32B|Carry\(5) & 
-- \Mul|Add32A|Result\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100000001000111110000000101111111000001110111111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry\(5),
	datab => \Mul|Add32A|ALT_INV_Result\(5),
	datac => \Mul|Add32A|ALT_INV_Result\(6),
	datad => \Mul|Add30|ALT_INV_Result\(4),
	dataf => \Mul|Add30|ALT_INV_Result\(3),
	combout => \Mul|Add32B|Carry\(7));

-- Location: LABCELL_X116_Y45_N51
\Mul|Add32A|Carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~3_combout\ = ( \Mul|FPP1|BPP4|PartialProduct~combout\ & ( \Mul|FPP0|BPP6|PartialProduct~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP0|BPP6|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP4|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry~3_combout\);

-- Location: LABCELL_X115_Y45_N9
\Mul|FPP1|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP5|PartialProduct~combout\ = ( \Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & (!\Registers_ALU[4]~input_o\ & \Registers_ALU[35]~input_o\)) # (\Registers_ALU[34]~input_o\ & 
-- ((!\Registers_ALU[35]~input_o\))))) # (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\))) # (\Registers_ALU[34]~input_o\ & ((\Registers_ALU[35]~input_o\) # (\Registers_ALU[4]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[4]~input_o\) # (\Registers_ALU[34]~input_o\)))) # (\Registers_ALU[33]~input_o\ & (((\Registers_ALU[34]~input_o\ & \Registers_ALU[4]~input_o\)) 
-- # (\Registers_ALU[35]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110111000000011111011101100111100100010110011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[34]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[5]~input_o\,
	combout => \Mul|FPP1|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X112_Y47_N0
\Mul|FPP0|BPP7|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP7|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[7]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (!\Registers_ALU[6]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP7|PartialProduct~0_combout\);

-- Location: LABCELL_X115_Y45_N24
\Mul|Add32A|Carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~4_combout\ = ( \Mul|Add32A|Carry\(4) & ( \Mul|Add32A|Carry~2_combout\ & ( (!\Mul|FPP1|BPP3|PartialProduct~combout\ & (\Mul|FPP0|BPP5|PartialProduct~0_combout\ & ((\Mul|FPP0|BPP4|PartialProduct~0_combout\) # 
-- (\Mul|FPP1|BPP2|PartialProduct~combout\)))) # (\Mul|FPP1|BPP3|PartialProduct~combout\ & (((\Mul|FPP0|BPP5|PartialProduct~0_combout\) # (\Mul|FPP0|BPP4|PartialProduct~0_combout\)) # (\Mul|FPP1|BPP2|PartialProduct~combout\))) ) ) ) # ( 
-- !\Mul|Add32A|Carry\(4) & ( \Mul|Add32A|Carry~2_combout\ & ( (!\Mul|FPP1|BPP3|PartialProduct~combout\ & (\Mul|FPP1|BPP2|PartialProduct~combout\ & (\Mul|FPP0|BPP4|PartialProduct~0_combout\ & \Mul|FPP0|BPP5|PartialProduct~0_combout\))) # 
-- (\Mul|FPP1|BPP3|PartialProduct~combout\ & (((\Mul|FPP1|BPP2|PartialProduct~combout\ & \Mul|FPP0|BPP4|PartialProduct~0_combout\)) # (\Mul|FPP0|BPP5|PartialProduct~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001001101110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP2|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP1|BPP3|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP4|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP0|BPP5|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|Add32A|ALT_INV_Carry\(4),
	dataf => \Mul|Add32A|ALT_INV_Carry~2_combout\,
	combout => \Mul|Add32A|Carry~4_combout\);

-- Location: LABCELL_X116_Y45_N6
\Mul|Add32A|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(7) = ( \Mul|Add32A|Carry~4_combout\ & ( !\Mul|FPP1|BPP5|PartialProduct~combout\ $ (\Mul|FPP0|BPP7|PartialProduct~0_combout\) ) ) # ( !\Mul|Add32A|Carry~4_combout\ & ( !\Mul|Add32A|Carry~3_combout\ $ 
-- (!\Mul|FPP1|BPP5|PartialProduct~combout\ $ (\Mul|FPP0|BPP7|PartialProduct~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100111000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~3_combout\,
	datab => \Mul|FPP1|BPP5|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP7|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry~4_combout\,
	combout => \Mul|Add32A|Result\(7));

-- Location: LABCELL_X116_Y45_N12
\Mul|Add32C|Result[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[7]~0_combout\ = ( \Mul|Add32A|Result\(7) & ( !\Mul|Add30|Result\(5) $ (!\Mul|Add32C|Carry~1_combout\ $ (!\Mul|Add32B|Carry\(7))) ) ) # ( !\Mul|Add32A|Result\(7) & ( !\Mul|Add30|Result\(5) $ (!\Mul|Add32C|Carry~1_combout\ $ 
-- (\Mul|Add32B|Carry\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(5),
	datac => \Mul|Add32C|ALT_INV_Carry~1_combout\,
	datad => \Mul|Add32B|ALT_INV_Carry\(7),
	dataf => \Mul|Add32A|ALT_INV_Result\(7),
	combout => \Mul|Add32C|Result[7]~0_combout\);

-- Location: LABCELL_X38_Y45_N39
\LS|D7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D7~feeder_combout\ = ( LSRDataIn(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(7),
	combout => \LS|D7~feeder_combout\);

-- Location: FF_X38_Y45_N41
\LS|D7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D7~feeder_combout\,
	asdata => \LS|D6~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D7~q\);

-- Location: LABCELL_X42_Y48_N48
\InputXORB[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[7]~7_combout\ = ( \Registers_ALU[39]~input_o\ & ( \Control_ALU[24]~input_o\ ) ) # ( \Registers_ALU[39]~input_o\ & ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[20]~input_o\ ) ) ) # ( !\Registers_ALU[39]~input_o\ & ( !\Control_ALU[24]~input_o\ & ( 
-- \IR_ALU[20]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_IR_ALU[20]~input_o\,
	datae => \ALT_INV_Registers_ALU[39]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[7]~7_combout\);

-- Location: LABCELL_X39_Y48_N15
\InputXORB[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(7) = ( InputXORB(7) & ( (!ALURegSelector(1)) # (\InputXORB[7]~7_combout\) ) ) # ( !InputXORB(7) & ( (\InputXORB[7]~7_combout\ & ALURegSelector(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputXORB[7]~7_combout\,
	datad => ALT_INV_ALURegSelector(1),
	dataf => ALT_INV_InputXORB(7),
	combout => InputXORB(7));

-- Location: LABCELL_X39_Y49_N48
\InputANDB[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[7]~8_combout\ = ( \IR_ALU[20]~input_o\ & ( \Control_ALU[30]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) ) # ( !\IR_ALU[20]~input_o\ & ( \Control_ALU[30]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) ) # ( \IR_ALU[20]~input_o\ & ( !\Control_ALU[30]~input_o\ & 
-- ( (\Registers_ALU[39]~input_o\) # (AndBselector(1)) ) ) ) # ( !\IR_ALU[20]~input_o\ & ( !\Control_ALU[30]~input_o\ & ( (!AndBselector(1) & \Registers_ALU[39]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AndBselector(1),
	datab => \ALT_INV_Registers_ALU[39]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datae => \ALT_INV_IR_ALU[20]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \InputANDB[7]~8_combout\);

-- Location: LABCELL_X38_Y49_N27
\InputANDB[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(7) = ( \InputANDB[0]~1_combout\ & ( InputANDB(7) & ( \InputANDB[7]~8_combout\ ) ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(7) ) ) # ( \InputANDB[0]~1_combout\ & ( !InputANDB(7) & ( \InputANDB[7]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[7]~8_combout\,
	datae => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(7),
	combout => InputANDB(7));

-- Location: LABCELL_X44_Y47_N18
\CRAA32|Carry[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(7) = ( \CRAA32|Carry\(5) & ( (!AdderInputA(6) & (AdderInputB(6) & ((AdderInputB(5)) # (AdderInputA(5))))) # (AdderInputA(6) & (((AdderInputB(6)) # (AdderInputB(5))) # (AdderInputA(5)))) ) ) # ( !\CRAA32|Carry\(5) & ( (!AdderInputA(6) & 
-- (AdderInputA(5) & (AdderInputB(5) & AdderInputB(6)))) # (AdderInputA(6) & (((AdderInputA(5) & AdderInputB(5))) # (AdderInputB(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(5),
	datab => ALT_INV_AdderInputA(6),
	datac => ALT_INV_AdderInputB(5),
	datad => ALT_INV_AdderInputB(6),
	dataf => \CRAA32|ALT_INV_Carry\(5),
	combout => \CRAA32|Carry\(7));

-- Location: IOIBUF_X52_Y115_N18
\PC_ALU[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(7),
	o => \PC_ALU[7]~input_o\);

-- Location: LABCELL_X47_Y47_N39
\AdderInputA[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[7]~9_combout\ = ( \PC_ALU[7]~input_o\ & ( AddrASelector(1) ) ) # ( \PC_ALU[7]~input_o\ & ( !AddrASelector(1) & ( \Registers_ALU[7]~input_o\ ) ) ) # ( !\PC_ALU[7]~input_o\ & ( !AddrASelector(1) & ( \Registers_ALU[7]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[7]~input_o\,
	datae => \ALT_INV_PC_ALU[7]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[7]~9_combout\);

-- Location: LABCELL_X47_Y47_N30
\AdderInputA[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(7) = ( \AdderInputA[7]~9_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(7)) ) ) # ( !\AdderInputA[7]~9_combout\ & ( (AdderInputA(7) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(7),
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[7]~9_combout\,
	combout => AdderInputA(7));

-- Location: IOIBUF_X121_Y36_N95
\IR_ALU[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(21),
	o => \IR_ALU[21]~input_o\);

-- Location: MLABCELL_X46_Y47_N3
\AdderInputB[7]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[7]~34_combout\ = ( \AdderInputB[8]~32_combout\ & ( (!\AdderInputB[8]~31_combout\ & \IR_ALU[12]~input_o\) ) ) # ( !\AdderInputB[8]~32_combout\ & ( (!\AdderInputB[8]~31_combout\ & (\IR_ALU[21]~input_o\)) # (\AdderInputB[8]~31_combout\ & 
-- ((!\Registers_ALU[39]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101000100011101110100010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[21]~input_o\,
	datab => \ALT_INV_AdderInputB[8]~31_combout\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_Registers_ALU[39]~input_o\,
	dataf => \ALT_INV_AdderInputB[8]~32_combout\,
	combout => \AdderInputB[7]~34_combout\);

-- Location: MLABCELL_X46_Y47_N30
\AdderInputB[7]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[7]~115_combout\ = ( !\Control_ALU[21]~input_o\ & ( (!\Control_ALU[14]~input_o\ & (\AdderInputB[5]~13_combout\ & ((!\AddrBSelector[6]~1_combout\ & (\IR_ALU[20]~input_o\)) # (\AddrBSelector[6]~1_combout\ & ((\AdderInputB[7]~34_combout\)))))) # 
-- (\Control_ALU[14]~input_o\ & ((((!\IR_ALU[20]~input_o\))))) ) ) # ( \Control_ALU[21]~input_o\ & ( (((\Registers_ALU[39]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001000000011110000111100110111000011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[6]~1_combout\,
	datab => \ALT_INV_Control_ALU[14]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_IR_ALU[20]~input_o\,
	datae => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[7]~34_combout\,
	datag => \ALT_INV_AdderInputB[5]~13_combout\,
	combout => \AdderInputB[7]~115_combout\);

-- Location: MLABCELL_X46_Y47_N0
\AdderInputB[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(7) = ( \AdderInputB[7]~115_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(7)) ) ) # ( !\AdderInputB[7]~115_combout\ & ( (AdderInputB(7) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(7),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[7]~115_combout\,
	combout => AdderInputB(7));

-- Location: LABCELL_X45_Y47_N6
\CRAA32|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(7) = ( AdderInputB(7) & ( !\CRAA32|Carry\(7) $ (AdderInputA(7)) ) ) # ( !AdderInputB(7) & ( !\CRAA32|Carry\(7) $ (!AdderInputA(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Carry\(7),
	datac => ALT_INV_AdderInputA(7),
	dataf => ALT_INV_AdderInputB(7),
	combout => \CRAA32|Result\(7));

-- Location: LABCELL_X38_Y49_N48
\InputORB[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[7]~8_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\IR_ALU[20]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[39]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => \ALT_INV_Control_ALU[29]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_IR_ALU[20]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[7]~8_combout\);

-- Location: LABCELL_X38_Y49_N21
\InputORB[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(7) = ( \InputORB[0]~1_combout\ & ( \InputORB[7]~8_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( \InputORB[7]~8_combout\ & ( InputORB(7) ) ) ) # ( !\InputORB[0]~1_combout\ & ( !\InputORB[7]~8_combout\ & ( InputORB(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_InputORB(7),
	datae => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[7]~8_combout\,
	combout => InputORB(7));

-- Location: LABCELL_X39_Y48_N42
\ALU_Registers[7]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]~189_combout\ = ( !\Registers_ALU[7]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((((\CRAA32|Result\(7) & \ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(7)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(7)))))) ) ) # ( \Registers_ALU[7]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputANDB(7))) # (\ALU_Registers[31]~1_combout\ & ((\CRAA32|Result\(7))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(7)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011001111110011111100010001110111010010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(7),
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(7),
	datad => \CRAA32|ALT_INV_Result\(7),
	datae => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(7),
	combout => \ALU_Registers[7]~189_combout\);

-- Location: LABCELL_X39_Y48_N30
\ALU_Registers[7]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]~185_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[7]~189_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result[7]~0_combout\))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D7~q\) # (\LSR|D7~q\))) # (\ASR|D7~q\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32C|Result[7]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011010111110011001100001111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|ALT_INV_D7~q\,
	datab => \Mul|Add32C|ALT_INV_Result[7]~0_combout\,
	datac => \LSR|ALT_INV_D7~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D7~q\,
	datag => \ALT_INV_ALU_Registers[7]~189_combout\,
	combout => \ALU_Registers[7]~185_combout\);

-- Location: LABCELL_X39_Y48_N12
\ALU_Registers[7]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]$latch~combout\ = ( \ALU_Registers[7]~185_combout\ & ( (\ALU_Registers[31]~3_combout\) # (\ALU_Registers[7]$latch~combout\) ) ) # ( !\ALU_Registers[7]~185_combout\ & ( (\ALU_Registers[7]$latch~combout\ & !\ALU_Registers[31]~3_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[7]$latch~combout\,
	datac => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[7]~185_combout\,
	combout => \ALU_Registers[7]$latch~combout\);

-- Location: LABCELL_X117_Y45_N6
\Mul|FPP2|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP4|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (!\Registers_ALU[4]~input_o\ $ ((!\Registers_ALU[37]~input_o\)))) # (\Registers_ALU[36]~input_o\ & (((\Registers_ALU[3]~input_o\) # 
-- (\Registers_ALU[37]~input_o\)))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (((\Registers_ALU[37]~input_o\ & !\Registers_ALU[3]~input_o\)))) # (\Registers_ALU[36]~input_o\ & (!\Registers_ALU[4]~input_o\ $ 
-- ((!\Registers_ALU[37]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010100000111100001010000101101011111010010110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[4]~input_o\,
	datac => \ALT_INV_Registers_ALU[37]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N3
\Mul|Add30|Carry[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(6) = ( \Mul|FPP2|BPP3|PartialProduct~combout\ & ( ((!\Mul|Add30|Carry~0_combout\ & (\Mul|FPP2|BPP2|PartialProduct~combout\ & \Mul|FPP3|BPP0|PartialProduct~combout\)) # (\Mul|Add30|Carry~0_combout\ & 
-- ((\Mul|FPP3|BPP0|PartialProduct~combout\) # (\Mul|FPP2|BPP2|PartialProduct~combout\)))) # (\Mul|FPP3|BPP1|PartialProduct~combout\) ) ) # ( !\Mul|FPP2|BPP3|PartialProduct~combout\ & ( (\Mul|FPP3|BPP1|PartialProduct~combout\ & ((!\Mul|Add30|Carry~0_combout\ 
-- & (\Mul|FPP2|BPP2|PartialProduct~combout\ & \Mul|FPP3|BPP0|PartialProduct~combout\)) # (\Mul|Add30|Carry~0_combout\ & ((\Mul|FPP3|BPP0|PartialProduct~combout\) # (\Mul|FPP2|BPP2|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001100110111011111110011011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry~0_combout\,
	datab => \Mul|FPP3|BPP1|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP2|BPP2|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP3|BPP0|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP3|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry\(6));

-- Location: LABCELL_X117_Y45_N48
\Mul|FPP3|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP2|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[39]~input_o\ $ ((!\Registers_ALU[2]~input_o\)))) # (\Registers_ALU[38]~input_o\ & (((\Registers_ALU[1]~input_o\)) # 
-- (\Registers_ALU[39]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[1]~input_o\)))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[39]~input_o\ $ 
-- ((!\Registers_ALU[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001100110010100000110011001100110010111110110011001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[2]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP3|BPP2|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N15
\Mul|Add30|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(6) = ( \Mul|FPP3|BPP2|PartialProduct~combout\ & ( !\Mul|FPP2|BPP4|PartialProduct~combout\ $ (\Mul|Add30|Carry\(6)) ) ) # ( !\Mul|FPP3|BPP2|PartialProduct~combout\ & ( !\Mul|FPP2|BPP4|PartialProduct~combout\ $ (!\Mul|Add30|Carry\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP2|BPP4|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry\(6),
	dataf => \Mul|FPP3|BPP2|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(6));

-- Location: LABCELL_X115_Y45_N6
\Mul|FPP1|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP6|PartialProduct~combout\ = ( \Registers_ALU[6]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & (!\Registers_ALU[5]~input_o\ & \Registers_ALU[35]~input_o\)) # (\Registers_ALU[34]~input_o\ & 
-- ((!\Registers_ALU[35]~input_o\))))) # (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\))) # (\Registers_ALU[34]~input_o\ & ((\Registers_ALU[35]~input_o\) # (\Registers_ALU[5]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[6]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[5]~input_o\) # (\Registers_ALU[34]~input_o\)))) # (\Registers_ALU[33]~input_o\ & (((\Registers_ALU[34]~input_o\ & \Registers_ALU[5]~input_o\)) 
-- # (\Registers_ALU[35]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110111000000011111011101100111100100010110011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[34]~input_o\,
	datac => \ALT_INV_Registers_ALU[5]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[6]~input_o\,
	combout => \Mul|FPP1|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X112_Y47_N21
\Mul|FPP0|BPP8|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP8|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[8]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (!\Registers_ALU[7]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[7]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP8|PartialProduct~0_combout\);

-- Location: LABCELL_X116_Y45_N48
\Mul|Add32A|Carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~5_combout\ = ( \Mul|FPP0|BPP8|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP6|PartialProduct~combout\ ) ) # ( !\Mul|FPP0|BPP8|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP6|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP1|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP0|BPP8|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry~5_combout\);

-- Location: LABCELL_X116_Y45_N18
\Mul|Add32B|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~2_combout\ = ( \Mul|Add30|Result\(6) & ( \Mul|Add32A|Carry~5_combout\ & ( (!\Mul|FPP1|BPP5|PartialProduct~combout\ & (\Mul|FPP0|BPP7|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry~4_combout\) # (\Mul|Add32A|Carry~3_combout\)))) # 
-- (\Mul|FPP1|BPP5|PartialProduct~combout\ & (((\Mul|Add32A|Carry~4_combout\) # (\Mul|FPP0|BPP7|PartialProduct~0_combout\)) # (\Mul|Add32A|Carry~3_combout\))) ) ) ) # ( !\Mul|Add30|Result\(6) & ( \Mul|Add32A|Carry~5_combout\ & ( 
-- (!\Mul|FPP1|BPP5|PartialProduct~combout\ & ((!\Mul|FPP0|BPP7|PartialProduct~0_combout\) # ((!\Mul|Add32A|Carry~3_combout\ & !\Mul|Add32A|Carry~4_combout\)))) # (\Mul|FPP1|BPP5|PartialProduct~combout\ & (!\Mul|Add32A|Carry~3_combout\ & 
-- (!\Mul|FPP0|BPP7|PartialProduct~0_combout\ & !\Mul|Add32A|Carry~4_combout\))) ) ) ) # ( \Mul|Add30|Result\(6) & ( !\Mul|Add32A|Carry~5_combout\ & ( (!\Mul|FPP1|BPP5|PartialProduct~combout\ & ((!\Mul|FPP0|BPP7|PartialProduct~0_combout\) # 
-- ((!\Mul|Add32A|Carry~3_combout\ & !\Mul|Add32A|Carry~4_combout\)))) # (\Mul|FPP1|BPP5|PartialProduct~combout\ & (!\Mul|Add32A|Carry~3_combout\ & (!\Mul|FPP0|BPP7|PartialProduct~0_combout\ & !\Mul|Add32A|Carry~4_combout\))) ) ) ) # ( !\Mul|Add30|Result\(6) 
-- & ( !\Mul|Add32A|Carry~5_combout\ & ( (!\Mul|FPP1|BPP5|PartialProduct~combout\ & (\Mul|FPP0|BPP7|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry~4_combout\) # (\Mul|Add32A|Carry~3_combout\)))) # (\Mul|FPP1|BPP5|PartialProduct~combout\ & 
-- (((\Mul|Add32A|Carry~4_combout\) # (\Mul|FPP0|BPP7|PartialProduct~0_combout\)) # (\Mul|Add32A|Carry~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100111111111010001100000011101000110000000001011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~3_combout\,
	datab => \Mul|FPP1|BPP5|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP7|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~4_combout\,
	datae => \Mul|Add30|ALT_INV_Result\(6),
	dataf => \Mul|Add32A|ALT_INV_Carry~5_combout\,
	combout => \Mul|Add32B|Carry~2_combout\);

-- Location: IOIBUF_X121_Y60_N61
\Registers_ALU[40]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(40),
	o => \Registers_ALU[40]~input_o\);

-- Location: LABCELL_X116_Y47_N36
\Mul|FPP4|BPP0|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP0|PartialProduct~0_combout\ = ( \Registers_ALU[0]~input_o\ & ( \Registers_ALU[40]~input_o\ & ( !\Registers_ALU[39]~input_o\ ) ) ) # ( \Registers_ALU[0]~input_o\ & ( !\Registers_ALU[40]~input_o\ & ( \Registers_ALU[39]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datae => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP0|PartialProduct~0_combout\);

-- Location: LABCELL_X116_Y45_N24
\Mul|Add32C|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(8) = ( \Mul|Add30|Result\(5) & ( \Mul|FPP4|BPP0|PartialProduct~0_combout\ & ( !\Mul|Add32B|Carry~2_combout\ $ (((!\Mul|Add32C|Carry~1_combout\ & ((\Mul|Add32B|Carry\(7)) # (\Mul|Add32A|Result\(7)))) # (\Mul|Add32C|Carry~1_combout\ & 
-- ((!\Mul|Add32A|Result\(7)) # (!\Mul|Add32B|Carry\(7)))))) ) ) ) # ( !\Mul|Add30|Result\(5) & ( \Mul|FPP4|BPP0|PartialProduct~0_combout\ & ( !\Mul|Add32B|Carry~2_combout\ $ (((!\Mul|Add32C|Carry~1_combout\ & (\Mul|Add32A|Result\(7) & 
-- \Mul|Add32B|Carry\(7))) # (\Mul|Add32C|Carry~1_combout\ & ((\Mul|Add32B|Carry\(7)) # (\Mul|Add32A|Result\(7)))))) ) ) ) # ( \Mul|Add30|Result\(5) & ( !\Mul|FPP4|BPP0|PartialProduct~0_combout\ & ( !\Mul|Add32B|Carry~2_combout\ $ 
-- (((!\Mul|Add32C|Carry~1_combout\ & (!\Mul|Add32A|Result\(7) & !\Mul|Add32B|Carry\(7))) # (\Mul|Add32C|Carry~1_combout\ & (\Mul|Add32A|Result\(7) & \Mul|Add32B|Carry\(7))))) ) ) ) # ( !\Mul|Add30|Result\(5) & ( !\Mul|FPP4|BPP0|PartialProduct~0_combout\ & ( 
-- !\Mul|Add32B|Carry~2_combout\ $ (((!\Mul|Add32C|Carry~1_combout\ & ((!\Mul|Add32A|Result\(7)) # (!\Mul|Add32B|Carry\(7)))) # (\Mul|Add32C|Carry~1_combout\ & (!\Mul|Add32A|Result\(7) & !\Mul|Add32B|Carry\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000011111101000000111101000000101111000000101111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Carry~1_combout\,
	datab => \Mul|Add32A|ALT_INV_Result\(7),
	datac => \Mul|Add32B|ALT_INV_Carry\(7),
	datad => \Mul|Add32B|ALT_INV_Carry~2_combout\,
	datae => \Mul|Add30|ALT_INV_Result\(5),
	dataf => \Mul|FPP4|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32C|Result\(8));

-- Location: LABCELL_X39_Y46_N27
\LS|D8~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D8~feeder_combout\ = ( LSRDataIn(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(8),
	combout => \LS|D8~feeder_combout\);

-- Location: FF_X39_Y46_N29
\LS|D8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D8~feeder_combout\,
	asdata => \LS|D7~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D8~q\);

-- Location: MLABCELL_X46_Y47_N6
\InputXORB[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[8]~8_combout\ = ( \IR_ALU[21]~input_o\ & ( (!\Control_ALU[24]~input_o\) # (\Registers_ALU[40]~input_o\) ) ) # ( !\IR_ALU[21]~input_o\ & ( (\Registers_ALU[40]~input_o\ & \Control_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[40]~input_o\,
	datad => \ALT_INV_Control_ALU[24]~input_o\,
	dataf => \ALT_INV_IR_ALU[21]~input_o\,
	combout => \InputXORB[8]~8_combout\);

-- Location: LABCELL_X39_Y46_N24
\InputXORB[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(8) = ( InputXORB(8) & ( (!ALURegSelector(1)) # (\InputXORB[8]~8_combout\) ) ) # ( !InputXORB(8) & ( (\InputXORB[8]~8_combout\ & ALURegSelector(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputXORB[8]~8_combout\,
	datad => ALT_INV_ALURegSelector(1),
	dataf => ALT_INV_InputXORB(8),
	combout => InputXORB(8));

-- Location: MLABCELL_X41_Y45_N30
\InputANDB[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[8]~9_combout\ = ( AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & (\IR_ALU[21]~input_o\)) # (\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & (\Registers_ALU[40]~input_o\)) # 
-- (\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[21]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_AndBselector(1),
	combout => \InputANDB[8]~9_combout\);

-- Location: LABCELL_X39_Y46_N0
\InputANDB[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(8) = (!\InputANDB[0]~1_combout\ & ((InputANDB(8)))) # (\InputANDB[0]~1_combout\ & (\InputANDB[8]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputANDB[8]~9_combout\,
	datac => ALT_INV_InputANDB(8),
	datad => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(8));

-- Location: IOIBUF_X39_Y115_N1
\IR_ALU[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(22),
	o => \IR_ALU[22]~input_o\);

-- Location: MLABCELL_X46_Y47_N9
\AdderInputB[8]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[8]~35_combout\ = ( \AdderInputB[8]~32_combout\ & ( (!\AdderInputB[8]~31_combout\ & \IR_ALU[13]~input_o\) ) ) # ( !\AdderInputB[8]~32_combout\ & ( (!\AdderInputB[8]~31_combout\ & ((\IR_ALU[22]~input_o\))) # (\AdderInputB[8]~31_combout\ & 
-- (!\Registers_ALU[40]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011101110001000101110111000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[40]~input_o\,
	datab => \ALT_INV_AdderInputB[8]~31_combout\,
	datac => \ALT_INV_IR_ALU[13]~input_o\,
	datad => \ALT_INV_IR_ALU[22]~input_o\,
	dataf => \ALT_INV_AdderInputB[8]~32_combout\,
	combout => \AdderInputB[8]~35_combout\);

-- Location: MLABCELL_X46_Y47_N36
\AdderInputB[8]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[8]~111_combout\ = ( !\Control_ALU[21]~input_o\ & ( (!\Control_ALU[14]~input_o\ & (\AdderInputB[5]~13_combout\ & ((!\AddrBSelector[6]~1_combout\ & (\IR_ALU[21]~input_o\)) # (\AddrBSelector[6]~1_combout\ & ((\AdderInputB[8]~35_combout\)))))) # 
-- (\Control_ALU[14]~input_o\ & ((((!\IR_ALU[21]~input_o\))))) ) ) # ( \Control_ALU[21]~input_o\ & ( (((\Registers_ALU[40]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001000000011110000111101010111000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_AddrBSelector[6]~1_combout\,
	datac => \ALT_INV_Registers_ALU[40]~input_o\,
	datad => \ALT_INV_IR_ALU[21]~input_o\,
	datae => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[8]~35_combout\,
	datag => \ALT_INV_AdderInputB[5]~13_combout\,
	combout => \AdderInputB[8]~111_combout\);

-- Location: MLABCELL_X46_Y47_N57
\AdderInputB[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(8) = ( \AdderInputB[8]~111_combout\ & ( (AdderInputB(8)) # (\AdderInputB[0]~15_combout\) ) ) # ( !\AdderInputB[8]~111_combout\ & ( (!\AdderInputB[0]~15_combout\ & AdderInputB(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[0]~15_combout\,
	datad => ALT_INV_AdderInputB(8),
	dataf => \ALT_INV_AdderInputB[8]~111_combout\,
	combout => AdderInputB(8));

-- Location: IOIBUF_X40_Y115_N41
\PC_ALU[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(8),
	o => \PC_ALU[8]~input_o\);

-- Location: LABCELL_X44_Y45_N21
\AdderInputA[8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[8]~10_combout\ = ( AddrASelector(1) & ( \PC_ALU[8]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[8]~input_o\,
	datac => \ALT_INV_PC_ALU[8]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[8]~10_combout\);

-- Location: LABCELL_X44_Y45_N18
\AdderInputA[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(8) = ( \AdderInputA[8]~10_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(8)) ) ) # ( !\AdderInputA[8]~10_combout\ & ( (AdderInputA(8) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(8),
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[8]~10_combout\,
	combout => AdderInputA(8));

-- Location: LABCELL_X47_Y47_N15
\CRAA32|Carry[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(8) = ( AdderInputA(7) & ( (\CRAA32|Carry\(7)) # (AdderInputB(7)) ) ) # ( !AdderInputA(7) & ( (AdderInputB(7) & \CRAA32|Carry\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(7),
	datad => \CRAA32|ALT_INV_Carry\(7),
	dataf => ALT_INV_AdderInputA(7),
	combout => \CRAA32|Carry\(8));

-- Location: LABCELL_X47_Y47_N27
\CRAA32|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(8) = ( \CRAA32|Carry\(8) & ( !AdderInputB(8) $ (AdderInputA(8)) ) ) # ( !\CRAA32|Carry\(8) & ( !AdderInputB(8) $ (!AdderInputA(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputB(8),
	datad => ALT_INV_AdderInputA(8),
	dataf => \CRAA32|ALT_INV_Carry\(8),
	combout => \CRAA32|Result\(8));

-- Location: LABCELL_X38_Y46_N30
\InputORB[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[8]~9_combout\ = ( \Control_ALU[29]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) # ( !\Control_ALU[29]~input_o\ & ( (!OrBselector(1) & ((\Registers_ALU[40]~input_o\))) # (OrBselector(1) & (\IR_ALU[21]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[21]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => ALT_INV_OrBselector(1),
	datad => \ALT_INV_Registers_ALU[40]~input_o\,
	dataf => \ALT_INV_Control_ALU[29]~input_o\,
	combout => \InputORB[8]~9_combout\);

-- Location: LABCELL_X39_Y46_N9
\InputORB[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(8) = ( \InputORB[8]~9_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(8)) ) ) # ( !\InputORB[8]~9_combout\ & ( (InputORB(8) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(8),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[8]~9_combout\,
	combout => InputORB(8));

-- Location: LABCELL_X39_Y46_N48
\ALU_Registers[8]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]~181_combout\ = ( !\Registers_ALU[8]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((((\CRAA32|Result\(8) & \ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(8)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(8)))))) ) ) # ( \Registers_ALU[8]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputANDB(8))) # (\ALU_Registers[31]~1_combout\ & ((\CRAA32|Result\(8))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(8)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011001111110011111100010001110111010010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(8),
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(8),
	datad => \CRAA32|ALT_INV_Result\(8),
	datae => \ALT_INV_Registers_ALU[8]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(8),
	combout => \ALU_Registers[8]~181_combout\);

-- Location: LABCELL_X39_Y46_N18
\ALU_Registers[8]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]~177_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[8]~181_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result\(8)))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D8~q\) # (\LSR|D8~q\)) # (\ASR|D8~q\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101001111110101010100001111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Result\(8),
	datab => \ASR|ALT_INV_D8~q\,
	datac => \LSR|ALT_INV_D8~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D8~q\,
	datag => \ALT_INV_ALU_Registers[8]~181_combout\,
	combout => \ALU_Registers[8]~177_combout\);

-- Location: LABCELL_X39_Y46_N36
\ALU_Registers[8]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]$latch~combout\ = ( \ALU_Registers[8]~177_combout\ & ( (\ALU_Registers[8]$latch~combout\) # (\ALU_Registers[31]~3_combout\) ) ) # ( !\ALU_Registers[8]~177_combout\ & ( (!\ALU_Registers[31]~3_combout\ & \ALU_Registers[8]$latch~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[31]~3_combout\,
	datad => \ALT_INV_ALU_Registers[8]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[8]~177_combout\,
	combout => \ALU_Registers[8]$latch~combout\);

-- Location: LABCELL_X39_Y46_N54
\LS|D9~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D9~feeder_combout\ = ( LSRDataIn(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(9),
	combout => \LS|D9~feeder_combout\);

-- Location: FF_X39_Y46_N56
\LS|D9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D9~feeder_combout\,
	asdata => \LS|D8~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D9~q\);

-- Location: IOIBUF_X121_Y45_N55
\Registers_ALU[41]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(41),
	o => \Registers_ALU[41]~input_o\);

-- Location: LABCELL_X116_Y47_N45
\Mul|Add26A|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(3) = ( \Registers_ALU[0]~input_o\ & ( \Registers_ALU[39]~input_o\ & ( !\Registers_ALU[41]~input_o\ $ (((!\Registers_ALU[40]~input_o\ & !\Registers_ALU[1]~input_o\))) ) ) ) # ( !\Registers_ALU[0]~input_o\ & ( \Registers_ALU[39]~input_o\ 
-- & ( (!\Registers_ALU[40]~input_o\ & \Registers_ALU[1]~input_o\) ) ) ) # ( \Registers_ALU[0]~input_o\ & ( !\Registers_ALU[39]~input_o\ & ( !\Registers_ALU[41]~input_o\ $ (((!\Registers_ALU[40]~input_o\) # (!\Registers_ALU[1]~input_o\))) ) ) ) # ( 
-- !\Registers_ALU[0]~input_o\ & ( !\Registers_ALU[39]~input_o\ & ( (\Registers_ALU[40]~input_o\ & \Registers_ALU[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101100101011000001100000011000110101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[41]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datae => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|Add26A|Result\(3));

-- Location: LABCELL_X116_Y45_N54
\Mul|Add32C|Carry[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(9) = ( \Mul|Add30|Result\(5) & ( \Mul|FPP4|BPP0|PartialProduct~0_combout\ & ( (!\Mul|Add32C|Carry~1_combout\ & (!\Mul|Add32B|Carry~2_combout\ $ (((!\Mul|Add32A|Result\(7) & !\Mul|Add32B|Carry\(7)))))) # (\Mul|Add32C|Carry~1_combout\ & 
-- ((!\Mul|Add32B|Carry~2_combout\) # (!\Mul|Add32A|Result\(7) $ (\Mul|Add32B|Carry\(7))))) ) ) ) # ( !\Mul|Add30|Result\(5) & ( \Mul|FPP4|BPP0|PartialProduct~0_combout\ & ( (!\Mul|Add32A|Result\(7) & (((\Mul|Add32C|Carry~1_combout\ & \Mul|Add32B|Carry\(7))) 
-- # (\Mul|Add32B|Carry~2_combout\))) # (\Mul|Add32A|Result\(7) & ((!\Mul|Add32B|Carry\(7) & ((\Mul|Add32B|Carry~2_combout\) # (\Mul|Add32C|Carry~1_combout\))) # (\Mul|Add32B|Carry\(7) & ((!\Mul|Add32B|Carry~2_combout\))))) ) ) ) # ( \Mul|Add30|Result\(5) & 
-- ( !\Mul|FPP4|BPP0|PartialProduct~0_combout\ & ( (\Mul|Add32C|Carry~1_combout\ & ((!\Mul|Add32A|Result\(7) & (!\Mul|Add32B|Carry\(7) & \Mul|Add32B|Carry~2_combout\)) # (\Mul|Add32A|Result\(7) & (\Mul|Add32B|Carry\(7) & !\Mul|Add32B|Carry~2_combout\)))) ) ) 
-- ) # ( !\Mul|Add30|Result\(5) & ( !\Mul|FPP4|BPP0|PartialProduct~0_combout\ & ( (\Mul|Add32C|Carry~1_combout\ & (\Mul|Add32B|Carry~2_combout\ & (!\Mul|Add32A|Result\(7) $ (!\Mul|Add32B|Carry\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000000010100000000010111111111000111111111000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Carry~1_combout\,
	datab => \Mul|Add32A|ALT_INV_Result\(7),
	datac => \Mul|Add32B|ALT_INV_Carry\(7),
	datad => \Mul|Add32B|ALT_INV_Carry~2_combout\,
	datae => \Mul|Add30|ALT_INV_Result\(5),
	dataf => \Mul|FPP4|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32C|Carry\(9));

-- Location: LABCELL_X116_Y45_N9
\Mul|Add32A|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(8) = ( \Mul|Add32A|Carry~5_combout\ & ( (!\Mul|FPP1|BPP5|PartialProduct~combout\ & ((!\Mul|FPP0|BPP7|PartialProduct~0_combout\) # ((!\Mul|Add32A|Carry~3_combout\ & !\Mul|Add32A|Carry~4_combout\)))) # 
-- (\Mul|FPP1|BPP5|PartialProduct~combout\ & (!\Mul|Add32A|Carry~3_combout\ & (!\Mul|Add32A|Carry~4_combout\ & !\Mul|FPP0|BPP7|PartialProduct~0_combout\))) ) ) # ( !\Mul|Add32A|Carry~5_combout\ & ( (!\Mul|FPP1|BPP5|PartialProduct~combout\ & 
-- (\Mul|FPP0|BPP7|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry~4_combout\) # (\Mul|Add32A|Carry~3_combout\)))) # (\Mul|FPP1|BPP5|PartialProduct~combout\ & (((\Mul|FPP0|BPP7|PartialProduct~0_combout\) # (\Mul|Add32A|Carry~4_combout\)) # 
-- (\Mul|Add32A|Carry~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101111111000100110111111111101100100000001110110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~3_combout\,
	datab => \Mul|FPP1|BPP5|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~4_combout\,
	datad => \Mul|FPP0|BPP7|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry~5_combout\,
	combout => \Mul|Add32A|Result\(8));

-- Location: LABCELL_X116_Y45_N15
\Mul|Add32B|Carry[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(9) = ( \Mul|Add32A|Result\(7) & ( (!\Mul|Add32A|Result\(8) & (\Mul|Add30|Result\(6) & ((\Mul|Add32B|Carry\(7)) # (\Mul|Add30|Result\(5))))) # (\Mul|Add32A|Result\(8) & (((\Mul|Add30|Result\(6)) # (\Mul|Add32B|Carry\(7))) # 
-- (\Mul|Add30|Result\(5)))) ) ) # ( !\Mul|Add32A|Result\(7) & ( (!\Mul|Add32A|Result\(8) & (\Mul|Add30|Result\(5) & (\Mul|Add32B|Carry\(7) & \Mul|Add30|Result\(6)))) # (\Mul|Add32A|Result\(8) & (((\Mul|Add30|Result\(5) & \Mul|Add32B|Carry\(7))) # 
-- (\Mul|Add30|Result\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111100000111011111110000011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(5),
	datab => \Mul|Add32B|ALT_INV_Carry\(7),
	datac => \Mul|Add32A|ALT_INV_Result\(8),
	datad => \Mul|Add30|ALT_INV_Result\(6),
	dataf => \Mul|Add32A|ALT_INV_Result\(7),
	combout => \Mul|Add32B|Carry\(9));

-- Location: LABCELL_X112_Y47_N6
\Mul|FPP0|BPP9|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP9|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[9]~input_o\ $ (!\Registers_ALU[33]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[8]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[9]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datad => \ALT_INV_Registers_ALU[8]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP9|PartialProduct~0_combout\);

-- Location: LABCELL_X116_Y45_N42
\Mul|Add32A|Carry[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry\(9) = ( \Mul|FPP0|BPP7|PartialProduct~0_combout\ & ( \Mul|Add32A|Carry~3_combout\ & ( (!\Mul|FPP1|BPP6|PartialProduct~combout\ & !\Mul|FPP0|BPP8|PartialProduct~0_combout\) ) ) ) # ( !\Mul|FPP0|BPP7|PartialProduct~0_combout\ & ( 
-- \Mul|Add32A|Carry~3_combout\ & ( (!\Mul|FPP1|BPP6|PartialProduct~combout\ & ((!\Mul|FPP1|BPP5|PartialProduct~combout\) # (!\Mul|FPP0|BPP8|PartialProduct~0_combout\))) # (\Mul|FPP1|BPP6|PartialProduct~combout\ & (!\Mul|FPP1|BPP5|PartialProduct~combout\ & 
-- !\Mul|FPP0|BPP8|PartialProduct~0_combout\)) ) ) ) # ( \Mul|FPP0|BPP7|PartialProduct~0_combout\ & ( !\Mul|Add32A|Carry~3_combout\ & ( (!\Mul|FPP1|BPP6|PartialProduct~combout\ & ((!\Mul|FPP0|BPP8|PartialProduct~0_combout\) # 
-- ((!\Mul|FPP1|BPP5|PartialProduct~combout\ & !\Mul|Add32A|Carry~4_combout\)))) # (\Mul|FPP1|BPP6|PartialProduct~combout\ & (!\Mul|FPP1|BPP5|PartialProduct~combout\ & (!\Mul|FPP0|BPP8|PartialProduct~0_combout\ & !\Mul|Add32A|Carry~4_combout\))) ) ) ) # ( 
-- !\Mul|FPP0|BPP7|PartialProduct~0_combout\ & ( !\Mul|Add32A|Carry~3_combout\ & ( (!\Mul|FPP1|BPP6|PartialProduct~combout\ & ((!\Mul|FPP1|BPP5|PartialProduct~combout\) # ((!\Mul|FPP0|BPP8|PartialProduct~0_combout\) # (!\Mul|Add32A|Carry~4_combout\)))) # 
-- (\Mul|FPP1|BPP6|PartialProduct~combout\ & (!\Mul|FPP0|BPP8|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP5|PartialProduct~combout\) # (!\Mul|Add32A|Carry~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011101000111010001010000011101000111010001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP6|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP1|BPP5|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP8|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~4_combout\,
	datae => \Mul|FPP0|BPP7|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry~3_combout\,
	combout => \Mul|Add32A|Carry\(9));

-- Location: LABCELL_X112_Y47_N48
\Mul|FPP1|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP7|PartialProduct~combout\ = ( \Registers_ALU[33]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (!\Registers_ALU[7]~input_o\ $ ((!\Registers_ALU[35]~input_o\)))) # (\Registers_ALU[34]~input_o\ & (((\Registers_ALU[6]~input_o\) # 
-- (\Registers_ALU[35]~input_o\)))) ) ) # ( !\Registers_ALU[33]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (((\Registers_ALU[35]~input_o\ & !\Registers_ALU[6]~input_o\)))) # (\Registers_ALU[34]~input_o\ & (!\Registers_ALU[7]~input_o\ $ 
-- ((!\Registers_ALU[35]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100110001100000110011001100110001111110110011000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[7]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[6]~input_o\,
	datad => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_Registers_ALU[33]~input_o\,
	combout => \Mul|FPP1|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X112_Y47_N15
\Mul|Add32A|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(9) = ( \Mul|FPP1|BPP7|PartialProduct~combout\ & ( !\Mul|FPP0|BPP9|PartialProduct~0_combout\ $ (!\Mul|Add32A|Carry\(9)) ) ) # ( !\Mul|FPP1|BPP7|PartialProduct~combout\ & ( !\Mul|FPP0|BPP9|PartialProduct~0_combout\ $ 
-- (\Mul|Add32A|Carry\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP0|BPP9|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry\(9),
	dataf => \Mul|FPP1|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(9));

-- Location: LABCELL_X117_Y45_N51
\Mul|FPP3|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP3|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[39]~input_o\ $ (((!\Registers_ALU[3]~input_o\))))) # (\Registers_ALU[38]~input_o\ & (((\Registers_ALU[2]~input_o\)) # 
-- (\Registers_ALU[39]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (\Registers_ALU[39]~input_o\ & (!\Registers_ALU[2]~input_o\))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[39]~input_o\ $ 
-- (((!\Registers_ALU[3]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001011010010001000101101001011010011101110101101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[2]~input_o\,
	datac => \ALT_INV_Registers_ALU[3]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP3|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N9
\Mul|FPP2|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP5|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[4]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[5]~input_o\))))) # 
-- (\Registers_ALU[36]~input_o\ & (((!\Registers_ALU[5]~input_o\) # (\Registers_ALU[35]~input_o\)))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (((\Registers_ALU[35]~input_o\ & \Registers_ALU[5]~input_o\)))) # 
-- (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((\Registers_ALU[5]~input_o\))) # (\Registers_ALU[35]~input_o\ & (\Registers_ALU[4]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101011011000000010101101111011111100001011101111110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[4]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N30
\Mul|Add30|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(7) = ( \Mul|FPP2|BPP4|PartialProduct~combout\ & ( !\Mul|FPP3|BPP3|PartialProduct~combout\ $ (!\Mul|FPP2|BPP5|PartialProduct~combout\ $ (((\Mul|Add30|Carry\(6)) # (\Mul|FPP3|BPP2|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|FPP2|BPP4|PartialProduct~combout\ & ( !\Mul|FPP3|BPP3|PartialProduct~combout\ $ (!\Mul|FPP2|BPP5|PartialProduct~combout\ $ (((\Mul|FPP3|BPP2|PartialProduct~combout\ & \Mul|Add30|Carry\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP3|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP5|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP2|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry\(6),
	dataf => \Mul|FPP2|BPP4|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(7));

-- Location: LABCELL_X115_Y47_N36
\Mul|Add32C|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(9) = ( \Mul|Add30|Result\(7) & ( !\Mul|Add26A|Result\(3) $ (!\Mul|Add32C|Carry\(9) $ (!\Mul|Add32B|Carry\(9) $ (\Mul|Add32A|Result\(9)))) ) ) # ( !\Mul|Add30|Result\(7) & ( !\Mul|Add26A|Result\(3) $ (!\Mul|Add32C|Carry\(9) $ 
-- (!\Mul|Add32B|Carry\(9) $ (!\Mul|Add32A|Result\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(3),
	datab => \Mul|Add32C|ALT_INV_Carry\(9),
	datac => \Mul|Add32B|ALT_INV_Carry\(9),
	datad => \Mul|Add32A|ALT_INV_Result\(9),
	dataf => \Mul|Add30|ALT_INV_Result\(7),
	combout => \Mul|Add32C|Result\(9));

-- Location: LABCELL_X39_Y49_N6
\InputXORB[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[9]~9_combout\ = ( \Registers_ALU[41]~input_o\ & ( \IR_ALU[22]~input_o\ ) ) # ( !\Registers_ALU[41]~input_o\ & ( \IR_ALU[22]~input_o\ & ( !\Control_ALU[24]~input_o\ ) ) ) # ( \Registers_ALU[41]~input_o\ & ( !\IR_ALU[22]~input_o\ & ( 
-- \Control_ALU[24]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[24]~input_o\,
	datae => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_IR_ALU[22]~input_o\,
	combout => \InputXORB[9]~9_combout\);

-- Location: LABCELL_X45_Y46_N6
\InputXORB[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(9) = ( InputXORB(9) & ( (!ALURegSelector(1)) # (\InputXORB[9]~9_combout\) ) ) # ( !InputXORB(9) & ( (\InputXORB[9]~9_combout\ & ALURegSelector(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputXORB[9]~9_combout\,
	datad => ALT_INV_ALURegSelector(1),
	dataf => ALT_INV_InputXORB(9),
	combout => InputXORB(9));

-- Location: LABCELL_X45_Y46_N42
\InputANDB[9]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[9]~10_combout\ = ( AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & (\IR_ALU[22]~input_o\)) # (\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & (\Registers_ALU[41]~input_o\)) # 
-- (\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \ALT_INV_IR_ALU[22]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_AndBselector(1),
	combout => \InputANDB[9]~10_combout\);

-- Location: LABCELL_X45_Y46_N33
\InputANDB[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(9) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[9]~10_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[9]~10_combout\,
	datad => ALT_INV_InputANDB(9),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(9));

-- Location: IOIBUF_X121_Y63_N21
\IR_ALU[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(23),
	o => \IR_ALU[23]~input_o\);

-- Location: MLABCELL_X46_Y47_N12
\AdderInputB[9]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~36_combout\ = ( \AdderInputB[8]~32_combout\ & ( (!\AdderInputB[8]~31_combout\ & \IR_ALU[14]~input_o\) ) ) # ( !\AdderInputB[8]~32_combout\ & ( (!\AdderInputB[8]~31_combout\ & (\IR_ALU[23]~input_o\)) # (\AdderInputB[8]~31_combout\ & 
-- ((!\Registers_ALU[41]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001110100011101000111010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[23]~input_o\,
	datab => \ALT_INV_AdderInputB[8]~31_combout\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_IR_ALU[14]~input_o\,
	dataf => \ALT_INV_AdderInputB[8]~32_combout\,
	combout => \AdderInputB[9]~36_combout\);

-- Location: MLABCELL_X46_Y47_N42
\AdderInputB[9]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~107_combout\ = ( !\Control_ALU[21]~input_o\ & ( (!\Control_ALU[14]~input_o\ & (\AdderInputB[5]~13_combout\ & ((!\AddrBSelector[6]~1_combout\ & (\IR_ALU[22]~input_o\)) # (\AddrBSelector[6]~1_combout\ & ((\AdderInputB[9]~36_combout\)))))) # 
-- (\Control_ALU[14]~input_o\ & ((((!\IR_ALU[22]~input_o\))))) ) ) # ( \Control_ALU[21]~input_o\ & ( (((\Registers_ALU[41]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001000000011110000111100110111000011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[6]~1_combout\,
	datab => \ALT_INV_Control_ALU[14]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_IR_ALU[22]~input_o\,
	datae => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[9]~36_combout\,
	datag => \ALT_INV_AdderInputB[5]~13_combout\,
	combout => \AdderInputB[9]~107_combout\);

-- Location: LABCELL_X47_Y47_N0
\AdderInputB[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(9) = ( \AdderInputB[9]~107_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(9)) ) ) # ( !\AdderInputB[9]~107_combout\ & ( (AdderInputB(9) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(9),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[9]~107_combout\,
	combout => AdderInputB(9));

-- Location: IOIBUF_X121_Y14_N4
\PC_ALU[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(9),
	o => \PC_ALU[9]~input_o\);

-- Location: LABCELL_X47_Y47_N54
\AdderInputA[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[9]~11_combout\ = ( \PC_ALU[9]~input_o\ & ( AddrASelector(1) ) ) # ( \PC_ALU[9]~input_o\ & ( !AddrASelector(1) & ( \Registers_ALU[9]~input_o\ ) ) ) # ( !\PC_ALU[9]~input_o\ & ( !AddrASelector(1) & ( \Registers_ALU[9]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[9]~input_o\,
	datae => \ALT_INV_PC_ALU[9]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[9]~11_combout\);

-- Location: LABCELL_X47_Y47_N6
\AdderInputA[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(9) = ( \AdderInputA[9]~11_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(9)) ) ) # ( !\AdderInputA[9]~11_combout\ & ( (AdderInputA(9) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(9),
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[9]~11_combout\,
	combout => AdderInputA(9));

-- Location: LABCELL_X47_Y47_N45
\CRAA32|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~0_combout\ = ( AdderInputA(9) & ( !AdderInputB(9) ) ) # ( !AdderInputA(9) & ( AdderInputB(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_AdderInputB(9),
	dataf => ALT_INV_AdderInputA(9),
	combout => \CRAA32|Carry~0_combout\);

-- Location: LABCELL_X47_Y47_N24
\CRAA32|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(9) = ( \CRAA32|Carry\(8) & ( !\CRAA32|Carry~0_combout\ $ (((!AdderInputB(8) & !AdderInputA(8)))) ) ) # ( !\CRAA32|Carry\(8) & ( !\CRAA32|Carry~0_combout\ $ (((!AdderInputB(8)) # (!AdderInputA(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010110010101100101011001101010011010100110101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Carry~0_combout\,
	datab => ALT_INV_AdderInputB(8),
	datac => ALT_INV_AdderInputA(8),
	dataf => \CRAA32|ALT_INV_Carry\(8),
	combout => \CRAA32|Result\(9));

-- Location: LABCELL_X44_Y46_N24
\InputORB[9]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[9]~10_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[22]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[41]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[41]~input_o\,
	datab => \ALT_INV_IR_ALU[22]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[9]~10_combout\);

-- Location: LABCELL_X45_Y46_N48
\InputORB[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(9) = ( \InputORB[9]~10_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(9)) ) ) # ( !\InputORB[9]~10_combout\ & ( (InputORB(9) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(9),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[9]~10_combout\,
	combout => InputORB(9));

-- Location: LABCELL_X45_Y46_N12
\ALU_Registers[9]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[9]~173_combout\ = ( !\Registers_ALU[9]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((((\CRAA32|Result\(9) & \ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(9)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(9)))))) ) ) # ( \Registers_ALU[9]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputANDB(9))) # (\ALU_Registers[31]~1_combout\ & ((\CRAA32|Result\(9))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(9)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101010111110101111100010001101110110100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~0_combout\,
	datab => ALT_INV_InputXORB(9),
	datac => ALT_INV_InputANDB(9),
	datad => \CRAA32|ALT_INV_Result\(9),
	datae => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(9),
	combout => \ALU_Registers[9]~173_combout\);

-- Location: LABCELL_X45_Y46_N24
\ALU_Registers[9]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[9]~169_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[9]~173_combout\)))) # (\Control_ALU[31]~input_o\ & ((((\Mul|Add32C|Result\(9)))))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D9~q\)) # (\LSR|D9~q\)) # (\LS|D9~q\))) # (\Control_ALU[31]~input_o\ & ((((\Mul|Add32C|Result\(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111001010100111111100001010010111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[31]~input_o\,
	datab => \LS|ALT_INV_D9~q\,
	datac => \LSR|ALT_INV_D9~q\,
	datad => \Mul|Add32C|ALT_INV_Result\(9),
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D9~q\,
	datag => \ALT_INV_ALU_Registers[9]~173_combout\,
	combout => \ALU_Registers[9]~169_combout\);

-- Location: LABCELL_X45_Y46_N9
\ALU_Registers[9]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[9]$latch~combout\ = ( \ALU_Registers[9]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[9]~169_combout\) ) ) # ( !\ALU_Registers[9]$latch~combout\ & ( (\ALU_Registers[9]~169_combout\ & \ALU_Registers[31]~3_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[9]~169_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[9]$latch~combout\,
	combout => \ALU_Registers[9]$latch~combout\);

-- Location: IOIBUF_X121_Y38_N38
\Registers_ALU[42]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(42),
	o => \Registers_ALU[42]~input_o\);

-- Location: LABCELL_X37_Y46_N48
\InputANDB[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[10]~11_combout\ = ( \Registers_ALU[42]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((!AndBselector(1)) # ((\IR_ALU[23]~input_o\)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\Registers_ALU[42]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (AndBselector(1) & ((\IR_ALU[23]~input_o\)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AndBselector(1),
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_IR_ALU[23]~input_o\,
	dataf => \ALT_INV_Registers_ALU[42]~input_o\,
	combout => \InputANDB[10]~11_combout\);

-- Location: LABCELL_X38_Y46_N39
\InputANDB[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(10) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[10]~11_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputANDB(10),
	datad => \ALT_INV_InputANDB[10]~11_combout\,
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(10));

-- Location: MLABCELL_X41_Y46_N27
\AdderInputB[10]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[10]~37_combout\ = ( \AdderInputB[11]~27_combout\ & ( ((\IR_ALU[15]~input_o\ & !\AddrBSelector[3]~0_combout\)) # (\IR_ALU[13]~input_o\) ) ) # ( !\AdderInputB[11]~27_combout\ & ( (\IR_ALU[15]~input_o\ & !\AddrBSelector[3]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000111111110101000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[15]~input_o\,
	datac => \ALT_INV_AddrBSelector[3]~0_combout\,
	datad => \ALT_INV_IR_ALU[13]~input_o\,
	dataf => \ALT_INV_AdderInputB[11]~27_combout\,
	combout => \AdderInputB[10]~37_combout\);

-- Location: MLABCELL_X41_Y46_N9
\AdderInputB[10]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[10]~38_combout\ = ( \AdderInputB[8]~0_combout\ & ( (!\AddrBSelector[5]~2_combout\ & (\IR_ALU[0]~input_o\)) # (\AddrBSelector[5]~2_combout\ & ((\AdderInputB[10]~37_combout\))) ) ) # ( !\AdderInputB[8]~0_combout\ & ( 
-- (!\AddrBSelector[5]~2_combout\ & ((\IR_ALU[0]~input_o\))) # (\AddrBSelector[5]~2_combout\ & (!\Registers_ALU[42]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111000101110001011100010111000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[42]~input_o\,
	datab => \ALT_INV_AddrBSelector[5]~2_combout\,
	datac => \ALT_INV_IR_ALU[0]~input_o\,
	datad => \ALT_INV_AdderInputB[10]~37_combout\,
	dataf => \ALT_INV_AdderInputB[8]~0_combout\,
	combout => \AdderInputB[10]~38_combout\);

-- Location: MLABCELL_X41_Y46_N48
\AdderInputB[10]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[10]~103_combout\ = ( !\Control_ALU[21]~input_o\ & ( (!\Control_ALU[14]~input_o\ & (\AdderInputB[5]~13_combout\ & ((!\AddrBSelector[6]~1_combout\ & (\IR_ALU[23]~input_o\)) # (\AddrBSelector[6]~1_combout\ & ((\AdderInputB[10]~38_combout\)))))) 
-- # (\Control_ALU[14]~input_o\ & (!\IR_ALU[23]~input_o\)) ) ) # ( \Control_ALU[21]~input_o\ & ( (((\Registers_ALU[42]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001100110000011110000111101000100010011100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_IR_ALU[23]~input_o\,
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datad => \ALT_INV_AdderInputB[5]~13_combout\,
	datae => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AddrBSelector[6]~1_combout\,
	datag => \ALT_INV_AdderInputB[10]~38_combout\,
	combout => \AdderInputB[10]~103_combout\);

-- Location: LABCELL_X45_Y47_N45
\AdderInputB[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(10) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[10]~103_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[10]~103_combout\,
	datad => ALT_INV_AdderInputB(10),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(10));

-- Location: IOIBUF_X90_Y0_N58
\PC_ALU[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(10),
	o => \PC_ALU[10]~input_o\);

-- Location: LABCELL_X45_Y47_N9
\AdderInputA[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[10]~12_combout\ = ( AddrASelector(1) & ( \PC_ALU[10]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PC_ALU[10]~input_o\,
	datad => \ALT_INV_Registers_ALU[10]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[10]~12_combout\);

-- Location: LABCELL_X45_Y47_N54
\AdderInputA[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(10) = ( \AdderInputA[0]~2_combout\ & ( \AdderInputA[10]~12_combout\ ) ) # ( !\AdderInputA[0]~2_combout\ & ( AdderInputA(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AdderInputA[10]~12_combout\,
	datac => ALT_INV_AdderInputA(10),
	dataf => \ALT_INV_AdderInputA[0]~2_combout\,
	combout => AdderInputA(10));

-- Location: LABCELL_X44_Y47_N0
\CRAA32|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~2_combout\ = ( AdderInputB(8) & ( \CRAA32|Carry\(7) & ( (\CRAA32|Carry~0_combout\ & (((AdderInputA(7)) # (AdderInputA(8))) # (AdderInputB(7)))) ) ) ) # ( !AdderInputB(8) & ( \CRAA32|Carry\(7) & ( (AdderInputA(8) & (\CRAA32|Carry~0_combout\ & 
-- ((AdderInputA(7)) # (AdderInputB(7))))) ) ) ) # ( AdderInputB(8) & ( !\CRAA32|Carry\(7) & ( (\CRAA32|Carry~0_combout\ & (((AdderInputB(7) & AdderInputA(7))) # (AdderInputA(8)))) ) ) ) # ( !AdderInputB(8) & ( !\CRAA32|Carry\(7) & ( (AdderInputB(7) & 
-- (AdderInputA(8) & (\CRAA32|Carry~0_combout\ & AdderInputA(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000110000011100000001000000110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(7),
	datab => ALT_INV_AdderInputA(8),
	datac => \CRAA32|ALT_INV_Carry~0_combout\,
	datad => ALT_INV_AdderInputA(7),
	datae => ALT_INV_AdderInputB(8),
	dataf => \CRAA32|ALT_INV_Carry\(7),
	combout => \CRAA32|Carry~2_combout\);

-- Location: LABCELL_X47_Y47_N51
\CRAA32|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~1_combout\ = ( AdderInputA(9) & ( AdderInputB(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_AdderInputB(9),
	dataf => ALT_INV_AdderInputA(9),
	combout => \CRAA32|Carry~1_combout\);

-- Location: LABCELL_X45_Y47_N42
\CRAA32|Carry[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(10) = (!\CRAA32|Carry~2_combout\ & !\CRAA32|Carry~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Carry~2_combout\,
	datac => \CRAA32|ALT_INV_Carry~1_combout\,
	combout => \CRAA32|Carry\(10));

-- Location: LABCELL_X45_Y47_N15
\CRAA32|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(10) = ( \CRAA32|Carry\(10) & ( !AdderInputB(10) $ (!AdderInputA(10)) ) ) # ( !\CRAA32|Carry\(10) & ( !AdderInputB(10) $ (AdderInputA(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001011010010101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(10),
	datac => ALT_INV_AdderInputA(10),
	dataf => \CRAA32|ALT_INV_Carry\(10),
	combout => \CRAA32|Result\(10));

-- Location: MLABCELL_X41_Y46_N12
\InputXORB[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[10]~10_combout\ = ( \IR_ALU[23]~input_o\ & ( (!\Control_ALU[24]~input_o\) # (\Registers_ALU[42]~input_o\) ) ) # ( !\IR_ALU[23]~input_o\ & ( (\Registers_ALU[42]~input_o\ & \Control_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datad => \ALT_INV_Control_ALU[24]~input_o\,
	dataf => \ALT_INV_IR_ALU[23]~input_o\,
	combout => \InputXORB[10]~10_combout\);

-- Location: LABCELL_X38_Y46_N3
\InputXORB[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(10) = ( ALURegSelector(1) & ( \InputXORB[10]~10_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputXORB[10]~10_combout\,
	datad => ALT_INV_InputXORB(10),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(10));

-- Location: LABCELL_X38_Y46_N36
\InputORB[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[10]~11_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[23]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[42]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[42]~input_o\,
	datab => \ALT_INV_Control_ALU[29]~input_o\,
	datac => \ALT_INV_IR_ALU[23]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[10]~11_combout\);

-- Location: LABCELL_X38_Y46_N6
\InputORB[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(10) = ( \InputORB[10]~11_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(10)) ) ) # ( !\InputORB[10]~11_combout\ & ( (InputORB(10) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(10),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[10]~11_combout\,
	combout => InputORB(10));

-- Location: LABCELL_X38_Y46_N45
\ALU_Registers[10]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]~165_combout\ = ( !\Registers_ALU[10]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (\ALU_Registers[31]~1_combout\ & (((\CRAA32|Result\(10)))))) # (\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\ & (InputORB(10))) # 
-- (\ALU_Registers[31]~1_combout\ & (((InputXORB(10))))))) ) ) # ( \Registers_ALU[10]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\ & (InputANDB(10))) # (\ALU_Registers[31]~1_combout\ & (((\CRAA32|Result\(10))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\) # (((!InputXORB(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000100110010111010111111100010101001101110100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~0_combout\,
	datab => \ALT_INV_ALU_Registers[31]~1_combout\,
	datac => ALT_INV_InputANDB(10),
	datad => \CRAA32|ALT_INV_Result\(10),
	datae => \ALT_INV_Registers_ALU[10]~input_o\,
	dataf => ALT_INV_InputXORB(10),
	datag => ALT_INV_InputORB(10),
	combout => \ALU_Registers[10]~165_combout\);

-- Location: LABCELL_X116_Y47_N15
\Mul|FPP5|BPP0|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP0|PartialProduct~0_combout\ = ( \Registers_ALU[41]~input_o\ & ( (\Registers_ALU[0]~input_o\ & !\Registers_ALU[42]~input_o\) ) ) # ( !\Registers_ALU[41]~input_o\ & ( (\Registers_ALU[0]~input_o\ & \Registers_ALU[42]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010101010000000000000000010101010101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Registers_ALU[42]~input_o\,
	datae => \ALT_INV_Registers_ALU[41]~input_o\,
	combout => \Mul|FPP5|BPP0|PartialProduct~0_combout\);

-- Location: LABCELL_X116_Y47_N30
\Mul|Add26A|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~0_combout\ = ( \Registers_ALU[1]~input_o\ & ( (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[39]~input_o\ & (!\Registers_ALU[40]~input_o\ & !\Registers_ALU[0]~input_o\)) # (\Registers_ALU[39]~input_o\ & (\Registers_ALU[40]~input_o\)))) 
-- ) ) # ( !\Registers_ALU[1]~input_o\ & ( (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[0]~input_o\) # ((\Registers_ALU[39]~input_o\ & \Registers_ALU[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110001000000001111000100000000100100010000000010010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|Add26A|Carry~0_combout\);

-- Location: LABCELL_X116_Y47_N33
\Mul|FPP4|BPP2|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP2|PartialProduct~0_combout\ = ( \Registers_ALU[1]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[39]~input_o\ & 
-- ((!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[41]~input_o\)) # (\Registers_ALU[40]~input_o\))) ) ) # ( !\Registers_ALU[1]~input_o\ & ( !\Registers_ALU[41]~input_o\ $ (((!\Registers_ALU[2]~input_o\) # (!\Registers_ALU[39]~input_o\ $ 
-- (\Registers_ALU[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011111001000001101111100100010111011100010001011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|FPP4|BPP2|PartialProduct~0_combout\);

-- Location: LABCELL_X116_Y47_N27
\Mul|Add26B|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~0_combout\ = ( \Mul|FPP4|BPP2|PartialProduct~0_combout\ & ( !\Mul|FPP5|BPP0|PartialProduct~0_combout\ $ (!\Mul|Add26A|Carry~0_combout\) ) ) # ( !\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ( !\Mul|FPP5|BPP0|PartialProduct~0_combout\ $ 
-- (\Mul|Add26A|Carry~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP5|BPP0|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add26A|ALT_INV_Carry~0_combout\,
	dataf => \Mul|FPP4|BPP2|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add26B|Carry~0_combout\);

-- Location: LABCELL_X112_Y47_N51
\Mul|FPP1|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP8|PartialProduct~combout\ = ( \Registers_ALU[33]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[8]~input_o\)))) # (\Registers_ALU[34]~input_o\ & (((\Registers_ALU[35]~input_o\)) # 
-- (\Registers_ALU[7]~input_o\))) ) ) # ( !\Registers_ALU[33]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (!\Registers_ALU[7]~input_o\ & (\Registers_ALU[35]~input_o\))) # (\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\ $ 
-- (!\Registers_ALU[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000111100001000100011110000111100011101110011110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[7]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	datad => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_Registers_ALU[33]~input_o\,
	combout => \Mul|FPP1|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X112_Y47_N9
\Mul|FPP0|BPP10|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP10|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[10]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (!\Registers_ALU[9]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[9]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[10]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP10|PartialProduct~0_combout\);

-- Location: LABCELL_X112_Y47_N30
\Mul|Add32A|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(10) = ( \Mul|Add32A|Carry\(9) & ( \Mul|FPP1|BPP7|PartialProduct~combout\ & ( !\Mul|FPP1|BPP8|PartialProduct~combout\ $ (!\Mul|FPP0|BPP10|PartialProduct~0_combout\ $ (\Mul|FPP0|BPP9|PartialProduct~0_combout\)) ) ) ) # ( 
-- !\Mul|Add32A|Carry\(9) & ( \Mul|FPP1|BPP7|PartialProduct~combout\ & ( !\Mul|FPP1|BPP8|PartialProduct~combout\ $ (\Mul|FPP0|BPP10|PartialProduct~0_combout\) ) ) ) # ( \Mul|Add32A|Carry\(9) & ( !\Mul|FPP1|BPP7|PartialProduct~combout\ & ( 
-- !\Mul|FPP1|BPP8|PartialProduct~combout\ $ (!\Mul|FPP0|BPP10|PartialProduct~0_combout\) ) ) ) # ( !\Mul|Add32A|Carry\(9) & ( !\Mul|FPP1|BPP7|PartialProduct~combout\ & ( !\Mul|FPP1|BPP8|PartialProduct~combout\ $ (!\Mul|FPP0|BPP10|PartialProduct~0_combout\ $ 
-- (\Mul|FPP0|BPP9|PartialProduct~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001100110011010011001100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP8|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP0|BPP10|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP0|BPP9|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|Add32A|ALT_INV_Carry\(9),
	dataf => \Mul|FPP1|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(10));

-- Location: LABCELL_X115_Y45_N12
\Mul|FPP2|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP6|PartialProduct~combout\ = ( \Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[6]~input_o\))))) # (\Registers_ALU[35]~input_o\ & (((\Registers_ALU[5]~input_o\)) # 
-- (\Registers_ALU[37]~input_o\))) ) ) # ( !\Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (\Registers_ALU[37]~input_o\ & (!\Registers_ALU[5]~input_o\))) # (\Registers_ALU[35]~input_o\ & (!\Registers_ALU[37]~input_o\ $ 
-- (((!\Registers_ALU[6]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001011010010001000101101001011010011101110101101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[5]~input_o\,
	datac => \ALT_INV_Registers_ALU[6]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \Mul|FPP2|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X111_Y47_N39
\Mul|FPP3|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP4|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[4]~input_o\) # (\Registers_ALU[38]~input_o\) ) ) ) # ( !\Registers_ALU[37]~input_o\ & ( \Registers_ALU[39]~input_o\ & ( 
-- (!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[3]~input_o\))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[4]~input_o\)) ) ) ) # ( \Registers_ALU[37]~input_o\ & ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & 
-- (\Registers_ALU[4]~input_o\)) # (\Registers_ALU[38]~input_o\ & ((\Registers_ALU[3]~input_o\))) ) ) ) # ( !\Registers_ALU[37]~input_o\ & ( !\Registers_ALU[39]~input_o\ & ( (\Registers_ALU[38]~input_o\ & \Registers_ALU[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000010100101111111111010010100001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[38]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	datae => \ALT_INV_Registers_ALU[37]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N33
\Mul|Add30|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~1_combout\ = ( \Mul|FPP3|BPP4|PartialProduct~combout\ & ( !\Mul|FPP2|BPP6|PartialProduct~combout\ ) ) # ( !\Mul|FPP3|BPP4|PartialProduct~combout\ & ( \Mul|FPP2|BPP6|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Mul|FPP2|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP3|BPP4|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~1_combout\);

-- Location: LABCELL_X117_Y45_N36
\Mul|Add30|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(8) = ( \Mul|Add30|Carry\(6) & ( \Mul|FPP3|BPP3|PartialProduct~combout\ & ( !\Mul|Add30|Carry~1_combout\ $ (((!\Mul|FPP3|BPP2|PartialProduct~combout\ & (!\Mul|FPP2|BPP4|PartialProduct~combout\ & 
-- !\Mul|FPP2|BPP5|PartialProduct~combout\)))) ) ) ) # ( !\Mul|Add30|Carry\(6) & ( \Mul|FPP3|BPP3|PartialProduct~combout\ & ( !\Mul|Add30|Carry~1_combout\ $ (((!\Mul|FPP2|BPP5|PartialProduct~combout\ & ((!\Mul|FPP3|BPP2|PartialProduct~combout\) # 
-- (!\Mul|FPP2|BPP4|PartialProduct~combout\))))) ) ) ) # ( \Mul|Add30|Carry\(6) & ( !\Mul|FPP3|BPP3|PartialProduct~combout\ & ( !\Mul|Add30|Carry~1_combout\ $ (((!\Mul|FPP2|BPP5|PartialProduct~combout\) # ((!\Mul|FPP3|BPP2|PartialProduct~combout\ & 
-- !\Mul|FPP2|BPP4|PartialProduct~combout\)))) ) ) ) # ( !\Mul|Add30|Carry\(6) & ( !\Mul|FPP3|BPP3|PartialProduct~combout\ & ( !\Mul|Add30|Carry~1_combout\ $ (((!\Mul|FPP3|BPP2|PartialProduct~combout\) # ((!\Mul|FPP2|BPP4|PartialProduct~combout\) # 
-- (!\Mul|FPP2|BPP5|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000011110111100000011110111100000111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP2|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP4|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add30|ALT_INV_Carry~1_combout\,
	datad => \Mul|FPP2|BPP5|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add30|ALT_INV_Carry\(6),
	dataf => \Mul|FPP3|BPP3|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(8));

-- Location: LABCELL_X115_Y47_N42
\Mul|Add32B|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(10) = ( \Mul|Add30|Result\(8) & ( !\Mul|Add32A|Result\(10) $ (((!\Mul|Add30|Result\(7) & (\Mul|Add32A|Result\(9) & \Mul|Add32B|Carry\(9))) # (\Mul|Add30|Result\(7) & ((\Mul|Add32B|Carry\(9)) # (\Mul|Add32A|Result\(9)))))) ) ) # ( 
-- !\Mul|Add30|Result\(8) & ( !\Mul|Add32A|Result\(10) $ (((!\Mul|Add30|Result\(7) & ((!\Mul|Add32A|Result\(9)) # (!\Mul|Add32B|Carry\(9)))) # (\Mul|Add30|Result\(7) & (!\Mul|Add32A|Result\(9) & !\Mul|Add32B|Carry\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100011101000000101111110100000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(7),
	datab => \Mul|Add32A|ALT_INV_Result\(9),
	datac => \Mul|Add32B|ALT_INV_Carry\(9),
	datad => \Mul|Add32A|ALT_INV_Result\(10),
	dataf => \Mul|Add30|ALT_INV_Result\(8),
	combout => \Mul|Add32B|Result\(10));

-- Location: LABCELL_X115_Y47_N39
\Mul|Add32C|Carry[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(10) = ( \Mul|Add30|Result\(7) & ( (!\Mul|Add26A|Result\(3) & (\Mul|Add32C|Carry\(9) & (!\Mul|Add32A|Result\(9) $ (\Mul|Add32B|Carry\(9))))) # (\Mul|Add26A|Result\(3) & ((!\Mul|Add32A|Result\(9) $ (\Mul|Add32B|Carry\(9))) # 
-- (\Mul|Add32C|Carry\(9)))) ) ) # ( !\Mul|Add30|Result\(7) & ( (!\Mul|Add26A|Result\(3) & (\Mul|Add32C|Carry\(9) & (!\Mul|Add32A|Result\(9) $ (!\Mul|Add32B|Carry\(9))))) # (\Mul|Add26A|Result\(3) & ((!\Mul|Add32A|Result\(9) $ (!\Mul|Add32B|Carry\(9))) # 
-- (\Mul|Add32C|Carry\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101110001000101110111000101110001000101110111000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(3),
	datab => \Mul|Add32C|ALT_INV_Carry\(9),
	datac => \Mul|Add32A|ALT_INV_Result\(9),
	datad => \Mul|Add32B|ALT_INV_Carry\(9),
	dataf => \Mul|Add30|ALT_INV_Result\(7),
	combout => \Mul|Add32C|Carry\(10));

-- Location: LABCELL_X115_Y47_N0
\Mul|Add32C|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(10) = ( \Mul|Add32C|Carry\(10) & ( !\Mul|Add26B|Carry~0_combout\ $ (\Mul|Add32B|Result\(10)) ) ) # ( !\Mul|Add32C|Carry\(10) & ( !\Mul|Add26B|Carry~0_combout\ $ (!\Mul|Add32B|Result\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add26B|ALT_INV_Carry~0_combout\,
	datad => \Mul|Add32B|ALT_INV_Result\(10),
	dataf => \Mul|Add32C|ALT_INV_Carry\(10),
	combout => \Mul|Add32C|Result\(10));

-- Location: LABCELL_X38_Y46_N0
\LS|D10~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D10~feeder_combout\ = ( LSRDataIn(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(10),
	combout => \LS|D10~feeder_combout\);

-- Location: FF_X38_Y46_N2
\LS|D10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D10~feeder_combout\,
	asdata => \LS|D9~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D10~q\);

-- Location: LABCELL_X38_Y46_N57
\ALU_Registers[10]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]~8_combout\ = ( !\LSR|D10~q\ & ( (!\ASR|D10~q\ & !\LS|D10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|ALT_INV_D10~q\,
	datad => \LS|ALT_INV_D10~q\,
	dataf => \LSR|ALT_INV_D10~q\,
	combout => \ALU_Registers[10]~8_combout\);

-- Location: LABCELL_X38_Y46_N48
\ALU_Registers[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]~9_combout\ = ( \ALU_Registers[10]~8_combout\ & ( (!\Control_ALU[31]~input_o\ & (\ALU_Registers[10]~165_combout\ & ((!\Control_ALU[23]~input_o\)))) # (\Control_ALU[31]~input_o\ & (((!\Mul|Add32C|Result\(10))))) ) ) # ( 
-- !\ALU_Registers[10]~8_combout\ & ( (!\Control_ALU[31]~input_o\ & (((\Control_ALU[23]~input_o\)) # (\ALU_Registers[10]~165_combout\))) # (\Control_ALU[31]~input_o\ & (((!\Mul|Add32C|Result\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010011111100011101001111110001110100001100000111010000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[10]~165_combout\,
	datab => \ALT_INV_Control_ALU[31]~input_o\,
	datac => \Mul|Add32C|ALT_INV_Result\(10),
	datad => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ALT_INV_ALU_Registers[10]~8_combout\,
	combout => \ALU_Registers[10]~9_combout\);

-- Location: LABCELL_X38_Y46_N51
\ALU_Registers[10]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]$latch~combout\ = ( \ALU_Registers[10]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[10]~9_combout\) ) ) # ( !\ALU_Registers[10]$latch~combout\ & ( (\ALU_Registers[10]~9_combout\ & \ALU_Registers[31]~3_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[10]~9_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[10]$latch~combout\,
	combout => \ALU_Registers[10]$latch~combout\);

-- Location: LABCELL_X39_Y46_N6
\LS|D11~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D11~feeder_combout\ = LSRDataIn(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_LSRDataIn(11),
	combout => \LS|D11~feeder_combout\);

-- Location: FF_X39_Y46_N8
\LS|D11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D11~feeder_combout\,
	asdata => \LS|D10~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D11~q\);

-- Location: IOIBUF_X121_Y51_N44
\Registers_ALU[43]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(43),
	o => \Registers_ALU[43]~input_o\);

-- Location: LABCELL_X116_Y47_N24
\Mul|FPP5|BPP1|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP1|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[0]~input_o\))) # (\Registers_ALU[41]~input_o\ & (!\Registers_ALU[1]~input_o\)))) # 
-- (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[1]~input_o\) # ((\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & (\Registers_ALU[1]~input_o\ & (\Registers_ALU[41]~input_o\))) # 
-- (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[41]~input_o\ & (\Registers_ALU[1]~input_o\)) # (\Registers_ALU[41]~input_o\ & ((\Registers_ALU[0]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011111101101010011011110110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[42]~input_o\,
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP1|PartialProduct~combout\);

-- Location: LABCELL_X116_Y47_N54
\Mul|FPP4|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP3|PartialProduct~combout\ = ( \Registers_ALU[2]~input_o\ & ( \Registers_ALU[40]~input_o\ & ( (!\Registers_ALU[3]~input_o\ $ (!\Registers_ALU[41]~input_o\)) # (\Registers_ALU[39]~input_o\) ) ) ) # ( !\Registers_ALU[2]~input_o\ & ( 
-- \Registers_ALU[40]~input_o\ & ( !\Registers_ALU[41]~input_o\ $ (((!\Registers_ALU[3]~input_o\) # (\Registers_ALU[39]~input_o\))) ) ) ) # ( \Registers_ALU[2]~input_o\ & ( !\Registers_ALU[40]~input_o\ & ( (\Registers_ALU[39]~input_o\ & 
-- (!\Registers_ALU[3]~input_o\ $ (!\Registers_ALU[41]~input_o\))) ) ) ) # ( !\Registers_ALU[2]~input_o\ & ( !\Registers_ALU[40]~input_o\ & ( !\Registers_ALU[41]~input_o\ $ (((!\Registers_ALU[39]~input_o\) # (!\Registers_ALU[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000101000001010000101101001011010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[3]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datae => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => \ALT_INV_Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X116_Y47_N0
\Mul|Add26B|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(5) = ( \Mul|FPP4|BPP3|PartialProduct~combout\ & ( \Registers_ALU[43]~input_o\ & ( !\Mul|FPP5|BPP1|PartialProduct~combout\ $ (((!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout\) # 
-- (\Mul|Add26A|Carry~0_combout\))) # (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((!\Mul|Add26A|Carry~0_combout\) # (\Mul|FPP5|BPP0|PartialProduct~0_combout\))))) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout\ & ( \Registers_ALU[43]~input_o\ & ( 
-- !\Mul|FPP5|BPP1|PartialProduct~combout\ $ (((!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (\Mul|FPP5|BPP0|PartialProduct~0_combout\ & !\Mul|Add26A|Carry~0_combout\)) # (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (!\Mul|FPP5|BPP0|PartialProduct~0_combout\ & 
-- \Mul|Add26A|Carry~0_combout\)))) ) ) ) # ( \Mul|FPP4|BPP3|PartialProduct~combout\ & ( !\Registers_ALU[43]~input_o\ & ( !\Mul|FPP5|BPP1|PartialProduct~combout\ $ (((!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (\Mul|FPP5|BPP0|PartialProduct~0_combout\ & 
-- \Mul|Add26A|Carry~0_combout\)) # (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((\Mul|Add26A|Carry~0_combout\) # (\Mul|FPP5|BPP0|PartialProduct~0_combout\))))) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout\ & ( !\Registers_ALU[43]~input_o\ & ( 
-- !\Mul|FPP5|BPP1|PartialProduct~combout\ $ (((!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout\) # (!\Mul|Add26A|Carry~0_combout\))) # (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & 
-- (!\Mul|FPP5|BPP0|PartialProduct~0_combout\ & !\Mul|Add26A|Carry~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001111000111000011000011111010010101101000010110101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP2|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP5|BPP0|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP5|BPP1|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add26A|ALT_INV_Carry~0_combout\,
	datae => \Mul|FPP4|BPP3|ALT_INV_PartialProduct~combout\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|Add26B|Result\(5));

-- Location: LABCELL_X115_Y47_N45
\Mul|Add32B|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(11) = ( \Mul|Add30|Result\(8) & ( ((!\Mul|Add30|Result\(7) & (\Mul|Add32A|Result\(9) & \Mul|Add32B|Carry\(9))) # (\Mul|Add30|Result\(7) & ((\Mul|Add32B|Carry\(9)) # (\Mul|Add32A|Result\(9))))) # (\Mul|Add32A|Result\(10)) ) ) # ( 
-- !\Mul|Add30|Result\(8) & ( (\Mul|Add32A|Result\(10) & ((!\Mul|Add30|Result\(7) & (\Mul|Add32A|Result\(9) & \Mul|Add32B|Carry\(9))) # (\Mul|Add30|Result\(7) & ((\Mul|Add32B|Carry\(9)) # (\Mul|Add32A|Result\(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011100011111011111110001111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(7),
	datab => \Mul|Add32A|ALT_INV_Result\(9),
	datac => \Mul|Add32A|ALT_INV_Result\(10),
	datad => \Mul|Add32B|ALT_INV_Carry\(9),
	dataf => \Mul|Add30|ALT_INV_Result\(8),
	combout => \Mul|Add32B|Carry\(11));

-- Location: LABCELL_X112_Y47_N36
\Mul|FPP1|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP9|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[8]~input_o\))) # (\Registers_ALU[34]~input_o\ & (!\Registers_ALU[9]~input_o\)))) # 
-- (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[9]~input_o\) # ((\Registers_ALU[34]~input_o\)))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[9]~input_o\ & ((\Registers_ALU[34]~input_o\)))) # 
-- (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & (\Registers_ALU[9]~input_o\)) # (\Registers_ALU[34]~input_o\ & ((\Registers_ALU[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000111000100010100011111100010101110111110001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[9]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	datad => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP1|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X112_Y47_N12
\Mul|Add32A|Carry~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~6_combout\ = ( \Registers_ALU[33]~input_o\ & ( !\Mul|FPP1|BPP9|PartialProduct~combout\ $ (((!\Registers_ALU[32]~input_o\ & (\Registers_ALU[10]~input_o\)) # (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[11]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[33]~input_o\ & ( !\Mul|FPP1|BPP9|PartialProduct~combout\ $ (((!\Registers_ALU[32]~input_o\) # (!\Registers_ALU[11]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000011110101101011010010100001111101001010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[32]~input_o\,
	datab => \ALT_INV_Registers_ALU[10]~input_o\,
	datac => \Mul|FPP1|BPP9|ALT_INV_PartialProduct~combout\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[33]~input_o\,
	combout => \Mul|Add32A|Carry~6_combout\);

-- Location: LABCELL_X112_Y47_N54
\Mul|Add32A|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(11) = ( \Mul|Add32A|Carry\(9) & ( \Mul|Add32A|Carry~6_combout\ & ( (!\Mul|FPP1|BPP8|PartialProduct~combout\ & ((!\Mul|FPP0|BPP9|PartialProduct~0_combout\) # ((!\Mul|FPP1|BPP7|PartialProduct~combout\) # 
-- (!\Mul|FPP0|BPP10|PartialProduct~0_combout\)))) # (\Mul|FPP1|BPP8|PartialProduct~combout\ & (!\Mul|FPP0|BPP10|PartialProduct~0_combout\ & ((!\Mul|FPP0|BPP9|PartialProduct~0_combout\) # (!\Mul|FPP1|BPP7|PartialProduct~combout\)))) ) ) ) # ( 
-- !\Mul|Add32A|Carry\(9) & ( \Mul|Add32A|Carry~6_combout\ & ( (!\Mul|FPP1|BPP8|PartialProduct~combout\ & ((!\Mul|FPP0|BPP10|PartialProduct~0_combout\) # ((!\Mul|FPP0|BPP9|PartialProduct~0_combout\ & !\Mul|FPP1|BPP7|PartialProduct~combout\)))) # 
-- (\Mul|FPP1|BPP8|PartialProduct~combout\ & (!\Mul|FPP0|BPP9|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP7|PartialProduct~combout\ & !\Mul|FPP0|BPP10|PartialProduct~0_combout\))) ) ) ) # ( \Mul|Add32A|Carry\(9) & ( !\Mul|Add32A|Carry~6_combout\ & ( 
-- (!\Mul|FPP1|BPP8|PartialProduct~combout\ & (\Mul|FPP0|BPP9|PartialProduct~0_combout\ & (\Mul|FPP1|BPP7|PartialProduct~combout\ & \Mul|FPP0|BPP10|PartialProduct~0_combout\))) # (\Mul|FPP1|BPP8|PartialProduct~combout\ & 
-- (((\Mul|FPP0|BPP9|PartialProduct~0_combout\ & \Mul|FPP1|BPP7|PartialProduct~combout\)) # (\Mul|FPP0|BPP10|PartialProduct~0_combout\))) ) ) ) # ( !\Mul|Add32A|Carry\(9) & ( !\Mul|Add32A|Carry~6_combout\ & ( (!\Mul|FPP1|BPP8|PartialProduct~combout\ & 
-- (\Mul|FPP0|BPP10|PartialProduct~0_combout\ & ((\Mul|FPP1|BPP7|PartialProduct~combout\) # (\Mul|FPP0|BPP9|PartialProduct~0_combout\)))) # (\Mul|FPP1|BPP8|PartialProduct~combout\ & (((\Mul|FPP0|BPP10|PartialProduct~0_combout\) # 
-- (\Mul|FPP1|BPP7|PartialProduct~combout\)) # (\Mul|FPP0|BPP9|PartialProduct~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101111111000000010101011111101010100000001111111010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP8|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP0|BPP9|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP0|BPP10|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|Add32A|ALT_INV_Carry\(9),
	dataf => \Mul|Add32A|ALT_INV_Carry~6_combout\,
	combout => \Mul|Add32A|Result\(11));

-- Location: LABCELL_X115_Y47_N24
\Mul|FPP2|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP7|PartialProduct~combout\ = ( \Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[37]~input_o\ $ (!\Registers_ALU[7]~input_o\)))) # (\Registers_ALU[35]~input_o\ & (((\Registers_ALU[37]~input_o\)) # 
-- (\Registers_ALU[6]~input_o\))) ) ) # ( !\Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[6]~input_o\ & (\Registers_ALU[37]~input_o\))) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[37]~input_o\ $ 
-- (!\Registers_ALU[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \Mul|FPP2|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X115_Y47_N9
\Mul|Add30|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~2_combout\ = ( \Mul|FPP3|BPP4|PartialProduct~combout\ & ( \Mul|FPP2|BPP6|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Mul|FPP3|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~2_combout\);

-- Location: LABCELL_X111_Y47_N57
\Mul|FPP3|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP5|PartialProduct~combout\ = ( \Registers_ALU[5]~input_o\ & ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[4]~input_o\ & !\Registers_ALU[37]~input_o\)) # (\Registers_ALU[38]~input_o\ & 
-- ((\Registers_ALU[37]~input_o\))) ) ) ) # ( !\Registers_ALU[5]~input_o\ & ( \Registers_ALU[39]~input_o\ & ( ((!\Registers_ALU[4]~input_o\) # (\Registers_ALU[37]~input_o\)) # (\Registers_ALU[38]~input_o\) ) ) ) # ( \Registers_ALU[5]~input_o\ & ( 
-- !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & ((\Registers_ALU[37]~input_o\))) # (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\) # (\Registers_ALU[4]~input_o\))) ) ) ) # ( !\Registers_ALU[5]~input_o\ & ( 
-- !\Registers_ALU[39]~input_o\ & ( (\Registers_ALU[38]~input_o\ & (\Registers_ALU[4]~input_o\ & \Registers_ALU[37]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010101011010111111110101111111111010000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[38]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datad => \ALT_INV_Registers_ALU[37]~input_o\,
	datae => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X117_Y45_N42
\Mul|Add30|Carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~3_combout\ = ( \Mul|Add30|Carry\(6) & ( \Mul|FPP3|BPP3|PartialProduct~combout\ & ( (\Mul|Add30|Carry~1_combout\ & (((\Mul|FPP2|BPP5|PartialProduct~combout\) # (\Mul|FPP2|BPP4|PartialProduct~combout\)) # 
-- (\Mul|FPP3|BPP2|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add30|Carry\(6) & ( \Mul|FPP3|BPP3|PartialProduct~combout\ & ( (\Mul|Add30|Carry~1_combout\ & (((\Mul|FPP3|BPP2|PartialProduct~combout\ & \Mul|FPP2|BPP4|PartialProduct~combout\)) # 
-- (\Mul|FPP2|BPP5|PartialProduct~combout\))) ) ) ) # ( \Mul|Add30|Carry\(6) & ( !\Mul|FPP3|BPP3|PartialProduct~combout\ & ( (\Mul|Add30|Carry~1_combout\ & (\Mul|FPP2|BPP5|PartialProduct~combout\ & ((\Mul|FPP2|BPP4|PartialProduct~combout\) # 
-- (\Mul|FPP3|BPP2|PartialProduct~combout\)))) ) ) ) # ( !\Mul|Add30|Carry\(6) & ( !\Mul|FPP3|BPP3|PartialProduct~combout\ & ( (\Mul|FPP3|BPP2|PartialProduct~combout\ & (\Mul|FPP2|BPP4|PartialProduct~combout\ & (\Mul|Add30|Carry~1_combout\ & 
-- \Mul|FPP2|BPP5|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000011100000001000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP2|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP4|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add30|ALT_INV_Carry~1_combout\,
	datad => \Mul|FPP2|BPP5|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add30|ALT_INV_Carry\(6),
	dataf => \Mul|FPP3|BPP3|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~3_combout\);

-- Location: LABCELL_X115_Y47_N18
\Mul|Add30|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(9) = ( \Mul|Add30|Carry~3_combout\ & ( !\Mul|FPP2|BPP7|PartialProduct~combout\ $ (\Mul|FPP3|BPP5|PartialProduct~combout\) ) ) # ( !\Mul|Add30|Carry~3_combout\ & ( !\Mul|FPP2|BPP7|PartialProduct~combout\ $ (!\Mul|Add30|Carry~2_combout\ $ 
-- (\Mul|FPP3|BPP5|PartialProduct~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP7|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add30|ALT_INV_Carry~2_combout\,
	datac => \Mul|FPP3|BPP5|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry~3_combout\,
	combout => \Mul|Add30|Result\(9));

-- Location: LABCELL_X115_Y47_N21
\Mul|Add32B|Carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~3_combout\ = ( \Mul|Add30|Result\(9) & ( !\Mul|Add32A|Result\(11) ) ) # ( !\Mul|Add30|Result\(9) & ( \Mul|Add32A|Result\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add32A|ALT_INV_Result\(11),
	dataf => \Mul|Add30|ALT_INV_Result\(9),
	combout => \Mul|Add32B|Carry~3_combout\);

-- Location: LABCELL_X115_Y47_N12
\Mul|Add32C|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(11) = ( \Mul|Add32B|Carry~3_combout\ & ( \Mul|Add32B|Result\(10) & ( !\Mul|Add26B|Result\(5) $ (!\Mul|Add32B|Carry\(11) $ (((!\Mul|Add32C|Carry\(10) & \Mul|Add26B|Carry~0_combout\)))) ) ) ) # ( !\Mul|Add32B|Carry~3_combout\ & ( 
-- \Mul|Add32B|Result\(10) & ( !\Mul|Add26B|Result\(5) $ (!\Mul|Add32B|Carry\(11) $ (((!\Mul|Add26B|Carry~0_combout\) # (\Mul|Add32C|Carry\(10))))) ) ) ) # ( \Mul|Add32B|Carry~3_combout\ & ( !\Mul|Add32B|Result\(10) & ( !\Mul|Add26B|Result\(5) $ 
-- (!\Mul|Add32B|Carry\(11) $ (((!\Mul|Add32C|Carry\(10)) # (\Mul|Add26B|Carry~0_combout\)))) ) ) ) # ( !\Mul|Add32B|Carry~3_combout\ & ( !\Mul|Add32B|Result\(10) & ( !\Mul|Add26B|Result\(5) $ (!\Mul|Add32B|Carry\(11) $ (((\Mul|Add32C|Carry\(10) & 
-- !\Mul|Add26B|Carry~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010100110100110010110100110010110010101100110100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(5),
	datab => \Mul|Add32C|ALT_INV_Carry\(10),
	datac => \Mul|Add26B|ALT_INV_Carry~0_combout\,
	datad => \Mul|Add32B|ALT_INV_Carry\(11),
	datae => \Mul|Add32B|ALT_INV_Carry~3_combout\,
	dataf => \Mul|Add32B|ALT_INV_Result\(10),
	combout => \Mul|Add32C|Result\(11));

-- Location: IOIBUF_X121_Y41_N4
\IR_ALU[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(24),
	o => \IR_ALU[24]~input_o\);

-- Location: LABCELL_X37_Y46_N15
\InputXORB[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[11]~11_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[43]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[11]~11_combout\);

-- Location: LABCELL_X37_Y46_N39
\InputXORB[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(11) = ( ALURegSelector(1) & ( \InputXORB[11]~11_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputXORB[11]~11_combout\,
	datac => ALT_INV_InputXORB(11),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(11));

-- Location: MLABCELL_X36_Y49_N27
\InputANDB[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[11]~12_combout\ = ( \IR_ALU[24]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((\Registers_ALU[43]~input_o\)) # (AndBselector(1)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\IR_ALU[24]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (!AndBselector(1) & (\Registers_ALU[43]~input_o\))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputANDB[11]~12_combout\);

-- Location: LABCELL_X37_Y46_N51
\InputANDB[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(11) = ( InputANDB(11) & ( (!\InputANDB[0]~1_combout\) # (\InputANDB[11]~12_combout\) ) ) # ( !InputANDB(11) & ( (\InputANDB[11]~12_combout\ & \InputANDB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[11]~12_combout\,
	datad => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(11),
	combout => InputANDB(11));

-- Location: LABCELL_X48_Y46_N3
\AdderInputB[11]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[11]~39_combout\ = ( \Registers_ALU[43]~input_o\ & ( \IR_ALU[16]~input_o\ & ( (\AdderInputB[8]~0_combout\ & ((!\AddrBSelector[3]~0_combout\) # ((\AdderInputB[11]~27_combout\ & \IR_ALU[5]~input_o\)))) ) ) ) # ( !\Registers_ALU[43]~input_o\ & ( 
-- \IR_ALU[16]~input_o\ & ( (!\AddrBSelector[3]~0_combout\) # ((!\AdderInputB[8]~0_combout\) # ((\AdderInputB[11]~27_combout\ & \IR_ALU[5]~input_o\))) ) ) ) # ( \Registers_ALU[43]~input_o\ & ( !\IR_ALU[16]~input_o\ & ( (\AdderInputB[8]~0_combout\ & 
-- (\AdderInputB[11]~27_combout\ & \IR_ALU[5]~input_o\)) ) ) ) # ( !\Registers_ALU[43]~input_o\ & ( !\IR_ALU[16]~input_o\ & ( (!\AdderInputB[8]~0_combout\) # ((\AdderInputB[11]~27_combout\ & \IR_ALU[5]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001111000000000000001111101110111011110010001000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[3]~0_combout\,
	datab => \ALT_INV_AdderInputB[8]~0_combout\,
	datac => \ALT_INV_AdderInputB[11]~27_combout\,
	datad => \ALT_INV_IR_ALU[5]~input_o\,
	datae => \ALT_INV_Registers_ALU[43]~input_o\,
	dataf => \ALT_INV_IR_ALU[16]~input_o\,
	combout => \AdderInputB[11]~39_combout\);

-- Location: LABCELL_X45_Y47_N24
\AdderInputB[11]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[11]~99_combout\ = ( !\Control_ALU[21]~input_o\ & ( (!\Control_ALU[14]~input_o\ & (\AdderInputB[5]~13_combout\ & ((!\AdderInputB[0]~5_combout\ & ((\AdderInputB[11]~39_combout\))) # (\AdderInputB[0]~5_combout\ & (\IR_ALU[24]~input_o\))))) # 
-- (\Control_ALU[14]~input_o\ & (((!\IR_ALU[24]~input_o\)))) ) ) # ( \Control_ALU[21]~input_o\ & ( (((\Registers_ALU[43]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011001100000011110000111100011011110011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[0]~5_combout\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_Control_ALU[14]~input_o\,
	datae => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[5]~13_combout\,
	datag => \ALT_INV_AdderInputB[11]~39_combout\,
	combout => \AdderInputB[11]~99_combout\);

-- Location: LABCELL_X45_Y47_N33
\AdderInputB[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(11) = ( \AdderInputB[11]~99_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(11)) ) ) # ( !\AdderInputB[11]~99_combout\ & ( (AdderInputB(11) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(11),
	datac => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[11]~99_combout\,
	combout => AdderInputB(11));

-- Location: IOIBUF_X48_Y115_N92
\PC_ALU[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(11),
	o => \PC_ALU[11]~input_o\);

-- Location: LABCELL_X45_Y47_N39
\AdderInputA[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[11]~13_combout\ = ( AddrASelector(1) & ( \PC_ALU[11]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[11]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_PC_ALU[11]~input_o\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[11]~13_combout\);

-- Location: LABCELL_X45_Y47_N0
\AdderInputA[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(11) = ( \AdderInputA[0]~2_combout\ & ( \AdderInputA[11]~13_combout\ ) ) # ( !\AdderInputA[0]~2_combout\ & ( AdderInputA(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputA[11]~13_combout\,
	datad => ALT_INV_AdderInputA(11),
	dataf => \ALT_INV_AdderInputA[0]~2_combout\,
	combout => AdderInputA(11));

-- Location: LABCELL_X45_Y47_N12
\CRAA32|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(11) = ( AdderInputA(11) & ( !AdderInputB(11) $ (((!AdderInputB(10) & (AdderInputA(10) & !\CRAA32|Carry\(10))) # (AdderInputB(10) & ((!\CRAA32|Carry\(10)) # (AdderInputA(10)))))) ) ) # ( !AdderInputA(11) & ( !AdderInputB(11) $ 
-- (((!AdderInputB(10) & ((!AdderInputA(10)) # (\CRAA32|Carry\(10)))) # (AdderInputB(10) & (!AdderInputA(10) & \CRAA32|Carry\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100000011110011110000001111010000111111000011000011111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(10),
	datab => ALT_INV_AdderInputA(10),
	datac => ALT_INV_AdderInputB(11),
	datad => \CRAA32|ALT_INV_Carry\(10),
	dataf => ALT_INV_AdderInputA(11),
	combout => \CRAA32|Result\(11));

-- Location: LABCELL_X37_Y46_N9
\InputORB[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[11]~12_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\IR_ALU[24]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[43]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[29]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[11]~12_combout\);

-- Location: LABCELL_X37_Y46_N12
\InputORB[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(11) = ( \InputORB[11]~12_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(11)) ) ) # ( !\InputORB[11]~12_combout\ & ( (InputORB(11) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(11),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[11]~12_combout\,
	combout => InputORB(11));

-- Location: LABCELL_X37_Y46_N18
\ALU_Registers[11]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[11]~161_combout\ = ( !\Registers_ALU[11]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((((\CRAA32|Result\(11) & \ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(11)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(11)))))) ) ) # ( \Registers_ALU[11]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputANDB(11))) # (\ALU_Registers[31]~1_combout\ & ((\CRAA32|Result\(11))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(11)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101010111110101111100010001101110110100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~0_combout\,
	datab => ALT_INV_InputXORB(11),
	datac => ALT_INV_InputANDB(11),
	datad => \CRAA32|ALT_INV_Result\(11),
	datae => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(11),
	combout => \ALU_Registers[11]~161_combout\);

-- Location: LABCELL_X37_Y46_N0
\ALU_Registers[11]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[11]~157_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[11]~161_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result\(11)))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D11~q\) # (\LSR|D11~q\))) # (\LS|D11~q\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32C|Result\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011010111110011001100001111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LS|ALT_INV_D11~q\,
	datab => \Mul|Add32C|ALT_INV_Result\(11),
	datac => \LSR|ALT_INV_D11~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D11~q\,
	datag => \ALT_INV_ALU_Registers[11]~161_combout\,
	combout => \ALU_Registers[11]~157_combout\);

-- Location: LABCELL_X37_Y46_N36
\ALU_Registers[11]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[11]$latch~combout\ = ( \ALU_Registers[11]~157_combout\ & ( (\ALU_Registers[11]$latch~combout\) # (\ALU_Registers[31]~3_combout\) ) ) # ( !\ALU_Registers[11]~157_combout\ & ( (!\ALU_Registers[31]~3_combout\ & 
-- \ALU_Registers[11]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[31]~3_combout\,
	datad => \ALT_INV_ALU_Registers[11]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[11]~157_combout\,
	combout => \ALU_Registers[11]$latch~combout\);

-- Location: LABCELL_X38_Y47_N0
\LS|D12~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D12~feeder_combout\ = ( LSRDataIn(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(12),
	combout => \LS|D12~feeder_combout\);

-- Location: FF_X38_Y47_N2
\LS|D12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D12~feeder_combout\,
	asdata => \LS|D11~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D12~q\);

-- Location: LABCELL_X38_Y47_N15
\ALU_Registers[12]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]~10_combout\ = ( !\LS|D12~q\ & ( (!\LSR|D12~q\ & !\ASR|D12~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|ALT_INV_D12~q\,
	datac => \ASR|ALT_INV_D12~q\,
	dataf => \LS|ALT_INV_D12~q\,
	combout => \ALU_Registers[12]~10_combout\);

-- Location: LABCELL_X112_Y47_N27
\Mul|FPP1|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP10|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[9]~input_o\))) # (\Registers_ALU[34]~input_o\ & (!\Registers_ALU[10]~input_o\)))) # 
-- (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[10]~input_o\) # ((\Registers_ALU[34]~input_o\)))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[10]~input_o\ & (\Registers_ALU[34]~input_o\))) # 
-- (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & (\Registers_ALU[10]~input_o\)) # (\Registers_ALU[34]~input_o\ & ((\Registers_ALU[9]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010111000101000001011111101011001010111110101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[10]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[34]~input_o\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP1|BPP10|PartialProduct~combout\);

-- Location: LABCELL_X112_Y47_N42
\Mul|Add32A|Carry~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~8_combout\ = ( \Mul|Add32A|Carry\(9) & ( \Mul|Add32A|Carry~6_combout\ & ( (!\Mul|FPP1|BPP8|PartialProduct~combout\ & (\Mul|FPP0|BPP9|PartialProduct~0_combout\ & (\Mul|FPP1|BPP7|PartialProduct~combout\ & 
-- \Mul|FPP0|BPP10|PartialProduct~0_combout\))) # (\Mul|FPP1|BPP8|PartialProduct~combout\ & (((\Mul|FPP0|BPP9|PartialProduct~0_combout\ & \Mul|FPP1|BPP7|PartialProduct~combout\)) # (\Mul|FPP0|BPP10|PartialProduct~0_combout\))) ) ) ) # ( 
-- !\Mul|Add32A|Carry\(9) & ( \Mul|Add32A|Carry~6_combout\ & ( (!\Mul|FPP1|BPP8|PartialProduct~combout\ & (\Mul|FPP0|BPP10|PartialProduct~0_combout\ & ((\Mul|FPP1|BPP7|PartialProduct~combout\) # (\Mul|FPP0|BPP9|PartialProduct~0_combout\)))) # 
-- (\Mul|FPP1|BPP8|PartialProduct~combout\ & (((\Mul|FPP0|BPP10|PartialProduct~0_combout\) # (\Mul|FPP1|BPP7|PartialProduct~combout\)) # (\Mul|FPP0|BPP9|PartialProduct~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010101011111110000000101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP8|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP0|BPP9|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP0|BPP10|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|Add32A|ALT_INV_Carry\(9),
	dataf => \Mul|Add32A|ALT_INV_Carry~6_combout\,
	combout => \Mul|Add32A|Carry~8_combout\);

-- Location: LABCELL_X112_Y47_N24
\Mul|Add32A|Carry~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~7_combout\ = ( \Registers_ALU[32]~input_o\ & ( (\Mul|FPP1|BPP9|PartialProduct~combout\ & (!\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[11]~input_o\))) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (!\Registers_ALU[10]~input_o\ & 
-- (\Registers_ALU[33]~input_o\ & \Mul|FPP1|BPP9|PartialProduct~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[10]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \Mul|FPP1|BPP9|ALT_INV_PartialProduct~combout\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|Add32A|Carry~7_combout\);

-- Location: LABCELL_X112_Y47_N39
\Mul|FPP0|BPP12|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP12|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[12]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[11]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[11]~input_o\,
	datad => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP12|PartialProduct~0_combout\);

-- Location: MLABCELL_X114_Y47_N48
\Mul|Add32A|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(12) = ( \Mul|Add32A|Carry~7_combout\ & ( \Mul|FPP0|BPP12|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP10|PartialProduct~combout\ ) ) ) # ( !\Mul|Add32A|Carry~7_combout\ & ( \Mul|FPP0|BPP12|PartialProduct~0_combout\ & ( 
-- !\Mul|FPP1|BPP10|PartialProduct~combout\ $ (\Mul|Add32A|Carry~8_combout\) ) ) ) # ( \Mul|Add32A|Carry~7_combout\ & ( !\Mul|FPP0|BPP12|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP10|PartialProduct~combout\ ) ) ) # ( !\Mul|Add32A|Carry~7_combout\ & ( 
-- !\Mul|FPP0|BPP12|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP10|PartialProduct~combout\ $ (!\Mul|Add32A|Carry~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110011001100110011000011110000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP1|BPP10|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~8_combout\,
	datae => \Mul|Add32A|ALT_INV_Carry~7_combout\,
	dataf => \Mul|FPP0|BPP12|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result\(12));

-- Location: MLABCELL_X114_Y45_N39
\Mul|FPP2|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP8|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[7]~input_o\))) # (\Registers_ALU[35]~input_o\ & (!\Registers_ALU[8]~input_o\)))) # 
-- (\Registers_ALU[36]~input_o\ & (((!\Registers_ALU[8]~input_o\)) # (\Registers_ALU[35]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (\Registers_ALU[35]~input_o\ & (\Registers_ALU[8]~input_o\))) # 
-- (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (\Registers_ALU[8]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((\Registers_ALU[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010111000001100001011111111001011100011111100101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	datad => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X115_Y47_N27
\Mul|FPP3|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP6|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[5]~input_o\))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[6]~input_o\)))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[6]~input_o\) # ((\Registers_ALU[38]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[6]~input_o\ & (\Registers_ALU[38]~input_o\))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & (\Registers_ALU[6]~input_o\)) # (\Registers_ALU[38]~input_o\ & ((\Registers_ALU[5]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010111000101000001011111101011001010111110101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datad => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X115_Y47_N48
\Mul|Add30|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(10) = ( \Mul|FPP3|BPP6|PartialProduct~combout\ & ( \Mul|Add30|Carry~3_combout\ & ( !\Mul|FPP2|BPP8|PartialProduct~combout\ $ (((\Mul|FPP2|BPP7|PartialProduct~combout\) # (\Mul|FPP3|BPP5|PartialProduct~combout\))) ) ) ) # ( 
-- !\Mul|FPP3|BPP6|PartialProduct~combout\ & ( \Mul|Add30|Carry~3_combout\ & ( !\Mul|FPP2|BPP8|PartialProduct~combout\ $ (((!\Mul|FPP3|BPP5|PartialProduct~combout\ & !\Mul|FPP2|BPP7|PartialProduct~combout\))) ) ) ) # ( \Mul|FPP3|BPP6|PartialProduct~combout\ 
-- & ( !\Mul|Add30|Carry~3_combout\ & ( !\Mul|FPP2|BPP8|PartialProduct~combout\ $ (((!\Mul|FPP3|BPP5|PartialProduct~combout\ & (\Mul|Add30|Carry~2_combout\ & \Mul|FPP2|BPP7|PartialProduct~combout\)) # (\Mul|FPP3|BPP5|PartialProduct~combout\ & 
-- ((\Mul|FPP2|BPP7|PartialProduct~combout\) # (\Mul|Add30|Carry~2_combout\))))) ) ) ) # ( !\Mul|FPP3|BPP6|PartialProduct~combout\ & ( !\Mul|Add30|Carry~3_combout\ & ( !\Mul|FPP2|BPP8|PartialProduct~combout\ $ (((!\Mul|FPP3|BPP5|PartialProduct~combout\ & 
-- ((!\Mul|Add30|Carry~2_combout\) # (!\Mul|FPP2|BPP7|PartialProduct~combout\))) # (\Mul|FPP3|BPP5|PartialProduct~combout\ & (!\Mul|Add30|Carry~2_combout\ & !\Mul|FPP2|BPP7|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000111010000001011101011111101000001010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add30|ALT_INV_Carry~2_combout\,
	datac => \Mul|FPP2|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP2|BPP8|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP3|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry~3_combout\,
	combout => \Mul|Add30|Result\(10));

-- Location: MLABCELL_X114_Y47_N6
\Mul|Add32B|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(12) = ( \Mul|Add30|Result\(9) & ( !\Mul|Add32A|Result\(12) $ (!\Mul|Add30|Result\(10) $ (((\Mul|Add32A|Result\(11)) # (\Mul|Add32B|Carry\(11))))) ) ) # ( !\Mul|Add30|Result\(9) & ( !\Mul|Add32A|Result\(12) $ (!\Mul|Add30|Result\(10) $ 
-- (((\Mul|Add32B|Carry\(11) & \Mul|Add32A|Result\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Result\(12),
	datab => \Mul|Add30|ALT_INV_Result\(10),
	datac => \Mul|Add32B|ALT_INV_Carry\(11),
	datad => \Mul|Add32A|ALT_INV_Result\(11),
	dataf => \Mul|Add30|ALT_INV_Result\(9),
	combout => \Mul|Add32B|Result\(12));

-- Location: LABCELL_X115_Y46_N36
\Mul|FPP4|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP4|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[4]~input_o\ $ ((!\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[3]~input_o\) # 
-- (\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\ & !\Registers_ALU[3]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[4]~input_o\ $ 
-- ((!\Registers_ALU[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000000110001101100000011001100011011011110110001101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[4]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[40]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X115_Y46_N30
\Mul|FPP5|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP2|PartialProduct~combout\ = ( \Registers_ALU[42]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (!\Registers_ALU[43]~input_o\ $ (((!\Registers_ALU[2]~input_o\))))) # (\Registers_ALU[41]~input_o\ & (((\Registers_ALU[1]~input_o\)) # 
-- (\Registers_ALU[43]~input_o\))) ) ) # ( !\Registers_ALU[42]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (\Registers_ALU[43]~input_o\ & (!\Registers_ALU[1]~input_o\))) # (\Registers_ALU[41]~input_o\ & (!\Registers_ALU[43]~input_o\ $ 
-- (((!\Registers_ALU[2]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101100010010100010110001001010111100110110101011110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[43]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => \ALT_INV_Registers_ALU[42]~input_o\,
	combout => \Mul|FPP5|BPP2|PartialProduct~combout\);

-- Location: LABCELL_X116_Y47_N48
\Mul|Add26A|Carry[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(6) = ( \Mul|FPP4|BPP3|PartialProduct~combout\ & ( \Registers_ALU[43]~input_o\ & ( ((!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (!\Mul|FPP5|BPP0|PartialProduct~0_combout\ & \Mul|Add26A|Carry~0_combout\)) # 
-- (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout\) # (\Mul|Add26A|Carry~0_combout\)))) # (\Mul|FPP5|BPP1|PartialProduct~combout\) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout\ & ( \Registers_ALU[43]~input_o\ & ( 
-- (\Mul|FPP5|BPP1|PartialProduct~combout\ & ((!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (!\Mul|FPP5|BPP0|PartialProduct~0_combout\ & \Mul|Add26A|Carry~0_combout\)) # (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout\) 
-- # (\Mul|Add26A|Carry~0_combout\))))) ) ) ) # ( \Mul|FPP4|BPP3|PartialProduct~combout\ & ( !\Registers_ALU[43]~input_o\ & ( ((!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (\Mul|FPP5|BPP0|PartialProduct~0_combout\ & \Mul|Add26A|Carry~0_combout\)) # 
-- (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((\Mul|Add26A|Carry~0_combout\) # (\Mul|FPP5|BPP0|PartialProduct~0_combout\)))) # (\Mul|FPP5|BPP1|PartialProduct~combout\) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout\ & ( !\Registers_ALU[43]~input_o\ & ( 
-- (\Mul|FPP5|BPP1|PartialProduct~combout\ & ((!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (\Mul|FPP5|BPP0|PartialProduct~0_combout\ & \Mul|Add26A|Carry~0_combout\)) # (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((\Mul|Add26A|Carry~0_combout\) # 
-- (\Mul|FPP5|BPP0|PartialProduct~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000111110111111100000100000011010100111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP2|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP5|BPP0|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP5|BPP1|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add26A|ALT_INV_Carry~0_combout\,
	datae => \Mul|FPP4|BPP3|ALT_INV_PartialProduct~combout\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|Add26A|Carry\(6));

-- Location: IOIBUF_X121_Y36_N61
\Registers_ALU[44]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(44),
	o => \Registers_ALU[44]~input_o\);

-- Location: LABCELL_X115_Y46_N0
\Mul|FPP6|BPP0|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP0|PartialProduct~0_combout\ = ( \Registers_ALU[0]~input_o\ & ( !\Registers_ALU[43]~input_o\ $ (!\Registers_ALU[44]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_Registers_ALU[44]~input_o\,
	dataf => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \Mul|FPP6|BPP0|PartialProduct~0_combout\);

-- Location: LABCELL_X116_Y47_N6
\Mul|Add26B|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~1_combout\ = ( \Mul|FPP4|BPP3|PartialProduct~combout\ & ( \Registers_ALU[43]~input_o\ & ( (!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (!\Mul|FPP5|BPP1|PartialProduct~combout\ & (!\Mul|FPP5|BPP0|PartialProduct~0_combout\ $ 
-- (\Mul|Add26A|Carry~0_combout\)))) # (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout\ & (\Mul|FPP5|BPP1|PartialProduct~combout\ & \Mul|Add26A|Carry~0_combout\)) # (\Mul|FPP5|BPP0|PartialProduct~0_combout\ & 
-- (!\Mul|FPP5|BPP1|PartialProduct~combout\ & !\Mul|Add26A|Carry~0_combout\)))) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout\ & ( \Registers_ALU[43]~input_o\ & ( (!\Mul|FPP4|BPP2|PartialProduct~0_combout\ & (\Mul|FPP5|BPP1|PartialProduct~combout\ & 
-- (!\Mul|FPP5|BPP0|PartialProduct~0_combout\ $ (\Mul|Add26A|Carry~0_combout\)))) # (\Mul|FPP4|BPP2|PartialProduct~0_combout\ & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout\ & (!\Mul|FPP5|BPP1|PartialProduct~combout\ & \Mul|Add26A|Carry~0_combout\)) # 
-- (\Mul|FPP5|BPP0|PartialProduct~0_combout\ & (\Mul|FPP5|BPP1|PartialProduct~combout\ & !\Mul|Add26A|Carry~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001001010000101001000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP2|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP5|BPP0|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP5|BPP1|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add26A|ALT_INV_Carry~0_combout\,
	datae => \Mul|FPP4|BPP3|ALT_INV_PartialProduct~combout\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|Add26B|Carry~1_combout\);

-- Location: LABCELL_X115_Y46_N21
\Mul|Add26B|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(6) = ( \Mul|Add26B|Carry~1_combout\ & ( !\Mul|FPP4|BPP4|PartialProduct~combout\ $ (!\Mul|FPP5|BPP2|PartialProduct~combout\ $ (!\Mul|Add26A|Carry\(6) $ (\Mul|FPP6|BPP0|PartialProduct~0_combout\))) ) ) # ( !\Mul|Add26B|Carry~1_combout\ & 
-- ( !\Mul|FPP4|BPP4|PartialProduct~combout\ $ (!\Mul|FPP5|BPP2|PartialProduct~combout\ $ (!\Mul|Add26A|Carry\(6) $ (!\Mul|FPP6|BPP0|PartialProduct~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP4|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP2|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add26A|ALT_INV_Carry\(6),
	datad => \Mul|FPP6|BPP0|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add26B|ALT_INV_Carry~1_combout\,
	combout => \Mul|Add26B|Result\(6));

-- Location: LABCELL_X115_Y47_N30
\Mul|Add32C|Carry[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(12) = ( \Mul|Add32B|Carry~3_combout\ & ( \Mul|Add32B|Result\(10) & ( (!\Mul|Add26B|Result\(5) & (!\Mul|Add32B|Carry\(11) & ((!\Mul|Add26B|Carry~0_combout\) # (\Mul|Add32C|Carry\(10))))) # (\Mul|Add26B|Result\(5) & 
-- (((!\Mul|Add26B|Carry~0_combout\) # (!\Mul|Add32B|Carry\(11))) # (\Mul|Add32C|Carry\(10)))) ) ) ) # ( !\Mul|Add32B|Carry~3_combout\ & ( \Mul|Add32B|Result\(10) & ( (!\Mul|Add26B|Result\(5) & (\Mul|Add32B|Carry\(11) & ((!\Mul|Add26B|Carry~0_combout\) # 
-- (\Mul|Add32C|Carry\(10))))) # (\Mul|Add26B|Result\(5) & (((!\Mul|Add26B|Carry~0_combout\) # (\Mul|Add32B|Carry\(11))) # (\Mul|Add32C|Carry\(10)))) ) ) ) # ( \Mul|Add32B|Carry~3_combout\ & ( !\Mul|Add32B|Result\(10) & ( (!\Mul|Add26B|Result\(5) & 
-- (\Mul|Add32C|Carry\(10) & (!\Mul|Add26B|Carry~0_combout\ & !\Mul|Add32B|Carry\(11)))) # (\Mul|Add26B|Result\(5) & ((!\Mul|Add32B|Carry\(11)) # ((\Mul|Add32C|Carry\(10) & !\Mul|Add26B|Carry~0_combout\)))) ) ) ) # ( !\Mul|Add32B|Carry~3_combout\ & ( 
-- !\Mul|Add32B|Result\(10) & ( (!\Mul|Add26B|Result\(5) & (\Mul|Add32C|Carry\(10) & (!\Mul|Add26B|Carry~0_combout\ & \Mul|Add32B|Carry\(11)))) # (\Mul|Add26B|Result\(5) & (((\Mul|Add32C|Carry\(10) & !\Mul|Add26B|Carry~0_combout\)) # 
-- (\Mul|Add32B|Carry\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110101011101010001000001010001111101111111011101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(5),
	datab => \Mul|Add32C|ALT_INV_Carry\(10),
	datac => \Mul|Add26B|ALT_INV_Carry~0_combout\,
	datad => \Mul|Add32B|ALT_INV_Carry\(11),
	datae => \Mul|Add32B|ALT_INV_Carry~3_combout\,
	dataf => \Mul|Add32B|ALT_INV_Result\(10),
	combout => \Mul|Add32C|Carry\(12));

-- Location: MLABCELL_X114_Y46_N27
\Mul|Add32C|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(12) = ( \Mul|Add32C|Carry\(12) & ( !\Mul|Add32B|Result\(12) $ (\Mul|Add26B|Result\(6)) ) ) # ( !\Mul|Add32C|Carry\(12) & ( !\Mul|Add32B|Result\(12) $ (!\Mul|Add26B|Result\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add32B|ALT_INV_Result\(12),
	datad => \Mul|Add26B|ALT_INV_Result\(6),
	dataf => \Mul|Add32C|ALT_INV_Carry\(12),
	combout => \Mul|Add32C|Result\(12));

-- Location: MLABCELL_X41_Y46_N36
\AdderInputB[18]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~41_combout\ = ( \Control_ALU[5]~input_o\ & ( \AdderInputB[8]~0_combout\ & ( \AddrBSelector[3]~0_combout\ ) ) ) # ( !\Control_ALU[5]~input_o\ & ( \AdderInputB[8]~0_combout\ & ( (\AddrBSelector[3]~0_combout\ & (((\Control_ALU[3]~input_o\) # 
-- (\Control_ALU[4]~input_o\)) # (\Control_ALU[2]~input_o\))) ) ) ) # ( \Control_ALU[5]~input_o\ & ( !\AdderInputB[8]~0_combout\ & ( \AddrBSelector[3]~0_combout\ ) ) ) # ( !\Control_ALU[5]~input_o\ & ( !\AdderInputB[8]~0_combout\ & ( 
-- (\AddrBSelector[3]~0_combout\ & \Control_ALU[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010101010100010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddrBSelector[3]~0_combout\,
	datab => \ALT_INV_Control_ALU[2]~input_o\,
	datac => \ALT_INV_Control_ALU[4]~input_o\,
	datad => \ALT_INV_Control_ALU[3]~input_o\,
	datae => \ALT_INV_Control_ALU[5]~input_o\,
	dataf => \ALT_INV_AdderInputB[8]~0_combout\,
	combout => \AdderInputB[18]~41_combout\);

-- Location: LABCELL_X48_Y47_N0
\AdderInputB[12]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~42_combout\ = ( \AdderInputB[18]~12_combout\ & ( (!\AdderInputB[18]~41_combout\ & ((\IR_ALU[17]~input_o\))) # (\AdderInputB[18]~41_combout\ & (\IR_ALU[6]~input_o\)) ) ) # ( !\AdderInputB[18]~12_combout\ & ( (\IR_ALU[5]~input_o\ & 
-- !\AdderInputB[18]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[5]~input_o\,
	datab => \ALT_INV_AdderInputB[18]~41_combout\,
	datac => \ALT_INV_IR_ALU[6]~input_o\,
	datad => \ALT_INV_IR_ALU[17]~input_o\,
	dataf => \ALT_INV_AdderInputB[18]~12_combout\,
	combout => \AdderInputB[12]~42_combout\);

-- Location: MLABCELL_X46_Y45_N42
\AdderInputB[12]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~43_combout\ = ( !\AdderInputB[0]~5_combout\ & ( (\AdderInputB[8]~0_combout\ & ((\AdderInputB[5]~13_combout\) # (\Control_ALU[14]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datac => \ALT_INV_AdderInputB[5]~13_combout\,
	datad => \ALT_INV_AdderInputB[8]~0_combout\,
	dataf => \ALT_INV_AdderInputB[0]~5_combout\,
	combout => \AdderInputB[12]~43_combout\);

-- Location: MLABCELL_X46_Y45_N3
\AdderInputB[12]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~40_combout\ = ( !\AdderInputB[0]~5_combout\ & ( (!\AdderInputB[8]~0_combout\ & ((\AdderInputB[5]~13_combout\) # (\Control_ALU[14]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datac => \ALT_INV_AdderInputB[8]~0_combout\,
	datad => \ALT_INV_AdderInputB[5]~13_combout\,
	dataf => \ALT_INV_AdderInputB[0]~5_combout\,
	combout => \AdderInputB[12]~40_combout\);

-- Location: MLABCELL_X46_Y45_N18
\AdderInputB[12]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~44_combout\ = ( \AdderInputB[0]~5_combout\ & ( (\IR_ALU[24]~input_o\ & ((\AdderInputB[5]~13_combout\) # (\Control_ALU[14]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_AdderInputB[5]~13_combout\,
	dataf => \ALT_INV_AdderInputB[0]~5_combout\,
	combout => \AdderInputB[12]~44_combout\);

-- Location: MLABCELL_X46_Y45_N36
\AdderInputB[12]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~45_combout\ = ( !\AdderInputB[12]~44_combout\ & ( (!\AdderInputB[12]~42_combout\ & (((!\AdderInputB[12]~40_combout\) # (\Registers_ALU[44]~input_o\)))) # (\AdderInputB[12]~42_combout\ & (!\AdderInputB[12]~43_combout\ & 
-- ((!\AdderInputB[12]~40_combout\) # (\Registers_ALU[44]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011101110111000001110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[12]~42_combout\,
	datab => \ALT_INV_AdderInputB[12]~43_combout\,
	datac => \ALT_INV_AdderInputB[12]~40_combout\,
	datad => \ALT_INV_Registers_ALU[44]~input_o\,
	dataf => \ALT_INV_AdderInputB[12]~44_combout\,
	combout => \AdderInputB[12]~45_combout\);

-- Location: MLABCELL_X46_Y45_N27
\AdderInputB[12]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~46_combout\ = ( \AdderInputB[12]~45_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[44]~input_o\)))) ) ) # ( 
-- !\AdderInputB[12]~45_combout\ & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\) # ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[44]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000110011111110100011001101010000001100110101000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_Registers_ALU[44]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[12]~45_combout\,
	combout => \AdderInputB[12]~46_combout\);

-- Location: MLABCELL_X46_Y45_N24
\AdderInputB[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(12) = ( \AdderInputB[12]~46_combout\ & ( (AdderInputB(12)) # (\AdderInputB[0]~15_combout\) ) ) # ( !\AdderInputB[12]~46_combout\ & ( (!\AdderInputB[0]~15_combout\ & AdderInputB(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[0]~15_combout\,
	datad => ALT_INV_AdderInputB(12),
	dataf => \ALT_INV_AdderInputB[12]~46_combout\,
	combout => AdderInputB(12));

-- Location: IOIBUF_X71_Y115_N35
\PC_ALU[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(12),
	o => \PC_ALU[12]~input_o\);

-- Location: LABCELL_X44_Y45_N36
\AdderInputA[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[12]~14_combout\ = ( AddrASelector(1) & ( \PC_ALU[12]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_PC_ALU[12]~input_o\,
	datac => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[12]~14_combout\);

-- Location: LABCELL_X44_Y45_N39
\AdderInputA[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(12) = ( \AdderInputA[12]~14_combout\ & ( (AdderInputA(12)) # (\AdderInputA[0]~2_combout\) ) ) # ( !\AdderInputA[12]~14_combout\ & ( (!\AdderInputA[0]~2_combout\ & AdderInputA(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputA[0]~2_combout\,
	datac => ALT_INV_AdderInputA(12),
	dataf => \ALT_INV_AdderInputA[12]~14_combout\,
	combout => AdderInputA(12));

-- Location: LABCELL_X44_Y47_N30
\CRAA32|Carry[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(12) = ( \CRAA32|Carry~2_combout\ & ( AdderInputB(10) & ( (!AdderInputB(11) & !AdderInputA(11)) ) ) ) # ( !\CRAA32|Carry~2_combout\ & ( AdderInputB(10) & ( (!AdderInputB(11) & ((!AdderInputA(11)) # ((!AdderInputA(10) & 
-- !\CRAA32|Carry~1_combout\)))) # (AdderInputB(11) & (!AdderInputA(10) & (!\CRAA32|Carry~1_combout\ & !AdderInputA(11)))) ) ) ) # ( \CRAA32|Carry~2_combout\ & ( !AdderInputB(10) & ( (!AdderInputA(10) & ((!AdderInputB(11)) # (!AdderInputA(11)))) # 
-- (AdderInputA(10) & (!AdderInputB(11) & !AdderInputA(11))) ) ) ) # ( !\CRAA32|Carry~2_combout\ & ( !AdderInputB(10) & ( (!AdderInputB(11) & ((!AdderInputA(10)) # ((!\CRAA32|Carry~1_combout\) # (!AdderInputA(11))))) # (AdderInputB(11) & (!AdderInputA(11) & 
-- ((!AdderInputA(10)) # (!\CRAA32|Carry~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001000111011101000100011101100100000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(10),
	datab => ALT_INV_AdderInputB(11),
	datac => \CRAA32|ALT_INV_Carry~1_combout\,
	datad => ALT_INV_AdderInputA(11),
	datae => \CRAA32|ALT_INV_Carry~2_combout\,
	dataf => ALT_INV_AdderInputB(10),
	combout => \CRAA32|Carry\(12));

-- Location: LABCELL_X44_Y44_N27
\CRAA32|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(12) = ( \CRAA32|Carry\(12) & ( !AdderInputB(12) $ (!AdderInputA(12)) ) ) # ( !\CRAA32|Carry\(12) & ( !AdderInputB(12) $ (AdderInputA(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100101100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(12),
	datab => ALT_INV_AdderInputA(12),
	dataf => \CRAA32|ALT_INV_Carry\(12),
	combout => \CRAA32|Result\(12));

-- Location: MLABCELL_X41_Y47_N33
\InputANDB[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[12]~13_combout\ = ( AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & ((\IR_ALU[24]~input_o\))) # (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & (\Registers_ALU[44]~input_o\)) # 
-- (\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[44]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => ALT_INV_AndBselector(1),
	combout => \InputANDB[12]~13_combout\);

-- Location: LABCELL_X39_Y47_N21
\InputANDB[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(12) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[12]~13_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[12]~13_combout\,
	datad => ALT_INV_InputANDB(12),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(12));

-- Location: LABCELL_X39_Y43_N48
\InputXORB[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[12]~12_combout\ = ( \IR_ALU[24]~input_o\ & ( (!\Control_ALU[24]~input_o\) # (\Registers_ALU[44]~input_o\) ) ) # ( !\IR_ALU[24]~input_o\ & ( (\Control_ALU[24]~input_o\ & \Registers_ALU[44]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[44]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputXORB[12]~12_combout\);

-- Location: LABCELL_X39_Y47_N30
\InputXORB[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(12) = ( ALURegSelector(1) & ( \InputXORB[12]~12_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputXORB(12),
	datac => \ALT_INV_InputXORB[12]~12_combout\,
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(12));

-- Location: LABCELL_X39_Y47_N57
\InputORB[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[12]~13_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[44]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[44]~input_o\,
	datab => \ALT_INV_Control_ALU[29]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[12]~13_combout\);

-- Location: LABCELL_X39_Y47_N42
\InputORB[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(12) = ( \InputORB[12]~13_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(12)) ) ) # ( !\InputORB[12]~13_combout\ & ( (InputORB(12) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(12),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[12]~13_combout\,
	combout => InputORB(12));

-- Location: LABCELL_X39_Y47_N48
\ALU_Registers[12]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]~153_combout\ = ( !\Registers_ALU[12]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(12) & (((\ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputORB(12))) # 
-- (\ALU_Registers[31]~1_combout\ & ((InputXORB(12))))))) ) ) # ( \Registers_ALU[12]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\ & (((InputANDB(12))))) # (\ALU_Registers[31]~1_combout\ & (\CRAA32|Result\(12))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((((!\ALU_Registers[31]~1_combout\) # (!InputXORB(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100010010111110111011100000101011101110101111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~0_combout\,
	datab => \CRAA32|ALT_INV_Result\(12),
	datac => ALT_INV_InputANDB(12),
	datad => \ALT_INV_ALU_Registers[31]~1_combout\,
	datae => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => ALT_INV_InputXORB(12),
	datag => ALT_INV_InputORB(12),
	combout => \ALU_Registers[12]~153_combout\);

-- Location: LABCELL_X38_Y47_N3
\ALU_Registers[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]~11_combout\ = ( \ALU_Registers[12]~153_combout\ & ( (!\Control_ALU[31]~input_o\ & ((!\Control_ALU[23]~input_o\) # ((!\ALU_Registers[12]~10_combout\)))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32C|Result\(12))))) ) ) # ( 
-- !\ALU_Registers[12]~153_combout\ & ( (!\Control_ALU[31]~input_o\ & (\Control_ALU[23]~input_o\ & (!\ALU_Registers[12]~10_combout\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32C|Result\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001111010000000100111111100000111011111110000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[23]~input_o\,
	datab => \ALT_INV_ALU_Registers[12]~10_combout\,
	datac => \ALT_INV_Control_ALU[31]~input_o\,
	datad => \Mul|Add32C|ALT_INV_Result\(12),
	dataf => \ALT_INV_ALU_Registers[12]~153_combout\,
	combout => \ALU_Registers[12]~11_combout\);

-- Location: LABCELL_X38_Y47_N48
\ALU_Registers[12]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[12]~11_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[12]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[12]~11_combout\,
	datac => \ALT_INV_ALU_Registers[12]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[12]$latch~combout\);

-- Location: MLABCELL_X114_Y45_N6
\Mul|FPP2|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP9|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (!\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[9]~input_o\))))) # (\Registers_ALU[36]~input_o\ & (((\Registers_ALU[8]~input_o\)) # 
-- (\Registers_ALU[37]~input_o\))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (\Registers_ALU[37]~input_o\ & (!\Registers_ALU[8]~input_o\))) # (\Registers_ALU[36]~input_o\ & (!\Registers_ALU[37]~input_o\ $ 
-- (((!\Registers_ALU[9]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101001010010001010100101001010111101001110101011110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[8]~input_o\,
	datac => \ALT_INV_Registers_ALU[36]~input_o\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X115_Y47_N54
\Mul|Add30|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(11) = ( \Mul|FPP3|BPP6|PartialProduct~combout\ & ( \Mul|Add30|Carry~3_combout\ & ( (!\Mul|FPP3|BPP5|PartialProduct~combout\ & (!\Mul|FPP2|BPP7|PartialProduct~combout\ & !\Mul|FPP2|BPP8|PartialProduct~combout\)) ) ) ) # ( 
-- !\Mul|FPP3|BPP6|PartialProduct~combout\ & ( \Mul|Add30|Carry~3_combout\ & ( (!\Mul|FPP2|BPP8|PartialProduct~combout\) # ((!\Mul|FPP3|BPP5|PartialProduct~combout\ & !\Mul|FPP2|BPP7|PartialProduct~combout\)) ) ) ) # ( \Mul|FPP3|BPP6|PartialProduct~combout\ 
-- & ( !\Mul|Add30|Carry~3_combout\ & ( (!\Mul|FPP2|BPP8|PartialProduct~combout\ & ((!\Mul|FPP3|BPP5|PartialProduct~combout\ & ((!\Mul|Add30|Carry~2_combout\) # (!\Mul|FPP2|BPP7|PartialProduct~combout\))) # (\Mul|FPP3|BPP5|PartialProduct~combout\ & 
-- (!\Mul|Add30|Carry~2_combout\ & !\Mul|FPP2|BPP7|PartialProduct~combout\)))) ) ) ) # ( !\Mul|FPP3|BPP6|PartialProduct~combout\ & ( !\Mul|Add30|Carry~3_combout\ & ( (!\Mul|FPP2|BPP8|PartialProduct~combout\) # ((!\Mul|FPP3|BPP5|PartialProduct~combout\ & 
-- ((!\Mul|Add30|Carry~2_combout\) # (!\Mul|FPP2|BPP7|PartialProduct~combout\))) # (\Mul|FPP3|BPP5|PartialProduct~combout\ & (!\Mul|Add30|Carry~2_combout\ & !\Mul|FPP2|BPP7|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101000111010000000000011111111101000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add30|ALT_INV_Carry~2_combout\,
	datac => \Mul|FPP2|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP2|BPP8|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP3|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry~3_combout\,
	combout => \Mul|Add30|Carry\(11));

-- Location: LABCELL_X111_Y47_N24
\Mul|FPP3|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP7|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[7]~input_o\) # (\Registers_ALU[38]~input_o\) ) ) ) # ( !\Registers_ALU[37]~input_o\ & ( \Registers_ALU[39]~input_o\ & ( 
-- (!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[6]~input_o\)) # (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[7]~input_o\))) ) ) ) # ( \Registers_ALU[37]~input_o\ & ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & 
-- ((\Registers_ALU[7]~input_o\))) # (\Registers_ALU[38]~input_o\ & (\Registers_ALU[6]~input_o\)) ) ) ) # ( !\Registers_ALU[37]~input_o\ & ( !\Registers_ALU[39]~input_o\ & ( (\Registers_ALU[7]~input_o\ & \Registers_ALU[38]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001101010011010110101100101011001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datab => \ALT_INV_Registers_ALU[7]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datae => \ALT_INV_Registers_ALU[37]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP7|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y47_N15
\Mul|Add30|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(11) = !\Mul|FPP2|BPP9|PartialProduct~combout\ $ (!\Mul|Add30|Carry\(11) $ (!\Mul|FPP3|BPP7|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101010100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP9|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add30|ALT_INV_Carry\(11),
	datad => \Mul|FPP3|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(11));

-- Location: LABCELL_X108_Y46_N51
\Mul|FPP0|BPP13|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP13|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[13]~input_o\ $ (!\Registers_ALU[33]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[12]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[13]~input_o\,
	datac => \ALT_INV_Registers_ALU[33]~input_o\,
	datad => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP13|PartialProduct~0_combout\);

-- Location: MLABCELL_X114_Y44_N15
\Mul|FPP1|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP11|PartialProduct~combout\ = ( \Registers_ALU[33]~input_o\ & ( \Registers_ALU[34]~input_o\ & ( (\Registers_ALU[10]~input_o\) # (\Registers_ALU[35]~input_o\) ) ) ) # ( !\Registers_ALU[33]~input_o\ & ( \Registers_ALU[34]~input_o\ & ( 
-- !\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[11]~input_o\) ) ) ) # ( \Registers_ALU[33]~input_o\ & ( !\Registers_ALU[34]~input_o\ & ( !\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[11]~input_o\) ) ) ) # ( !\Registers_ALU[33]~input_o\ & ( 
-- !\Registers_ALU[34]~input_o\ & ( (\Registers_ALU[35]~input_o\ & !\Registers_ALU[10]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010110100101101001011010010110100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[11]~input_o\,
	datad => \ALT_INV_Registers_ALU[10]~input_o\,
	datae => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[34]~input_o\,
	combout => \Mul|FPP1|BPP11|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y47_N12
\Mul|Add32A|Carry~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~9_combout\ = ( \Mul|FPP1|BPP11|PartialProduct~combout\ & ( !\Mul|FPP0|BPP13|PartialProduct~0_combout\ ) ) # ( !\Mul|FPP1|BPP11|PartialProduct~combout\ & ( \Mul|FPP0|BPP13|PartialProduct~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP0|BPP13|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP11|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry~9_combout\);

-- Location: MLABCELL_X114_Y47_N42
\Mul|Add32B|Carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~4_combout\ = ( \Mul|Add32A|Carry~7_combout\ & ( \Mul|Add32A|Carry~9_combout\ & ( !\Mul|Add30|Result\(11) $ (((\Mul|FPP1|BPP10|PartialProduct~combout\) # (\Mul|FPP0|BPP12|PartialProduct~0_combout\))) ) ) ) # ( 
-- !\Mul|Add32A|Carry~7_combout\ & ( \Mul|Add32A|Carry~9_combout\ & ( !\Mul|Add30|Result\(11) $ (((!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & (\Mul|Add32A|Carry~8_combout\ & \Mul|FPP1|BPP10|PartialProduct~combout\)) # 
-- (\Mul|FPP0|BPP12|PartialProduct~0_combout\ & ((\Mul|FPP1|BPP10|PartialProduct~combout\) # (\Mul|Add32A|Carry~8_combout\))))) ) ) ) # ( \Mul|Add32A|Carry~7_combout\ & ( !\Mul|Add32A|Carry~9_combout\ & ( !\Mul|Add30|Result\(11) $ 
-- (((!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & !\Mul|FPP1|BPP10|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add32A|Carry~7_combout\ & ( !\Mul|Add32A|Carry~9_combout\ & ( !\Mul|Add30|Result\(11) $ (((!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & 
-- ((!\Mul|Add32A|Carry~8_combout\) # (!\Mul|FPP1|BPP10|PartialProduct~combout\))) # (\Mul|FPP0|BPP12|PartialProduct~0_combout\ & (!\Mul|Add32A|Carry~8_combout\ & !\Mul|FPP1|BPP10|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001101100011001101100110011001001100100111001100100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP12|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|Add30|ALT_INV_Result\(11),
	datac => \Mul|Add32A|ALT_INV_Carry~8_combout\,
	datad => \Mul|FPP1|BPP10|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add32A|ALT_INV_Carry~7_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry~9_combout\,
	combout => \Mul|Add32B|Carry~4_combout\);

-- Location: IOIBUF_X121_Y55_N55
\Registers_ALU[45]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(45),
	o => \Registers_ALU[45]~input_o\);

-- Location: LABCELL_X110_Y45_N51
\Mul|Add22|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(3) = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[0]~input_o\ & (!\Registers_ALU[44]~input_o\ & (\Registers_ALU[1]~input_o\))) # (\Registers_ALU[0]~input_o\ & (!\Registers_ALU[45]~input_o\ $ (((!\Registers_ALU[44]~input_o\ & 
-- !\Registers_ALU[1]~input_o\))))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[0]~input_o\ & (\Registers_ALU[44]~input_o\ & (\Registers_ALU[1]~input_o\))) # (\Registers_ALU[0]~input_o\ & (!\Registers_ALU[45]~input_o\ $ 
-- (((!\Registers_ALU[44]~input_o\) # (!\Registers_ALU[1]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010110000000110101011000011101010010000001110101001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[0]~input_o\,
	datab => \ALT_INV_Registers_ALU[44]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_Registers_ALU[45]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|Add22|Result\(3));

-- Location: LABCELL_X115_Y46_N3
\Mul|FPP4|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP5|PartialProduct~combout\ = ( \Registers_ALU[40]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[5]~input_o\)))) # (\Registers_ALU[39]~input_o\ & (((\Registers_ALU[41]~input_o\)) # 
-- (\Registers_ALU[4]~input_o\))) ) ) # ( !\Registers_ALU[40]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (!\Registers_ALU[4]~input_o\ & (\Registers_ALU[41]~input_o\))) # (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ 
-- (!\Registers_ALU[5]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[4]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X115_Y46_N33
\Mul|FPP5|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP3|PartialProduct~combout\ = ( \Registers_ALU[3]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[41]~input_o\ & (\Registers_ALU[42]~input_o\)) # (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\) # 
-- (\Registers_ALU[2]~input_o\))))) # (\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[41]~input_o\ & (!\Registers_ALU[42]~input_o\ & !\Registers_ALU[2]~input_o\)) # (\Registers_ALU[41]~input_o\ & (\Registers_ALU[42]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[3]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (\Registers_ALU[41]~input_o\ & (\Registers_ALU[42]~input_o\ & \Registers_ALU[2]~input_o\))) # (\Registers_ALU[43]~input_o\ & (((!\Registers_ALU[2]~input_o\) # (\Registers_ALU[42]~input_o\)) # 
-- (\Registers_ALU[41]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010111010101010001011101101001001010110110100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[43]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datad => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => \ALT_INV_Registers_ALU[3]~input_o\,
	combout => \Mul|FPP5|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X115_Y46_N27
\Mul|Add26A|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(7) = ( \Mul|Add26A|Carry\(6) & ( !\Mul|FPP4|BPP5|PartialProduct~combout\ $ (!\Mul|FPP5|BPP3|PartialProduct~combout\ $ (((\Mul|FPP4|BPP4|PartialProduct~combout\) # (\Mul|FPP5|BPP2|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|Add26A|Carry\(6) & ( !\Mul|FPP4|BPP5|PartialProduct~combout\ $ (!\Mul|FPP5|BPP3|PartialProduct~combout\ $ (((\Mul|FPP5|BPP2|PartialProduct~combout\ & \Mul|FPP4|BPP4|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP3|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP5|BPP2|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP4|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(6),
	combout => \Mul|Add26A|Result\(7));

-- Location: LABCELL_X115_Y46_N18
\Mul|Add26B|Carry[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(7) = ( \Mul|Add26B|Carry~1_combout\ & ( (!\Mul|FPP4|BPP4|PartialProduct~combout\ $ (!\Mul|FPP5|BPP2|PartialProduct~combout\ $ (\Mul|Add26A|Carry\(6)))) # (\Mul|FPP6|BPP0|PartialProduct~0_combout\) ) ) # ( !\Mul|Add26B|Carry~1_combout\ & 
-- ( (\Mul|FPP6|BPP0|PartialProduct~0_combout\ & (!\Mul|FPP4|BPP4|PartialProduct~combout\ $ (!\Mul|FPP5|BPP2|PartialProduct~combout\ $ (\Mul|Add26A|Carry\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000001001000001100000100101101111100111110110111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP4|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP2|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP6|BPP0|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add26A|ALT_INV_Carry\(6),
	dataf => \Mul|Add26B|ALT_INV_Carry~1_combout\,
	combout => \Mul|Add26B|Carry\(7));

-- Location: MLABCELL_X114_Y46_N30
\Mul|Add26B|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(7) = ( \Mul|Add26B|Carry\(7) & ( !\Mul|Add22|Result\(3) $ (\Mul|Add26A|Result\(7)) ) ) # ( !\Mul|Add26B|Carry\(7) & ( !\Mul|Add22|Result\(3) $ (!\Mul|Add26A|Result\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add22|ALT_INV_Result\(3),
	datad => \Mul|Add26A|ALT_INV_Result\(7),
	dataf => \Mul|Add26B|ALT_INV_Carry\(7),
	combout => \Mul|Add26B|Result\(7));

-- Location: LABCELL_X115_Y47_N3
\Mul|Add32B|Carry[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(13) = ( \Mul|Add30|Result\(10) & ( ((!\Mul|Add30|Result\(9) & (\Mul|Add32A|Result\(11) & \Mul|Add32B|Carry\(11))) # (\Mul|Add30|Result\(9) & ((\Mul|Add32B|Carry\(11)) # (\Mul|Add32A|Result\(11))))) # (\Mul|Add32A|Result\(12)) ) ) # ( 
-- !\Mul|Add30|Result\(10) & ( (\Mul|Add32A|Result\(12) & ((!\Mul|Add30|Result\(9) & (\Mul|Add32A|Result\(11) & \Mul|Add32B|Carry\(11))) # (\Mul|Add30|Result\(9) & ((\Mul|Add32B|Carry\(11)) # (\Mul|Add32A|Result\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011100011111011111110001111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(9),
	datab => \Mul|Add32A|ALT_INV_Result\(11),
	datac => \Mul|Add32A|ALT_INV_Result\(12),
	datad => \Mul|Add32B|ALT_INV_Carry\(11),
	dataf => \Mul|Add30|ALT_INV_Result\(10),
	combout => \Mul|Add32B|Carry\(13));

-- Location: MLABCELL_X114_Y46_N36
\Mul|Add32C|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(13) = ( \Mul|Add32C|Carry\(12) & ( \Mul|Add32B|Carry\(13) & ( !\Mul|Add32B|Carry~4_combout\ $ (!\Mul|Add26B|Result\(7) $ (((!\Mul|Add26B|Result\(6) & !\Mul|Add32B|Result\(12))))) ) ) ) # ( !\Mul|Add32C|Carry\(12) & ( 
-- \Mul|Add32B|Carry\(13) & ( !\Mul|Add32B|Carry~4_combout\ $ (!\Mul|Add26B|Result\(7) $ (((!\Mul|Add26B|Result\(6)) # (!\Mul|Add32B|Result\(12))))) ) ) ) # ( \Mul|Add32C|Carry\(12) & ( !\Mul|Add32B|Carry\(13) & ( !\Mul|Add32B|Carry~4_combout\ $ 
-- (!\Mul|Add26B|Result\(7) $ (((\Mul|Add32B|Result\(12)) # (\Mul|Add26B|Result\(6))))) ) ) ) # ( !\Mul|Add32C|Carry\(12) & ( !\Mul|Add32B|Carry\(13) & ( !\Mul|Add32B|Carry~4_combout\ $ (!\Mul|Add26B|Result\(7) $ (((\Mul|Add26B|Result\(6) & 
-- \Mul|Add32B|Result\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001011110001000011111100001000111101000011101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(6),
	datab => \Mul|Add32B|ALT_INV_Result\(12),
	datac => \Mul|Add32B|ALT_INV_Carry~4_combout\,
	datad => \Mul|Add26B|ALT_INV_Result\(7),
	datae => \Mul|Add32C|ALT_INV_Carry\(12),
	dataf => \Mul|Add32B|ALT_INV_Carry\(13),
	combout => \Mul|Add32C|Result\(13));

-- Location: LABCELL_X38_Y47_N57
\LS|D13~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D13~feeder_combout\ = ( LSRDataIn(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(13),
	combout => \LS|D13~feeder_combout\);

-- Location: FF_X38_Y47_N59
\LS|D13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D13~feeder_combout\,
	asdata => \LS|D12~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D13~q\);

-- Location: IOIBUF_X50_Y0_N1
\PC_ALU[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(13),
	o => \PC_ALU[13]~input_o\);

-- Location: LABCELL_X45_Y45_N48
\AdderInputA[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[13]~15_combout\ = ( AddrASelector(1) & ( \PC_ALU[13]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_PC_ALU[13]~input_o\,
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[13]~15_combout\);

-- Location: LABCELL_X45_Y45_N51
\AdderInputA[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(13) = ( \AdderInputA[13]~15_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(13)) ) ) # ( !\AdderInputA[13]~15_combout\ & ( (AdderInputA(13) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(13),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[13]~15_combout\,
	combout => AdderInputA(13));

-- Location: LABCELL_X48_Y47_N9
\AdderInputB[13]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[13]~47_combout\ = ( \IR_ALU[7]~input_o\ & ( (!\AdderInputB[18]~12_combout\ & (!\AdderInputB[18]~41_combout\ & ((\IR_ALU[6]~input_o\)))) # (\AdderInputB[18]~12_combout\ & (((\IR_ALU[18]~input_o\)) # (\AdderInputB[18]~41_combout\))) ) ) # ( 
-- !\IR_ALU[7]~input_o\ & ( (!\AdderInputB[18]~41_combout\ & ((!\AdderInputB[18]~12_combout\ & ((\IR_ALU[6]~input_o\))) # (\AdderInputB[18]~12_combout\ & (\IR_ALU[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[18]~12_combout\,
	datab => \ALT_INV_AdderInputB[18]~41_combout\,
	datac => \ALT_INV_IR_ALU[18]~input_o\,
	datad => \ALT_INV_IR_ALU[6]~input_o\,
	dataf => \ALT_INV_IR_ALU[7]~input_o\,
	combout => \AdderInputB[13]~47_combout\);

-- Location: MLABCELL_X46_Y45_N15
\AdderInputB[13]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[13]~48_combout\ = ( !\AdderInputB[12]~44_combout\ & ( (!\AdderInputB[12]~43_combout\ & ((!\AdderInputB[12]~40_combout\) # ((\Registers_ALU[45]~input_o\)))) # (\AdderInputB[12]~43_combout\ & (!\AdderInputB[13]~47_combout\ & 
-- ((!\AdderInputB[12]~40_combout\) # (\Registers_ALU[45]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001010110011111000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[12]~43_combout\,
	datab => \ALT_INV_AdderInputB[12]~40_combout\,
	datac => \ALT_INV_Registers_ALU[45]~input_o\,
	datad => \ALT_INV_AdderInputB[13]~47_combout\,
	dataf => \ALT_INV_AdderInputB[12]~44_combout\,
	combout => \AdderInputB[13]~48_combout\);

-- Location: MLABCELL_X46_Y45_N21
\AdderInputB[13]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[13]~49_combout\ = ( \AdderInputB[13]~48_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & (!\IR_ALU[24]~input_o\))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[45]~input_o\)))) ) ) # ( !\AdderInputB[13]~48_combout\ 
-- & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\) # ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[45]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000001111111011100000111101000100000011110100010000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[45]~input_o\,
	datad => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[13]~48_combout\,
	combout => \AdderInputB[13]~49_combout\);

-- Location: MLABCELL_X46_Y45_N48
\AdderInputB[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(13) = ( \AdderInputB[13]~49_combout\ & ( (AdderInputB(13)) # (\AdderInputB[0]~15_combout\) ) ) # ( !\AdderInputB[13]~49_combout\ & ( (!\AdderInputB[0]~15_combout\ & AdderInputB(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[0]~15_combout\,
	datad => ALT_INV_AdderInputB(13),
	dataf => \ALT_INV_AdderInputB[13]~49_combout\,
	combout => AdderInputB(13));

-- Location: LABCELL_X44_Y45_N42
\CRAA32|Carry[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(13) = ( AdderInputA(12) & ( (!\CRAA32|Carry\(12)) # (AdderInputB(12)) ) ) # ( !AdderInputA(12) & ( (!\CRAA32|Carry\(12) & AdderInputB(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Carry\(12),
	datad => ALT_INV_AdderInputB(12),
	dataf => ALT_INV_AdderInputA(12),
	combout => \CRAA32|Carry\(13));

-- Location: LABCELL_X44_Y45_N57
\CRAA32|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(13) = ( \CRAA32|Carry\(13) & ( !AdderInputA(13) $ (AdderInputB(13)) ) ) # ( !\CRAA32|Carry\(13) & ( !AdderInputA(13) $ (!AdderInputB(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(13),
	datab => ALT_INV_AdderInputB(13),
	dataf => \CRAA32|ALT_INV_Carry\(13),
	combout => \CRAA32|Result\(13));

-- Location: LABCELL_X37_Y47_N6
\InputANDB[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[13]~14_combout\ = ( \Control_ALU[30]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) # ( !\Control_ALU[30]~input_o\ & ( (!AndBselector(1) & ((\Registers_ALU[45]~input_o\))) # (AndBselector(1) & (\IR_ALU[24]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => ALT_INV_AndBselector(1),
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \InputANDB[13]~14_combout\);

-- Location: LABCELL_X38_Y47_N42
\InputANDB[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(13) = (!\InputANDB[0]~1_combout\ & (InputANDB(13))) # (\InputANDB[0]~1_combout\ & ((\InputANDB[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputANDB(13),
	datac => \ALT_INV_InputANDB[13]~14_combout\,
	datad => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(13));

-- Location: MLABCELL_X36_Y49_N39
\InputXORB[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[13]~13_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[45]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[13]~13_combout\);

-- Location: LABCELL_X38_Y47_N6
\InputXORB[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(13) = ( InputXORB(13) & ( (!ALURegSelector(1)) # (\InputXORB[13]~13_combout\) ) ) # ( !InputXORB(13) & ( (\InputXORB[13]~13_combout\ & ALURegSelector(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputXORB[13]~13_combout\,
	datad => ALT_INV_ALURegSelector(1),
	dataf => ALT_INV_InputXORB(13),
	combout => InputXORB(13));

-- Location: LABCELL_X37_Y47_N21
\InputORB[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[13]~14_combout\ = ( \IR_ALU[24]~input_o\ & ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\) # (\IR_ALU[12]~input_o\) ) ) ) # ( !\IR_ALU[24]~input_o\ & ( OrBselector(1) & ( (\Control_ALU[29]~input_o\ & \IR_ALU[12]~input_o\) ) ) ) # ( 
-- \IR_ALU[24]~input_o\ & ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[45]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) ) # ( !\IR_ALU[24]~input_o\ & ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & 
-- ((\Registers_ALU[45]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[29]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Registers_ALU[45]~input_o\,
	datae => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[13]~14_combout\);

-- Location: LABCELL_X38_Y47_N9
\InputORB[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(13) = ( \InputORB[13]~14_combout\ & ( (InputORB(13)) # (\InputORB[0]~1_combout\) ) ) # ( !\InputORB[13]~14_combout\ & ( (!\InputORB[0]~1_combout\ & InputORB(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputORB[0]~1_combout\,
	datac => ALT_INV_InputORB(13),
	dataf => \ALT_INV_InputORB[13]~14_combout\,
	combout => InputORB(13));

-- Location: LABCELL_X38_Y47_N24
\ALU_Registers[13]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[13]~149_combout\ = ( !\Registers_ALU[13]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(13) & (\ALU_Registers[31]~0_combout\))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(13))) # 
-- (\ALU_Registers[31]~0_combout\ & ((InputXORB(13))))))) ) ) # ( \Registers_ALU[13]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(13))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ 
-- & (\CRAA32|Result\(13))) # (\ALU_Registers[31]~0_combout\ & ((!InputXORB(13))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001010000110111111111100010001010111110001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \CRAA32|ALT_INV_Result\(13),
	datac => ALT_INV_InputANDB(13),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => ALT_INV_InputXORB(13),
	datag => ALT_INV_InputORB(13),
	combout => \ALU_Registers[13]~149_combout\);

-- Location: LABCELL_X38_Y47_N18
\ALU_Registers[13]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[13]~145_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[13]~149_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result\(13)))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D13~q\) # (\LSR|D13~q\)) # (\LS|D13~q\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101001111110101010100001111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Result\(13),
	datab => \LS|ALT_INV_D13~q\,
	datac => \LSR|ALT_INV_D13~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D13~q\,
	datag => \ALT_INV_ALU_Registers[13]~149_combout\,
	combout => \ALU_Registers[13]~145_combout\);

-- Location: LABCELL_X38_Y47_N30
\ALU_Registers[13]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[13]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[13]~145_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[13]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[13]~145_combout\,
	datad => \ALT_INV_ALU_Registers[13]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[13]$latch~combout\);

-- Location: IOIBUF_X121_Y60_N44
\Registers_ALU[47]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(47),
	o => \Registers_ALU[47]~input_o\);

-- Location: MLABCELL_X114_Y47_N0
\Mul|Add32A|Carry[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry\(14) = ( \Mul|Add32A|Carry~7_combout\ & ( \Mul|FPP1|BPP11|PartialProduct~combout\ & ( (!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP10|PartialProduct~combout\ & !\Mul|FPP0|BPP13|PartialProduct~0_combout\)) ) ) ) # ( 
-- !\Mul|Add32A|Carry~7_combout\ & ( \Mul|FPP1|BPP11|PartialProduct~combout\ & ( (!\Mul|FPP0|BPP13|PartialProduct~0_combout\ & ((!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP10|PartialProduct~combout\) # (!\Mul|Add32A|Carry~8_combout\))) # 
-- (\Mul|FPP0|BPP12|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP10|PartialProduct~combout\ & !\Mul|Add32A|Carry~8_combout\)))) ) ) ) # ( \Mul|Add32A|Carry~7_combout\ & ( !\Mul|FPP1|BPP11|PartialProduct~combout\ & ( (!\Mul|FPP0|BPP13|PartialProduct~0_combout\) 
-- # ((!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & !\Mul|FPP1|BPP10|PartialProduct~combout\)) ) ) ) # ( !\Mul|Add32A|Carry~7_combout\ & ( !\Mul|FPP1|BPP11|PartialProduct~combout\ & ( (!\Mul|FPP0|BPP13|PartialProduct~0_combout\) # 
-- ((!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP10|PartialProduct~combout\) # (!\Mul|Add32A|Carry~8_combout\))) # (\Mul|FPP0|BPP12|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP10|PartialProduct~combout\ & !\Mul|Add32A|Carry~8_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101000111111111000100011101000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP12|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP10|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~8_combout\,
	datad => \Mul|FPP0|BPP13|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|Add32A|ALT_INV_Carry~7_combout\,
	dataf => \Mul|FPP1|BPP11|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry\(14));

-- Location: LABCELL_X108_Y46_N6
\Mul|FPP0|BPP14|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP14|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[14]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[13]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	datad => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP14|PartialProduct~0_combout\);

-- Location: LABCELL_X108_Y46_N9
\Mul|FPP1|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP12|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & (!\Registers_ALU[11]~input_o\)) # (\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[12]~input_o\))))) # 
-- (\Registers_ALU[33]~input_o\ & (((!\Registers_ALU[12]~input_o\) # (\Registers_ALU[34]~input_o\)))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (((\Registers_ALU[34]~input_o\ & \Registers_ALU[12]~input_o\)))) # 
-- (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & ((\Registers_ALU[12]~input_o\))) # (\Registers_ALU[34]~input_o\ & (\Registers_ALU[11]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100111101000000010011110110111111100000111011111110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[11]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[34]~input_o\,
	datad => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP1|BPP12|PartialProduct~combout\);

-- Location: LABCELL_X108_Y48_N15
\Mul|Add32A|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(14) = ( \Mul|FPP0|BPP14|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP12|PartialProduct~combout\ & ( !\Mul|Add32A|Carry\(14) ) ) ) # ( !\Mul|FPP0|BPP14|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP12|PartialProduct~combout\ & ( 
-- \Mul|Add32A|Carry\(14) ) ) ) # ( \Mul|FPP0|BPP14|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP12|PartialProduct~combout\ & ( \Mul|Add32A|Carry\(14) ) ) ) # ( !\Mul|FPP0|BPP14|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP12|PartialProduct~combout\ & ( 
-- !\Mul|Add32A|Carry\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010010101010101010101010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry\(14),
	datae => \Mul|FPP0|BPP14|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP12|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(14));

-- Location: MLABCELL_X114_Y47_N30
\Mul|Add32B|Carry~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~6_combout\ = ( \Mul|Add30|Result\(10) & ( \Mul|Add32B|Carry\(11) & ( (\Mul|Add32B|Carry~4_combout\ & (((\Mul|Add32A|Result\(11)) # (\Mul|Add30|Result\(9))) # (\Mul|Add32A|Result\(12)))) ) ) ) # ( !\Mul|Add30|Result\(10) & ( 
-- \Mul|Add32B|Carry\(11) & ( (\Mul|Add32A|Result\(12) & (\Mul|Add32B|Carry~4_combout\ & ((\Mul|Add32A|Result\(11)) # (\Mul|Add30|Result\(9))))) ) ) ) # ( \Mul|Add30|Result\(10) & ( !\Mul|Add32B|Carry\(11) & ( (\Mul|Add32B|Carry~4_combout\ & 
-- (((\Mul|Add30|Result\(9) & \Mul|Add32A|Result\(11))) # (\Mul|Add32A|Result\(12)))) ) ) ) # ( !\Mul|Add30|Result\(10) & ( !\Mul|Add32B|Carry\(11) & ( (\Mul|Add32A|Result\(12) & (\Mul|Add30|Result\(9) & (\Mul|Add32A|Result\(11) & 
-- \Mul|Add32B|Carry~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000101011100000000000101010000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Result\(12),
	datab => \Mul|Add30|ALT_INV_Result\(9),
	datac => \Mul|Add32A|ALT_INV_Result\(11),
	datad => \Mul|Add32B|ALT_INV_Carry~4_combout\,
	datae => \Mul|Add30|ALT_INV_Result\(10),
	dataf => \Mul|Add32B|ALT_INV_Carry\(11),
	combout => \Mul|Add32B|Carry~6_combout\);

-- Location: MLABCELL_X114_Y45_N9
\Mul|FPP3|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP8|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[7]~input_o\))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[8]~input_o\)))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[8]~input_o\) # ((\Registers_ALU[38]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[8]~input_o\ & (\Registers_ALU[38]~input_o\))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & (\Registers_ALU[8]~input_o\)) # (\Registers_ALU[38]~input_o\ & ((\Registers_ALU[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011111101101010011011110110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[8]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datad => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP8|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y45_N36
\Mul|FPP2|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP10|PartialProduct~combout\ = ( \Registers_ALU[10]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (\Registers_ALU[37]~input_o\ & !\Registers_ALU[9]~input_o\)) # (\Registers_ALU[35]~input_o\ & 
-- (!\Registers_ALU[37]~input_o\)))) # (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[37]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((\Registers_ALU[9]~input_o\) # (\Registers_ALU[37]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[10]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[9]~input_o\) # (\Registers_ALU[35]~input_o\)))) # (\Registers_ALU[36]~input_o\ & (((\Registers_ALU[35]~input_o\ & 
-- \Registers_ALU[9]~input_o\)) # (\Registers_ALU[37]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010111000011110001011101101001011100010110100101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[37]~input_o\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_Registers_ALU[10]~input_o\,
	combout => \Mul|FPP2|BPP10|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y47_N21
\Mul|Add30|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(12) = ( \Mul|FPP2|BPP9|PartialProduct~combout\ & ( !\Mul|FPP3|BPP8|PartialProduct~combout\ $ (!\Mul|FPP2|BPP10|PartialProduct~combout\ $ (((!\Mul|Add30|Carry\(11)) # (\Mul|FPP3|BPP7|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|FPP2|BPP9|PartialProduct~combout\ & ( !\Mul|FPP3|BPP8|PartialProduct~combout\ $ (!\Mul|FPP2|BPP10|PartialProduct~combout\ $ (((!\Mul|Add30|Carry\(11) & \Mul|FPP3|BPP7|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010010110100101101010010101011010100101101001011010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP8|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add30|ALT_INV_Carry\(11),
	datac => \Mul|FPP2|BPP10|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP3|BPP7|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP2|BPP9|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(12));

-- Location: MLABCELL_X114_Y47_N24
\Mul|Add32B|Carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~5_combout\ = ( \Mul|Add32A|Carry~7_combout\ & ( \Mul|Add32A|Carry~9_combout\ & ( (!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & (\Mul|Add30|Result\(11) & !\Mul|FPP1|BPP10|PartialProduct~combout\)) ) ) ) # ( !\Mul|Add32A|Carry~7_combout\ & 
-- ( \Mul|Add32A|Carry~9_combout\ & ( (\Mul|Add30|Result\(11) & ((!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & ((!\Mul|Add32A|Carry~8_combout\) # (!\Mul|FPP1|BPP10|PartialProduct~combout\))) # (\Mul|FPP0|BPP12|PartialProduct~0_combout\ & 
-- (!\Mul|Add32A|Carry~8_combout\ & !\Mul|FPP1|BPP10|PartialProduct~combout\)))) ) ) ) # ( \Mul|Add32A|Carry~7_combout\ & ( !\Mul|Add32A|Carry~9_combout\ & ( (\Mul|Add30|Result\(11) & ((\Mul|FPP1|BPP10|PartialProduct~combout\) # 
-- (\Mul|FPP0|BPP12|PartialProduct~0_combout\))) ) ) ) # ( !\Mul|Add32A|Carry~7_combout\ & ( !\Mul|Add32A|Carry~9_combout\ & ( (\Mul|Add30|Result\(11) & ((!\Mul|FPP0|BPP12|PartialProduct~0_combout\ & (\Mul|Add32A|Carry~8_combout\ & 
-- \Mul|FPP1|BPP10|PartialProduct~combout\)) # (\Mul|FPP0|BPP12|PartialProduct~0_combout\ & ((\Mul|FPP1|BPP10|PartialProduct~combout\) # (\Mul|Add32A|Carry~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000100010011001100110010001000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP12|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|Add30|ALT_INV_Result\(11),
	datac => \Mul|Add32A|ALT_INV_Carry~8_combout\,
	datad => \Mul|FPP1|BPP10|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add32A|ALT_INV_Carry~7_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry~9_combout\,
	combout => \Mul|Add32B|Carry~5_combout\);

-- Location: MLABCELL_X114_Y46_N12
\Mul|Add32B|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(14) = ( \Mul|Add32B|Carry~5_combout\ & ( !\Mul|Add32A|Result\(14) $ (\Mul|Add30|Result\(12)) ) ) # ( !\Mul|Add32B|Carry~5_combout\ & ( !\Mul|Add32A|Result\(14) $ (!\Mul|Add32B|Carry~6_combout\ $ (\Mul|Add30|Result\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add32A|ALT_INV_Result\(14),
	datac => \Mul|Add32B|ALT_INV_Carry~6_combout\,
	datad => \Mul|Add30|ALT_INV_Result\(12),
	dataf => \Mul|Add32B|ALT_INV_Carry~5_combout\,
	combout => \Mul|Add32B|Result\(14));

-- Location: LABCELL_X116_Y47_N18
\Mul|FPP5|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP4|PartialProduct~combout\ = ( \Registers_ALU[42]~input_o\ & ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[4]~input_o\) # (\Registers_ALU[41]~input_o\) ) ) ) # ( !\Registers_ALU[42]~input_o\ & ( \Registers_ALU[43]~input_o\ & ( 
-- (!\Registers_ALU[41]~input_o\ & (!\Registers_ALU[3]~input_o\)) # (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[4]~input_o\))) ) ) ) # ( \Registers_ALU[42]~input_o\ & ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & 
-- ((\Registers_ALU[4]~input_o\))) # (\Registers_ALU[41]~input_o\ & (\Registers_ALU[3]~input_o\)) ) ) ) # ( !\Registers_ALU[42]~input_o\ & ( !\Registers_ALU[43]~input_o\ & ( (\Registers_ALU[41]~input_o\ & \Registers_ALU[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000110110001101111011000110110001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[41]~input_o\,
	datab => \ALT_INV_Registers_ALU[3]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datae => \ALT_INV_Registers_ALU[42]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X115_Y46_N6
\Mul|FPP4|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP6|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[6]~input_o\ $ (((!\Registers_ALU[41]~input_o\))))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\) # 
-- (\Registers_ALU[5]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (((!\Registers_ALU[5]~input_o\ & \Registers_ALU[41]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[6]~input_o\ $ 
-- (((!\Registers_ALU[41]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001010000001011100101001010011101011110101001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datab => \ALT_INV_Registers_ALU[5]~input_o\,
	datac => \ALT_INV_Registers_ALU[40]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X115_Y46_N15
\Mul|Add26A|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~1_combout\ = ( \Mul|FPP4|BPP6|PartialProduct~combout\ & ( !\Mul|FPP5|BPP4|PartialProduct~combout\ ) ) # ( !\Mul|FPP4|BPP6|PartialProduct~combout\ & ( \Mul|FPP5|BPP4|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP5|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP4|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry~1_combout\);

-- Location: LABCELL_X115_Y46_N42
\Mul|Add26A|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(8) = ( \Mul|FPP4|BPP4|PartialProduct~combout\ & ( \Mul|Add26A|Carry\(6) & ( !\Mul|Add26A|Carry~1_combout\ $ (((!\Mul|FPP4|BPP5|PartialProduct~combout\ & !\Mul|FPP5|BPP3|PartialProduct~combout\))) ) ) ) # ( 
-- !\Mul|FPP4|BPP4|PartialProduct~combout\ & ( \Mul|Add26A|Carry\(6) & ( !\Mul|Add26A|Carry~1_combout\ $ (((!\Mul|FPP4|BPP5|PartialProduct~combout\ & ((!\Mul|FPP5|BPP3|PartialProduct~combout\) # (!\Mul|FPP5|BPP2|PartialProduct~combout\))) # 
-- (\Mul|FPP4|BPP5|PartialProduct~combout\ & (!\Mul|FPP5|BPP3|PartialProduct~combout\ & !\Mul|FPP5|BPP2|PartialProduct~combout\)))) ) ) ) # ( \Mul|FPP4|BPP4|PartialProduct~combout\ & ( !\Mul|Add26A|Carry\(6) & ( !\Mul|Add26A|Carry~1_combout\ $ 
-- (((!\Mul|FPP4|BPP5|PartialProduct~combout\ & ((!\Mul|FPP5|BPP3|PartialProduct~combout\) # (!\Mul|FPP5|BPP2|PartialProduct~combout\))) # (\Mul|FPP4|BPP5|PartialProduct~combout\ & (!\Mul|FPP5|BPP3|PartialProduct~combout\ & 
-- !\Mul|FPP5|BPP2|PartialProduct~combout\)))) ) ) ) # ( !\Mul|FPP4|BPP4|PartialProduct~combout\ & ( !\Mul|Add26A|Carry\(6) & ( !\Mul|Add26A|Carry~1_combout\ $ (((!\Mul|FPP4|BPP5|PartialProduct~combout\) # (!\Mul|FPP5|BPP3|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000110110001101100110110000110110011011000110110001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add26A|ALT_INV_Carry~1_combout\,
	datac => \Mul|FPP5|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP5|BPP2|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP4|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(6),
	combout => \Mul|Add26A|Result\(8));

-- Location: IOIBUF_X121_Y57_N4
\Registers_ALU[46]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(46),
	o => \Registers_ALU[46]~input_o\);

-- Location: LABCELL_X111_Y45_N51
\Mul|FPP7|BPP0|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP0|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( !\Registers_ALU[47]~input_o\ $ (((!\Registers_ALU[0]~input_o\) # (\Registers_ALU[46]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( !\Registers_ALU[47]~input_o\ $ 
-- (((!\Registers_ALU[46]~input_o\) # (!\Registers_ALU[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101100110001100110110011000110011100110010011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[46]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP0|PartialProduct~combout\);

-- Location: LABCELL_X110_Y45_N45
\Mul|FPP6|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP2|PartialProduct~combout\ = ( \Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[44]~input_o\ & (\Registers_ALU[43]~input_o\)) # (\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[43]~input_o\) # 
-- (\Registers_ALU[1]~input_o\))))) # (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[44]~input_o\ & (!\Registers_ALU[43]~input_o\ & !\Registers_ALU[1]~input_o\)) # (\Registers_ALU[44]~input_o\ & (\Registers_ALU[43]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[44]~input_o\ & (\Registers_ALU[43]~input_o\ & \Registers_ALU[1]~input_o\))) # (\Registers_ALU[45]~input_o\ & (((!\Registers_ALU[1]~input_o\) # (\Registers_ALU[43]~input_o\)) # 
-- (\Registers_ALU[44]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010111010101010001011101101001001010110110100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datab => \ALT_INV_Registers_ALU[44]~input_o\,
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_Registers_ALU[1]~input_o\,
	dataf => \ALT_INV_Registers_ALU[2]~input_o\,
	combout => \Mul|FPP6|BPP2|PartialProduct~combout\);

-- Location: LABCELL_X110_Y45_N42
\Mul|Add22|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~0_combout\ = ( \Registers_ALU[43]~input_o\ & ( (\Registers_ALU[45]~input_o\ & (((!\Registers_ALU[0]~input_o\ & !\Registers_ALU[1]~input_o\)) # (\Registers_ALU[44]~input_o\))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( 
-- (\Registers_ALU[45]~input_o\ & (!\Registers_ALU[0]~input_o\ & ((!\Registers_ALU[44]~input_o\) # (!\Registers_ALU[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001000000010100000100000001010001000100010101000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datab => \ALT_INV_Registers_ALU[44]~input_o\,
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Registers_ALU[1]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|Add22|Carry~0_combout\);

-- Location: LABCELL_X110_Y45_N48
\Mul|Add22|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(4) = ( \Mul|Add22|Carry~0_combout\ & ( !\Mul|FPP7|BPP0|PartialProduct~combout\ $ (!\Mul|FPP6|BPP2|PartialProduct~combout\) ) ) # ( !\Mul|Add22|Carry~0_combout\ & ( !\Mul|FPP7|BPP0|PartialProduct~combout\ $ 
-- (\Mul|FPP6|BPP2|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP7|BPP0|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP6|BPP2|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry~0_combout\,
	combout => \Mul|Add22|Result\(4));

-- Location: MLABCELL_X114_Y46_N54
\Mul|Add26B|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(8) = ( \Mul|Add26B|Carry\(7) & ( !\Mul|Add26A|Result\(8) $ (!\Mul|Add22|Result\(4) $ (((\Mul|Add22|Result\(3)) # (\Mul|Add26A|Result\(7))))) ) ) # ( !\Mul|Add26B|Carry\(7) & ( !\Mul|Add26A|Result\(8) $ (!\Mul|Add22|Result\(4) $ 
-- (((\Mul|Add26A|Result\(7) & \Mul|Add22|Result\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001101101100100101101100100100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(7),
	datab => \Mul|Add26A|ALT_INV_Result\(8),
	datac => \Mul|Add22|ALT_INV_Result\(3),
	datad => \Mul|Add22|ALT_INV_Result\(4),
	dataf => \Mul|Add26B|ALT_INV_Carry\(7),
	combout => \Mul|Add26B|Result\(8));

-- Location: MLABCELL_X114_Y46_N18
\Mul|Add32C|Carry[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(14) = ( \Mul|Add32C|Carry\(12) & ( \Mul|Add32B|Carry\(13) & ( (!\Mul|Add32B|Carry~4_combout\ & (((\Mul|Add26B|Result\(7)) # (\Mul|Add32B|Result\(12))) # (\Mul|Add26B|Result\(6)))) # (\Mul|Add32B|Carry~4_combout\ & 
-- (\Mul|Add26B|Result\(7) & ((\Mul|Add32B|Result\(12)) # (\Mul|Add26B|Result\(6))))) ) ) ) # ( !\Mul|Add32C|Carry\(12) & ( \Mul|Add32B|Carry\(13) & ( (!\Mul|Add32B|Carry~4_combout\ & (((\Mul|Add26B|Result\(6) & \Mul|Add32B|Result\(12))) # 
-- (\Mul|Add26B|Result\(7)))) # (\Mul|Add32B|Carry~4_combout\ & (\Mul|Add26B|Result\(6) & (\Mul|Add32B|Result\(12) & \Mul|Add26B|Result\(7)))) ) ) ) # ( \Mul|Add32C|Carry\(12) & ( !\Mul|Add32B|Carry\(13) & ( (!\Mul|Add32B|Carry~4_combout\ & 
-- (\Mul|Add26B|Result\(7) & ((\Mul|Add32B|Result\(12)) # (\Mul|Add26B|Result\(6))))) # (\Mul|Add32B|Carry~4_combout\ & (((\Mul|Add26B|Result\(7)) # (\Mul|Add32B|Result\(12))) # (\Mul|Add26B|Result\(6)))) ) ) ) # ( !\Mul|Add32C|Carry\(12) & ( 
-- !\Mul|Add32B|Carry\(13) & ( (!\Mul|Add32B|Carry~4_combout\ & (\Mul|Add26B|Result\(6) & (\Mul|Add32B|Result\(12) & \Mul|Add26B|Result\(7)))) # (\Mul|Add32B|Carry~4_combout\ & (((\Mul|Add26B|Result\(6) & \Mul|Add32B|Result\(12))) # 
-- (\Mul|Add26B|Result\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000001110111111100010000111100010111000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(6),
	datab => \Mul|Add32B|ALT_INV_Result\(12),
	datac => \Mul|Add32B|ALT_INV_Carry~4_combout\,
	datad => \Mul|Add26B|ALT_INV_Result\(7),
	datae => \Mul|Add32C|ALT_INV_Carry\(12),
	dataf => \Mul|Add32B|ALT_INV_Carry\(13),
	combout => \Mul|Add32C|Carry\(14));

-- Location: MLABCELL_X114_Y46_N15
\Mul|Add32D|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry~0_combout\ = ( \Mul|Add32C|Carry\(14) & ( !\Registers_ALU[47]~input_o\ $ (!\Mul|Add32B|Result\(14) $ (!\Mul|Add26B|Result\(8))) ) ) # ( !\Mul|Add32C|Carry\(14) & ( !\Registers_ALU[47]~input_o\ $ (!\Mul|Add32B|Result\(14) $ 
-- (\Mul|Add26B|Result\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \Mul|Add32B|ALT_INV_Result\(14),
	datad => \Mul|Add26B|ALT_INV_Result\(8),
	dataf => \Mul|Add32C|ALT_INV_Carry\(14),
	combout => \Mul|Add32D|Carry~0_combout\);

-- Location: LABCELL_X38_Y47_N12
\LS|D14~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D14~feeder_combout\ = ( LSRDataIn(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(14),
	combout => \LS|D14~feeder_combout\);

-- Location: FF_X38_Y47_N14
\LS|D14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D14~feeder_combout\,
	asdata => \LS|D13~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D14~q\);

-- Location: IOIBUF_X50_Y0_N18
\PC_ALU[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(14),
	o => \PC_ALU[14]~input_o\);

-- Location: LABCELL_X45_Y45_N39
\AdderInputA[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[14]~16_combout\ = ( AddrASelector(1) & ( \PC_ALU[14]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[14]~input_o\,
	datad => \ALT_INV_PC_ALU[14]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[14]~16_combout\);

-- Location: LABCELL_X45_Y45_N54
\AdderInputA[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(14) = ( \AdderInputA[14]~16_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(14)) ) ) # ( !\AdderInputA[14]~16_combout\ & ( (AdderInputA(14) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(14),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[14]~16_combout\,
	combout => AdderInputA(14));

-- Location: LABCELL_X48_Y47_N6
\AdderInputB[14]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~50_combout\ = ( \IR_ALU[19]~input_o\ & ( (!\AdderInputB[18]~12_combout\ & (!\AdderInputB[18]~41_combout\ & (\IR_ALU[7]~input_o\))) # (\AdderInputB[18]~12_combout\ & ((!\AdderInputB[18]~41_combout\) # ((\IR_ALU[8]~input_o\)))) ) ) # ( 
-- !\IR_ALU[19]~input_o\ & ( (!\AdderInputB[18]~12_combout\ & (!\AdderInputB[18]~41_combout\ & (\IR_ALU[7]~input_o\))) # (\AdderInputB[18]~12_combout\ & (\AdderInputB[18]~41_combout\ & ((\IR_ALU[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001000010000001100101001100010111010100110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[18]~12_combout\,
	datab => \ALT_INV_AdderInputB[18]~41_combout\,
	datac => \ALT_INV_IR_ALU[7]~input_o\,
	datad => \ALT_INV_IR_ALU[8]~input_o\,
	dataf => \ALT_INV_IR_ALU[19]~input_o\,
	combout => \AdderInputB[14]~50_combout\);

-- Location: LABCELL_X45_Y45_N36
\AdderInputB[14]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~51_combout\ = ( \AdderInputB[12]~43_combout\ & ( (!\AdderInputB[12]~44_combout\ & (!\AdderInputB[14]~50_combout\ & ((!\AdderInputB[12]~40_combout\) # (\Registers_ALU[46]~input_o\)))) ) ) # ( !\AdderInputB[12]~43_combout\ & ( 
-- (!\AdderInputB[12]~44_combout\ & ((!\AdderInputB[12]~40_combout\) # (\Registers_ALU[46]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100001011000010110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[12]~40_combout\,
	datab => \ALT_INV_Registers_ALU[46]~input_o\,
	datac => \ALT_INV_AdderInputB[12]~44_combout\,
	datad => \ALT_INV_AdderInputB[14]~50_combout\,
	dataf => \ALT_INV_AdderInputB[12]~43_combout\,
	combout => \AdderInputB[14]~51_combout\);

-- Location: LABCELL_X45_Y45_N42
\AdderInputB[14]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~52_combout\ = ( \AdderInputB[14]~51_combout\ & ( (!\Control_ALU[21]~input_o\ & (((\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (\Registers_ALU[46]~input_o\)) ) ) # ( !\AdderInputB[14]~51_combout\ & 
-- ( (!\Control_ALU[21]~input_o\ & (((!\Control_ALU[14]~input_o\) # (!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (\Registers_ALU[46]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111000101111101011100010100110101000001010011010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[46]~input_o\,
	datab => \ALT_INV_Control_ALU[14]~input_o\,
	datac => \ALT_INV_Control_ALU[21]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_AdderInputB[14]~51_combout\,
	combout => \AdderInputB[14]~52_combout\);

-- Location: LABCELL_X45_Y45_N57
\AdderInputB[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(14) = (!\AdderInputB[0]~15_combout\ & ((AdderInputB(14)))) # (\AdderInputB[0]~15_combout\ & (\AdderInputB[14]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AdderInputB[14]~52_combout\,
	datac => ALT_INV_AdderInputB(14),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(14));

-- Location: LABCELL_X45_Y45_N3
\CRAA32|Carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~3_combout\ = !AdderInputA(14) $ (!AdderInputB(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(14),
	datad => ALT_INV_AdderInputB(14),
	combout => \CRAA32|Carry~3_combout\);

-- Location: LABCELL_X44_Y45_N0
\CRAA32|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(14) = ( \CRAA32|Carry\(13) & ( !\CRAA32|Carry~3_combout\ $ (((!AdderInputA(13) & !AdderInputB(13)))) ) ) # ( !\CRAA32|Carry\(13) & ( !\CRAA32|Carry~3_combout\ $ (((!AdderInputA(13)) # (!AdderInputB(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111001111000011110000111100001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(13),
	datab => ALT_INV_AdderInputB(13),
	datac => \CRAA32|ALT_INV_Carry~3_combout\,
	dataf => \CRAA32|ALT_INV_Carry\(13),
	combout => \CRAA32|Result\(14));

-- Location: LABCELL_X35_Y47_N54
\InputANDB[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[14]~15_combout\ = ( AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & ((\IR_ALU[24]~input_o\))) # (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & (\Registers_ALU[46]~input_o\)) # 
-- (\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \ALT_INV_Registers_ALU[46]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => ALT_INV_AndBselector(1),
	combout => \InputANDB[14]~15_combout\);

-- Location: LABCELL_X35_Y47_N30
\InputANDB[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(14) = ( InputANDB(14) & ( (!\InputANDB[0]~1_combout\) # (\InputANDB[14]~15_combout\) ) ) # ( !InputANDB(14) & ( (\InputANDB[0]~1_combout\ & \InputANDB[14]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[0]~1_combout\,
	datad => \ALT_INV_InputANDB[14]~15_combout\,
	dataf => ALT_INV_InputANDB(14),
	combout => InputANDB(14));

-- Location: MLABCELL_X36_Y49_N51
\InputXORB[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[14]~14_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[46]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[46]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[14]~14_combout\);

-- Location: LABCELL_X35_Y47_N6
\InputXORB[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(14) = ( InputXORB(14) & ( (!ALURegSelector(1)) # (\InputXORB[14]~14_combout\) ) ) # ( !InputXORB(14) & ( (ALURegSelector(1) & \InputXORB[14]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ALURegSelector(1),
	datad => \ALT_INV_InputXORB[14]~14_combout\,
	dataf => ALT_INV_InputXORB(14),
	combout => InputXORB(14));

-- Location: LABCELL_X35_Y47_N9
\InputORB[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[14]~15_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\IR_ALU[24]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[46]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => \ALT_INV_Registers_ALU[46]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[14]~15_combout\);

-- Location: LABCELL_X35_Y47_N51
\InputORB[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(14) = ( \InputORB[14]~15_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(14)) ) ) # ( !\InputORB[14]~15_combout\ & ( (InputORB(14) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputORB(14),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[14]~15_combout\,
	combout => InputORB(14));

-- Location: LABCELL_X35_Y47_N24
\ALU_Registers[14]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]~141_combout\ = ( !\Registers_ALU[14]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(14) & ((\ALU_Registers[31]~0_combout\)))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(14))) # 
-- (\ALU_Registers[31]~0_combout\ & ((InputXORB(14))))))) ) ) # ( \Registers_ALU[14]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(14))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ 
-- & (\CRAA32|Result\(14))) # (\ALU_Registers[31]~0_combout\ & ((!InputXORB(14))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000110110001101100001010010111111111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \CRAA32|ALT_INV_Result\(14),
	datac => ALT_INV_InputANDB(14),
	datad => ALT_INV_InputXORB(14),
	datae => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~0_combout\,
	datag => ALT_INV_InputORB(14),
	combout => \ALU_Registers[14]~141_combout\);

-- Location: MLABCELL_X36_Y47_N12
\ALU_Registers[14]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]~137_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[14]~141_combout\)))) # (\Control_ALU[31]~input_o\ & (!\Mul|Add32D|Carry~0_combout\))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D14~q\) # (\LSR|D14~q\)) # (\LS|D14~q\)))) # (\Control_ALU[31]~input_o\ & (!\Mul|Add32D|Carry~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111110101010001111111010101000001111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Carry~0_combout\,
	datab => \LS|ALT_INV_D14~q\,
	datac => \LSR|ALT_INV_D14~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D14~q\,
	datag => \ALT_INV_ALU_Registers[14]~141_combout\,
	combout => \ALU_Registers[14]~137_combout\);

-- Location: MLABCELL_X36_Y47_N0
\ALU_Registers[14]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]$latch~combout\ = (!\ALU_Registers[31]~3_combout\ & ((\ALU_Registers[14]$latch~combout\))) # (\ALU_Registers[31]~3_combout\ & (\ALU_Registers[14]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[14]~137_combout\,
	datab => \ALT_INV_ALU_Registers[31]~3_combout\,
	datac => \ALT_INV_ALU_Registers[14]$latch~combout\,
	combout => \ALU_Registers[14]$latch~combout\);

-- Location: MLABCELL_X114_Y45_N3
\Mul|FPP2|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP11|PartialProduct~combout\ = ( \Registers_ALU[10]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (\Registers_ALU[36]~input_o\ & (!\Registers_ALU[11]~input_o\ $ (!\Registers_ALU[37]~input_o\)))) # (\Registers_ALU[35]~input_o\ & 
-- ((!\Registers_ALU[11]~input_o\ $ (!\Registers_ALU[37]~input_o\)) # (\Registers_ALU[36]~input_o\))) ) ) # ( !\Registers_ALU[10]~input_o\ & ( !\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[11]~input_o\) # (!\Registers_ALU[35]~input_o\ $ 
-- (\Registers_ALU[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011111001000001101111100100010111011100010001011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[36]~input_o\,
	datac => \ALT_INV_Registers_ALU[11]~input_o\,
	datad => \ALT_INV_Registers_ALU[37]~input_o\,
	dataf => \ALT_INV_Registers_ALU[10]~input_o\,
	combout => \Mul|FPP2|BPP11|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y45_N18
\Mul|FPP3|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP9|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[8]~input_o\))) # (\Registers_ALU[37]~input_o\ & (!\Registers_ALU[9]~input_o\)))) # 
-- (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[9]~input_o\) # ((\Registers_ALU[37]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (\Registers_ALU[9]~input_o\ & (\Registers_ALU[37]~input_o\))) # 
-- (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\ & (\Registers_ALU[9]~input_o\)) # (\Registers_ALU[37]~input_o\ & ((\Registers_ALU[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010111000101000001011111101011001010111110101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[9]~input_o\,
	datab => \ALT_INV_Registers_ALU[38]~input_o\,
	datac => \ALT_INV_Registers_ALU[37]~input_o\,
	datad => \ALT_INV_Registers_ALU[8]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP9|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y47_N9
\Mul|Add30|Carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~4_combout\ = ( \Mul|FPP3|BPP9|PartialProduct~combout\ & ( !\Mul|FPP2|BPP11|PartialProduct~combout\ ) ) # ( !\Mul|FPP3|BPP9|PartialProduct~combout\ & ( \Mul|FPP2|BPP11|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Mul|FPP2|BPP11|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP3|BPP9|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~4_combout\);

-- Location: MLABCELL_X114_Y47_N36
\Mul|Add30|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(13) = ( \Mul|FPP3|BPP7|PartialProduct~combout\ & ( \Mul|Add30|Carry~4_combout\ & ( (!\Mul|FPP2|BPP10|PartialProduct~combout\ & ((!\Mul|FPP3|BPP8|PartialProduct~combout\) # ((!\Mul|FPP2|BPP9|PartialProduct~combout\ & 
-- \Mul|Add30|Carry\(11))))) # (\Mul|FPP2|BPP10|PartialProduct~combout\ & (!\Mul|FPP2|BPP9|PartialProduct~combout\ & (!\Mul|FPP3|BPP8|PartialProduct~combout\ & \Mul|Add30|Carry\(11)))) ) ) ) # ( !\Mul|FPP3|BPP7|PartialProduct~combout\ & ( 
-- \Mul|Add30|Carry~4_combout\ & ( (!\Mul|FPP2|BPP10|PartialProduct~combout\ & ((!\Mul|FPP2|BPP9|PartialProduct~combout\) # ((!\Mul|FPP3|BPP8|PartialProduct~combout\) # (\Mul|Add30|Carry\(11))))) # (\Mul|FPP2|BPP10|PartialProduct~combout\ & 
-- (!\Mul|FPP3|BPP8|PartialProduct~combout\ & ((!\Mul|FPP2|BPP9|PartialProduct~combout\) # (\Mul|Add30|Carry\(11))))) ) ) ) # ( \Mul|FPP3|BPP7|PartialProduct~combout\ & ( !\Mul|Add30|Carry~4_combout\ & ( (!\Mul|FPP2|BPP10|PartialProduct~combout\ & 
-- (\Mul|FPP3|BPP8|PartialProduct~combout\ & ((!\Mul|Add30|Carry\(11)) # (\Mul|FPP2|BPP9|PartialProduct~combout\)))) # (\Mul|FPP2|BPP10|PartialProduct~combout\ & (((!\Mul|Add30|Carry\(11)) # (\Mul|FPP3|BPP8|PartialProduct~combout\)) # 
-- (\Mul|FPP2|BPP9|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP3|BPP7|PartialProduct~combout\ & ( !\Mul|Add30|Carry~4_combout\ & ( (!\Mul|FPP2|BPP10|PartialProduct~combout\ & (\Mul|FPP2|BPP9|PartialProduct~combout\ & (\Mul|FPP3|BPP8|PartialProduct~combout\ 
-- & !\Mul|Add30|Carry\(11)))) # (\Mul|FPP2|BPP10|PartialProduct~combout\ & (((\Mul|FPP2|BPP9|PartialProduct~combout\ & !\Mul|Add30|Carry\(11))) # (\Mul|FPP3|BPP8|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100000011001111110001011111101000111111001100000011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP9|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP10|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP8|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry\(11),
	datae => \Mul|FPP3|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry~4_combout\,
	combout => \Mul|Add30|Result\(13));

-- Location: LABCELL_X108_Y46_N36
\Mul|FPP0|BPP15|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP15|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[15]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[14]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[14]~input_o\,
	datad => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP15|PartialProduct~0_combout\);

-- Location: LABCELL_X108_Y46_N39
\Mul|FPP1|BPP13|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP13|PartialProduct~combout\ = ( \Registers_ALU[13]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\)) # (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\) # 
-- (\Registers_ALU[12]~input_o\))))) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[33]~input_o\ & (!\Registers_ALU[34]~input_o\ & !\Registers_ALU[12]~input_o\)) # (\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[13]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\ & \Registers_ALU[12]~input_o\))) # (\Registers_ALU[35]~input_o\ & (((!\Registers_ALU[12]~input_o\) # 
-- (\Registers_ALU[34]~input_o\)) # (\Registers_ALU[33]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010111010101010001011101101001001010110110100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[34]~input_o\,
	datad => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => \ALT_INV_Registers_ALU[13]~input_o\,
	combout => \Mul|FPP1|BPP13|PartialProduct~combout\);

-- Location: LABCELL_X108_Y48_N6
\Mul|Add32A|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(15) = ( \Mul|FPP0|BPP14|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP12|PartialProduct~combout\ & ( !\Mul|FPP0|BPP15|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP13|PartialProduct~combout\) ) ) ) # ( 
-- !\Mul|FPP0|BPP14|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP12|PartialProduct~combout\ & ( !\Mul|FPP0|BPP15|PartialProduct~0_combout\ $ (!\Mul|FPP1|BPP13|PartialProduct~combout\ $ (!\Mul|Add32A|Carry\(14))) ) ) ) # ( 
-- \Mul|FPP0|BPP14|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP12|PartialProduct~combout\ & ( !\Mul|FPP0|BPP15|PartialProduct~0_combout\ $ (!\Mul|FPP1|BPP13|PartialProduct~combout\ $ (!\Mul|Add32A|Carry\(14))) ) ) ) # ( 
-- !\Mul|FPP0|BPP14|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP12|PartialProduct~combout\ & ( !\Mul|FPP0|BPP15|PartialProduct~0_combout\ $ (!\Mul|FPP1|BPP13|PartialProduct~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110100101101001011010010110100101101001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP15|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP13|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32A|ALT_INV_Carry\(14),
	datae => \Mul|FPP0|BPP14|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP12|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(15));

-- Location: MLABCELL_X114_Y46_N0
\Mul|Add32B|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(15) = ( \Mul|Add30|Result\(12) & ( \Mul|Add32B|Carry~5_combout\ & ( !\Mul|Add30|Result\(13) $ (\Mul|Add32A|Result\(15)) ) ) ) # ( !\Mul|Add30|Result\(12) & ( \Mul|Add32B|Carry~5_combout\ & ( !\Mul|Add32A|Result\(14) $ 
-- (!\Mul|Add30|Result\(13) $ (\Mul|Add32A|Result\(15))) ) ) ) # ( \Mul|Add30|Result\(12) & ( !\Mul|Add32B|Carry~5_combout\ & ( !\Mul|Add30|Result\(13) $ (!\Mul|Add32A|Result\(15) $ (((\Mul|Add32A|Result\(14)) # (\Mul|Add32B|Carry~6_combout\)))) ) ) ) # ( 
-- !\Mul|Add30|Result\(12) & ( !\Mul|Add32B|Carry~5_combout\ & ( !\Mul|Add30|Result\(13) $ (!\Mul|Add32A|Result\(15) $ (((\Mul|Add32B|Carry~6_combout\ & \Mul|Add32A|Result\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001011110001000011100111100110000111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~6_combout\,
	datab => \Mul|Add32A|ALT_INV_Result\(14),
	datac => \Mul|Add30|ALT_INV_Result\(13),
	datad => \Mul|Add32A|ALT_INV_Result\(15),
	datae => \Mul|Add30|ALT_INV_Result\(12),
	dataf => \Mul|Add32B|ALT_INV_Carry~5_combout\,
	combout => \Mul|Add32B|Result\(15));

-- Location: LABCELL_X115_Y46_N39
\Mul|FPP5|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP5|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & (!\Registers_ALU[4]~input_o\)) # (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[5]~input_o\))))) # 
-- (\Registers_ALU[41]~input_o\ & (((!\Registers_ALU[5]~input_o\) # (\Registers_ALU[42]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (((\Registers_ALU[42]~input_o\ & \Registers_ALU[5]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & ((\Registers_ALU[5]~input_o\))) # (\Registers_ALU[42]~input_o\ & (\Registers_ALU[4]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100111101000000010011110110111111100000111011111110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[4]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datad => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N48
\Mul|FPP7|BPP1|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP1|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (!\Registers_ALU[47]~input_o\ $ ((!\Registers_ALU[1]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[0]~input_o\)) # 
-- (\Registers_ALU[47]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[0]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[47]~input_o\ $ 
-- ((!\Registers_ALU[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000111001011111010011100101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[46]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP1|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N45
\Mul|FPP6|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP3|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[45]~input_o\ $ (!\Registers_ALU[3]~input_o\)))) # (\Registers_ALU[44]~input_o\ & (((\Registers_ALU[45]~input_o\)) # 
-- (\Registers_ALU[2]~input_o\))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (!\Registers_ALU[2]~input_o\ & (\Registers_ALU[45]~input_o\))) # (\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[45]~input_o\ $ 
-- (!\Registers_ALU[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[2]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[44]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X110_Y45_N27
\Mul|Add22|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(5) = ( \Mul|FPP6|BPP3|PartialProduct~combout\ & ( !\Mul|FPP7|BPP1|PartialProduct~combout\ $ (((!\Mul|FPP7|BPP0|PartialProduct~combout\ & (\Mul|Add22|Carry~0_combout\ & \Mul|FPP6|BPP2|PartialProduct~combout\)) # 
-- (\Mul|FPP7|BPP0|PartialProduct~combout\ & ((\Mul|FPP6|BPP2|PartialProduct~combout\) # (\Mul|Add22|Carry~0_combout\))))) ) ) # ( !\Mul|FPP6|BPP3|PartialProduct~combout\ & ( !\Mul|FPP7|BPP1|PartialProduct~combout\ $ 
-- (((!\Mul|FPP7|BPP0|PartialProduct~combout\ & ((!\Mul|Add22|Carry~0_combout\) # (!\Mul|FPP6|BPP2|PartialProduct~combout\))) # (\Mul|FPP7|BPP0|PartialProduct~combout\ & (!\Mul|Add22|Carry~0_combout\ & !\Mul|FPP6|BPP2|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001101100001101100110110011001001100100111100100110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP0|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP7|BPP1|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add22|ALT_INV_Carry~0_combout\,
	datad => \Mul|FPP6|BPP2|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP3|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(5));

-- Location: MLABCELL_X114_Y46_N57
\Mul|Add26B|Carry[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(9) = ( \Mul|Add26B|Carry\(7) & ( (!\Mul|Add26A|Result\(8) & (!\Mul|Add22|Result\(4) & ((\Mul|Add22|Result\(3)) # (\Mul|Add26A|Result\(7))))) # (\Mul|Add26A|Result\(8) & (((!\Mul|Add22|Result\(4)) # (\Mul|Add22|Result\(3))) # 
-- (\Mul|Add26A|Result\(7)))) ) ) # ( !\Mul|Add26B|Carry\(7) & ( (!\Mul|Add26A|Result\(8) & (\Mul|Add26A|Result\(7) & (\Mul|Add22|Result\(3) & !\Mul|Add22|Result\(4)))) # (\Mul|Add26A|Result\(8) & ((!\Mul|Add22|Result\(4)) # ((\Mul|Add26A|Result\(7) & 
-- \Mul|Add22|Result\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000001001101110000000101111111000100110111111100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(7),
	datab => \Mul|Add26A|ALT_INV_Result\(8),
	datac => \Mul|Add22|ALT_INV_Result\(3),
	datad => \Mul|Add22|ALT_INV_Result\(4),
	dataf => \Mul|Add26B|ALT_INV_Carry\(7),
	combout => \Mul|Add26B|Carry\(9));

-- Location: LABCELL_X106_Y46_N27
\Mul|FPP4|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP7|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[7]~input_o\ $ ((!\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[6]~input_o\) # 
-- (\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\ & !\Registers_ALU[6]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[7]~input_o\ $ 
-- ((!\Registers_ALU[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000000110001101100000011001100011011011110110001101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[7]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[40]~input_o\,
	datad => \ALT_INV_Registers_ALU[6]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X115_Y46_N51
\Mul|Add26A|Carry[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(7) = ( \Mul|Add26A|Carry\(6) & ( (\Mul|FPP4|BPP4|PartialProduct~combout\) # (\Mul|FPP5|BPP2|PartialProduct~combout\) ) ) # ( !\Mul|Add26A|Carry\(6) & ( (\Mul|FPP5|BPP2|PartialProduct~combout\ & \Mul|FPP4|BPP4|PartialProduct~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP5|BPP2|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP4|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(6),
	combout => \Mul|Add26A|Carry\(7));

-- Location: LABCELL_X115_Y46_N24
\Mul|Add26A|Carry[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(9) = ( \Mul|FPP4|BPP6|PartialProduct~combout\ & ( ((!\Mul|FPP4|BPP5|PartialProduct~combout\ & (\Mul|FPP5|BPP3|PartialProduct~combout\ & \Mul|Add26A|Carry\(7))) # (\Mul|FPP4|BPP5|PartialProduct~combout\ & ((\Mul|Add26A|Carry\(7)) # 
-- (\Mul|FPP5|BPP3|PartialProduct~combout\)))) # (\Mul|FPP5|BPP4|PartialProduct~combout\) ) ) # ( !\Mul|FPP4|BPP6|PartialProduct~combout\ & ( (\Mul|FPP5|BPP4|PartialProduct~combout\ & ((!\Mul|FPP4|BPP5|PartialProduct~combout\ & 
-- (\Mul|FPP5|BPP3|PartialProduct~combout\ & \Mul|Add26A|Carry\(7))) # (\Mul|FPP4|BPP5|PartialProduct~combout\ & ((\Mul|Add26A|Carry\(7)) # (\Mul|FPP5|BPP3|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100010111111111110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP3|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add26A|ALT_INV_Carry\(7),
	datad => \Mul|FPP5|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP4|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry\(9));

-- Location: MLABCELL_X114_Y46_N33
\Mul|Add26B|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(9) = ( \Mul|Add26A|Carry\(9) & ( !\Mul|FPP5|BPP5|PartialProduct~combout\ $ (!\Mul|Add22|Result\(5) $ (!\Mul|Add26B|Carry\(9) $ (\Mul|FPP4|BPP7|PartialProduct~combout\))) ) ) # ( !\Mul|Add26A|Carry\(9) & ( 
-- !\Mul|FPP5|BPP5|PartialProduct~combout\ $ (!\Mul|Add22|Result\(5) $ (!\Mul|Add26B|Carry\(9) $ (!\Mul|FPP4|BPP7|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add22|ALT_INV_Result\(5),
	datac => \Mul|Add26B|ALT_INV_Carry\(9),
	datad => \Mul|FPP4|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(9),
	combout => \Mul|Add26B|Result\(9));

-- Location: MLABCELL_X114_Y46_N6
\Mul|Add32D|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(15) = ( \Mul|Add26B|Result\(8) & ( \Mul|Add32C|Carry\(14) & ( !\Mul|Add32B|Result\(15) $ (!\Mul|Add26B|Result\(9) $ (((\Registers_ALU[47]~input_o\) # (\Mul|Add32B|Result\(14))))) ) ) ) # ( !\Mul|Add26B|Result\(8) & ( 
-- \Mul|Add32C|Carry\(14) & ( !\Mul|Add32B|Result\(15) $ (!\Mul|Add26B|Result\(9) $ (((!\Mul|Add32B|Result\(14)) # (!\Registers_ALU[47]~input_o\)))) ) ) ) # ( \Mul|Add26B|Result\(8) & ( !\Mul|Add32C|Carry\(14) & ( !\Mul|Add32B|Result\(15) $ 
-- (!\Mul|Add26B|Result\(9) $ (((\Mul|Add32B|Result\(14) & \Registers_ALU[47]~input_o\)))) ) ) ) # ( !\Mul|Add26B|Result\(8) & ( !\Mul|Add32C|Carry\(14) & ( !\Mul|Add32B|Result\(15) $ (!\Mul|Add26B|Result\(9) $ (((\Registers_ALU[47]~input_o\) # 
-- (\Mul|Add32B|Result\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101010110100110100110100101100101100110100110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(15),
	datab => \Mul|Add32B|ALT_INV_Result\(14),
	datac => \Mul|Add26B|ALT_INV_Result\(9),
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	datae => \Mul|Add26B|ALT_INV_Result\(8),
	dataf => \Mul|Add32C|ALT_INV_Carry\(14),
	combout => \Mul|Add32D|Result\(15));

-- Location: LABCELL_X37_Y45_N3
\LS|D15~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D15~feeder_combout\ = ( LSRDataIn(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(15),
	combout => \LS|D15~feeder_combout\);

-- Location: FF_X37_Y45_N5
\LS|D15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D15~feeder_combout\,
	asdata => \LS|D14~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D15~q\);

-- Location: LABCELL_X37_Y45_N33
\InputANDB[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[15]~16_combout\ = ( \Registers_ALU[47]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((!AndBselector(1))) # (\IR_ALU[24]~input_o\))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\Registers_ALU[47]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (\IR_ALU[24]~input_o\ & (AndBselector(1)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111111011101000011111101110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \ALT_INV_Registers_ALU[47]~input_o\,
	combout => \InputANDB[15]~16_combout\);

-- Location: MLABCELL_X36_Y47_N18
\InputANDB[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(15) = ( InputANDB(15) & ( (!\InputANDB[0]~1_combout\) # (\InputANDB[15]~16_combout\) ) ) # ( !InputANDB(15) & ( (\InputANDB[15]~16_combout\ & \InputANDB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputANDB[15]~16_combout\,
	datad => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(15),
	combout => InputANDB(15));

-- Location: IOIBUF_X65_Y0_N92
\PC_ALU[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(15),
	o => \PC_ALU[15]~input_o\);

-- Location: LABCELL_X45_Y45_N18
\AdderInputA[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[15]~17_combout\ = ( AddrASelector(1) & ( \PC_ALU[15]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_PC_ALU[15]~input_o\,
	datac => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[15]~17_combout\);

-- Location: LABCELL_X45_Y45_N33
\AdderInputA[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(15) = ( \AdderInputA[15]~17_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(15)) ) ) # ( !\AdderInputA[15]~17_combout\ & ( (AdderInputA(15) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(15),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[15]~17_combout\,
	combout => AdderInputA(15));

-- Location: LABCELL_X48_Y47_N45
\AdderInputB[15]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[15]~53_combout\ = ( \IR_ALU[9]~input_o\ & ( (!\AdderInputB[18]~12_combout\ & (!\AdderInputB[18]~41_combout\ & ((\IR_ALU[8]~input_o\)))) # (\AdderInputB[18]~12_combout\ & (((\IR_ALU[20]~input_o\)) # (\AdderInputB[18]~41_combout\))) ) ) # ( 
-- !\IR_ALU[9]~input_o\ & ( (!\AdderInputB[18]~41_combout\ & ((!\AdderInputB[18]~12_combout\ & ((\IR_ALU[8]~input_o\))) # (\AdderInputB[18]~12_combout\ & (\IR_ALU[20]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[18]~12_combout\,
	datab => \ALT_INV_AdderInputB[18]~41_combout\,
	datac => \ALT_INV_IR_ALU[20]~input_o\,
	datad => \ALT_INV_IR_ALU[8]~input_o\,
	dataf => \ALT_INV_IR_ALU[9]~input_o\,
	combout => \AdderInputB[15]~53_combout\);

-- Location: MLABCELL_X46_Y45_N12
\AdderInputB[15]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[15]~54_combout\ = ( !\AdderInputB[12]~44_combout\ & ( (!\AdderInputB[12]~43_combout\ & ((!\AdderInputB[12]~40_combout\) # ((\Registers_ALU[47]~input_o\)))) # (\AdderInputB[12]~43_combout\ & (!\AdderInputB[15]~53_combout\ & 
-- ((!\AdderInputB[12]~40_combout\) # (\Registers_ALU[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001010110011111000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[12]~43_combout\,
	datab => \ALT_INV_AdderInputB[12]~40_combout\,
	datac => \ALT_INV_Registers_ALU[47]~input_o\,
	datad => \ALT_INV_AdderInputB[15]~53_combout\,
	dataf => \ALT_INV_AdderInputB[12]~44_combout\,
	combout => \AdderInputB[15]~54_combout\);

-- Location: MLABCELL_X46_Y45_N6
\AdderInputB[15]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[15]~55_combout\ = ( \Control_ALU[21]~input_o\ & ( \AdderInputB[15]~54_combout\ & ( \Registers_ALU[47]~input_o\ ) ) ) # ( !\Control_ALU[21]~input_o\ & ( \AdderInputB[15]~54_combout\ & ( (\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\) ) ) ) 
-- # ( \Control_ALU[21]~input_o\ & ( !\AdderInputB[15]~54_combout\ & ( \Registers_ALU[47]~input_o\ ) ) ) # ( !\Control_ALU[21]~input_o\ & ( !\AdderInputB[15]~54_combout\ & ( (!\Control_ALU[14]~input_o\) # (!\IR_ALU[24]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110000011110000111101000100010001000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[47]~input_o\,
	datae => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[15]~54_combout\,
	combout => \AdderInputB[15]~55_combout\);

-- Location: MLABCELL_X46_Y45_N39
\AdderInputB[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(15) = ( \AdderInputB[15]~55_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(15)) ) ) # ( !\AdderInputB[15]~55_combout\ & ( (AdderInputB(15) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(15),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[15]~55_combout\,
	combout => AdderInputB(15));

-- Location: LABCELL_X45_Y45_N45
\CRAA32|Carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~4_combout\ = (AdderInputA(14) & AdderInputB(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(14),
	datad => ALT_INV_AdderInputB(14),
	combout => \CRAA32|Carry~4_combout\);

-- Location: LABCELL_X44_Y47_N12
\CRAA32|Carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~5_combout\ = ( AdderInputB(13) & ( \CRAA32|Carry\(12) & ( (\CRAA32|Carry~3_combout\ & (((AdderInputA(12) & AdderInputB(12))) # (AdderInputA(13)))) ) ) ) # ( !AdderInputB(13) & ( \CRAA32|Carry\(12) & ( (AdderInputA(12) & (AdderInputA(13) & 
-- (AdderInputB(12) & \CRAA32|Carry~3_combout\))) ) ) ) # ( AdderInputB(13) & ( !\CRAA32|Carry\(12) & ( (\CRAA32|Carry~3_combout\ & (((AdderInputB(12)) # (AdderInputA(13))) # (AdderInputA(12)))) ) ) ) # ( !AdderInputB(13) & ( !\CRAA32|Carry\(12) & ( 
-- (AdderInputA(13) & (\CRAA32|Carry~3_combout\ & ((AdderInputB(12)) # (AdderInputA(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000111111100000000000000010000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(12),
	datab => ALT_INV_AdderInputA(13),
	datac => ALT_INV_AdderInputB(12),
	datad => \CRAA32|ALT_INV_Carry~3_combout\,
	datae => ALT_INV_AdderInputB(13),
	dataf => \CRAA32|ALT_INV_Carry\(12),
	combout => \CRAA32|Carry~5_combout\);

-- Location: LABCELL_X43_Y48_N21
\CRAA32|Carry[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(15) = ( !\CRAA32|Carry~5_combout\ & ( !\CRAA32|Carry~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Carry~4_combout\,
	dataf => \CRAA32|ALT_INV_Carry~5_combout\,
	combout => \CRAA32|Carry\(15));

-- Location: LABCELL_X42_Y48_N45
\CRAA32|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(15) = ( AdderInputB(15) & ( \CRAA32|Carry\(15) & ( !AdderInputA(15) ) ) ) # ( !AdderInputB(15) & ( \CRAA32|Carry\(15) & ( AdderInputA(15) ) ) ) # ( AdderInputB(15) & ( !\CRAA32|Carry\(15) & ( AdderInputA(15) ) ) ) # ( !AdderInputB(15) & ( 
-- !\CRAA32|Carry\(15) & ( !AdderInputA(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100001100110011001100110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(15),
	datae => ALT_INV_AdderInputB(15),
	dataf => \CRAA32|ALT_INV_Carry\(15),
	combout => \CRAA32|Result\(15));

-- Location: MLABCELL_X36_Y49_N9
\InputXORB[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[15]~15_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[47]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[15]~15_combout\);

-- Location: MLABCELL_X36_Y47_N48
\InputXORB[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(15) = ( InputXORB(15) & ( (!ALURegSelector(1)) # (\InputXORB[15]~15_combout\) ) ) # ( !InputXORB(15) & ( (\InputXORB[15]~15_combout\ & ALURegSelector(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputXORB[15]~15_combout\,
	datad => ALT_INV_ALURegSelector(1),
	dataf => ALT_INV_InputXORB(15),
	combout => InputXORB(15));

-- Location: MLABCELL_X36_Y47_N45
\InputORB[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[15]~16_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\IR_ALU[24]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[47]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[15]~16_combout\);

-- Location: MLABCELL_X36_Y47_N27
\InputORB[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(15) = ( \InputORB[15]~16_combout\ & ( (InputORB(15)) # (\InputORB[0]~1_combout\) ) ) # ( !\InputORB[15]~16_combout\ & ( (!\InputORB[0]~1_combout\ & InputORB(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputORB[0]~1_combout\,
	datad => ALT_INV_InputORB(15),
	dataf => \ALT_INV_InputORB[15]~16_combout\,
	combout => InputORB(15));

-- Location: MLABCELL_X36_Y47_N30
\ALU_Registers[15]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]~133_combout\ = ( !\Registers_ALU[15]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (\ALU_Registers[31]~0_combout\ & (InputORB(15)))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(15))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((InputXORB(15))))))) ) ) # ( \Registers_ALU[15]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputANDB(15))) # (\ALU_Registers[31]~0_combout\))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & 
-- (((\CRAA32|Result\(15))))) # (\ALU_Registers[31]~0_combout\ & (((!InputXORB(15))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000110001110110111111100010011010101110010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(15),
	datad => \CRAA32|ALT_INV_Result\(15),
	datae => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => ALT_INV_InputXORB(15),
	datag => ALT_INV_InputORB(15),
	combout => \ALU_Registers[15]~133_combout\);

-- Location: MLABCELL_X36_Y47_N54
\ALU_Registers[15]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]~129_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[15]~133_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result\(15))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D15~q\) # (\ASR|D15~q\)) # (\LSR|D15~q\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000111011101110100011101000111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Result\(15),
	datab => \ALT_INV_Control_ALU[31]~input_o\,
	datac => \LSR|ALT_INV_D15~q\,
	datad => \ASR|ALT_INV_D15~q\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D15~q\,
	datag => \ALT_INV_ALU_Registers[15]~133_combout\,
	combout => \ALU_Registers[15]~129_combout\);

-- Location: MLABCELL_X36_Y47_N51
\ALU_Registers[15]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]$latch~combout\ = ( \ALU_Registers[15]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[15]~129_combout\) ) ) # ( !\ALU_Registers[15]$latch~combout\ & ( (\ALU_Registers[15]~129_combout\ & 
-- \ALU_Registers[31]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[15]~129_combout\,
	datac => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[15]$latch~combout\,
	combout => \ALU_Registers[15]$latch~combout\);

-- Location: MLABCELL_X114_Y46_N24
\Mul|Add26B|Carry[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(10) = ( \Mul|Add26A|Carry\(9) & ( (!\Mul|Add26B|Carry\(9) & (\Mul|Add22|Result\(5) & (!\Mul|FPP5|BPP5|PartialProduct~combout\ $ (\Mul|FPP4|BPP7|PartialProduct~combout\)))) # (\Mul|Add26B|Carry\(9) & 
-- ((!\Mul|FPP5|BPP5|PartialProduct~combout\ $ (\Mul|FPP4|BPP7|PartialProduct~combout\)) # (\Mul|Add22|Result\(5)))) ) ) # ( !\Mul|Add26A|Carry\(9) & ( (!\Mul|Add26B|Carry\(9) & (\Mul|Add22|Result\(5) & (!\Mul|FPP5|BPP5|PartialProduct~combout\ $ 
-- (!\Mul|FPP4|BPP7|PartialProduct~combout\)))) # (\Mul|Add26B|Carry\(9) & ((!\Mul|FPP5|BPP5|PartialProduct~combout\ $ (!\Mul|FPP4|BPP7|PartialProduct~combout\)) # (\Mul|Add22|Result\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001111011000100100111101100100001101101110010000110110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add26B|ALT_INV_Carry\(9),
	datac => \Mul|FPP4|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add22|ALT_INV_Result\(5),
	dataf => \Mul|Add26A|ALT_INV_Carry\(9),
	combout => \Mul|Add26B|Carry\(10));

-- Location: LABCELL_X115_Y46_N48
\Mul|FPP4|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP8|PartialProduct~combout\ = ( \Registers_ALU[40]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[8]~input_o\ $ (!\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[39]~input_o\ & (((\Registers_ALU[41]~input_o\)) # 
-- (\Registers_ALU[7]~input_o\))) ) ) # ( !\Registers_ALU[40]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (!\Registers_ALU[7]~input_o\ & ((\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[8]~input_o\ $ 
-- (!\Registers_ALU[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110111000000000111011100000011101111100110001110111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[7]~input_o\,
	datab => \ALT_INV_Registers_ALU[39]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X115_Y46_N9
\Mul|FPP5|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP6|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[5]~input_o\))) # (\Registers_ALU[41]~input_o\ & (!\Registers_ALU[6]~input_o\)))) # 
-- (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[6]~input_o\) # ((\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & (\Registers_ALU[6]~input_o\ & ((\Registers_ALU[41]~input_o\)))) # 
-- (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[41]~input_o\ & (\Registers_ALU[6]~input_o\)) # (\Registers_ALU[41]~input_o\ & ((\Registers_ALU[5]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010011000001010101001111001010101011111100101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datab => \ALT_INV_Registers_ALU[5]~input_o\,
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X115_Y46_N54
\Mul|Add26A|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(10) = ( \Mul|FPP5|BPP6|PartialProduct~combout\ & ( !\Mul|FPP4|BPP8|PartialProduct~combout\ $ (((!\Mul|Add26A|Carry\(9) & (\Mul|FPP5|BPP5|PartialProduct~combout\ & \Mul|FPP4|BPP7|PartialProduct~combout\)) # (\Mul|Add26A|Carry\(9) & 
-- ((\Mul|FPP4|BPP7|PartialProduct~combout\) # (\Mul|FPP5|BPP5|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP5|BPP6|PartialProduct~combout\ & ( !\Mul|FPP4|BPP8|PartialProduct~combout\ $ (((!\Mul|Add26A|Carry\(9) & ((!\Mul|FPP5|BPP5|PartialProduct~combout\) # 
-- (!\Mul|FPP4|BPP7|PartialProduct~combout\))) # (\Mul|Add26A|Carry\(9) & (!\Mul|FPP5|BPP5|PartialProduct~combout\ & !\Mul|FPP4|BPP7|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100011101000000101111110100000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry\(9),
	datab => \Mul|FPP5|BPP5|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP4|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP4|BPP8|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(10));

-- Location: LABCELL_X111_Y45_N27
\Mul|FPP6|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP4|PartialProduct~combout\ = ( \Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[45]~input_o\ $ (!\Registers_ALU[4]~input_o\)))) # (\Registers_ALU[43]~input_o\ & (((\Registers_ALU[45]~input_o\)) # 
-- (\Registers_ALU[3]~input_o\))) ) ) # ( !\Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[3]~input_o\ & (\Registers_ALU[45]~input_o\))) # (\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[45]~input_o\ $ 
-- (!\Registers_ALU[4]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[3]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_Registers_ALU[44]~input_o\,
	combout => \Mul|FPP6|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X110_Y45_N24
\Mul|Add22|Carry[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(6) = ( \Mul|Add22|Carry~0_combout\ & ( (!\Mul|FPP7|BPP1|PartialProduct~combout\ & (\Mul|FPP6|BPP3|PartialProduct~combout\ & ((\Mul|FPP6|BPP2|PartialProduct~combout\) # (\Mul|FPP7|BPP0|PartialProduct~combout\)))) # 
-- (\Mul|FPP7|BPP1|PartialProduct~combout\ & (((\Mul|FPP6|BPP2|PartialProduct~combout\) # (\Mul|FPP6|BPP3|PartialProduct~combout\)) # (\Mul|FPP7|BPP0|PartialProduct~combout\))) ) ) # ( !\Mul|Add22|Carry~0_combout\ & ( (!\Mul|FPP7|BPP1|PartialProduct~combout\ 
-- & (\Mul|FPP7|BPP0|PartialProduct~combout\ & (\Mul|FPP6|BPP3|PartialProduct~combout\ & \Mul|FPP6|BPP2|PartialProduct~combout\))) # (\Mul|FPP7|BPP1|PartialProduct~combout\ & (((\Mul|FPP7|BPP0|PartialProduct~combout\ & 
-- \Mul|FPP6|BPP2|PartialProduct~combout\)) # (\Mul|FPP6|BPP3|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000000110001011100010111001111110001011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP0|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP7|BPP1|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP6|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP6|BPP2|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry~0_combout\,
	combout => \Mul|Add22|Carry\(6));

-- Location: LABCELL_X111_Y45_N42
\Mul|FPP7|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP2|PartialProduct~combout\ = ( \Registers_ALU[1]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[45]~input_o\ & 
-- ((!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[47]~input_o\)) # (\Registers_ALU[46]~input_o\))) ) ) # ( !\Registers_ALU[1]~input_o\ & ( !\Registers_ALU[47]~input_o\ $ (((!\Registers_ALU[2]~input_o\) # (!\Registers_ALU[45]~input_o\ $ 
-- (\Registers_ALU[46]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010011101011000101001110101100010111001010110001011100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[2]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[46]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|FPP7|BPP2|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N9
\Mul|Add22|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(6) = ( \Mul|FPP7|BPP2|PartialProduct~combout\ & ( !\Mul|FPP6|BPP4|PartialProduct~combout\ $ (\Mul|Add22|Carry\(6)) ) ) # ( !\Mul|FPP7|BPP2|PartialProduct~combout\ & ( !\Mul|FPP6|BPP4|PartialProduct~combout\ $ (!\Mul|Add22|Carry\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP4|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add22|ALT_INV_Carry\(6),
	dataf => \Mul|FPP7|BPP2|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(6));

-- Location: LABCELL_X111_Y46_N3
\Mul|Add26B|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(10) = ( \Mul|Add22|Result\(6) & ( !\Mul|Add26B|Carry\(10) $ (\Mul|Add26A|Result\(10)) ) ) # ( !\Mul|Add22|Result\(6) & ( !\Mul|Add26B|Carry\(10) $ (!\Mul|Add26A|Result\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Carry\(10),
	datac => \Mul|Add26A|ALT_INV_Result\(10),
	dataf => \Mul|Add22|ALT_INV_Result\(6),
	combout => \Mul|Add26B|Result\(10));

-- Location: MLABCELL_X114_Y46_N48
\Mul|Add32D|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry~1_combout\ = ( \Mul|Add26B|Result\(8) & ( \Mul|Add32C|Carry\(14) & ( (!\Mul|Add32B|Result\(14) & (\Registers_ALU[47]~input_o\ & (!\Mul|Add32B|Result\(15) $ (!\Mul|Add26B|Result\(9))))) ) ) ) # ( !\Mul|Add26B|Result\(8) & ( 
-- \Mul|Add32C|Carry\(14) & ( (\Mul|Add32B|Result\(14) & (\Registers_ALU[47]~input_o\ & (!\Mul|Add32B|Result\(15) $ (\Mul|Add26B|Result\(9))))) ) ) ) # ( \Mul|Add26B|Result\(8) & ( !\Mul|Add32C|Carry\(14) & ( (\Mul|Add32B|Result\(14) & 
-- (\Registers_ALU[47]~input_o\ & (!\Mul|Add32B|Result\(15) $ (!\Mul|Add26B|Result\(9))))) ) ) ) # ( !\Mul|Add26B|Result\(8) & ( !\Mul|Add32C|Carry\(14) & ( (!\Mul|Add32B|Result\(14) & (\Registers_ALU[47]~input_o\ & (!\Mul|Add32B|Result\(15) $ 
-- (!\Mul|Add26B|Result\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001000000000000001001000000000001000010000000001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(15),
	datab => \Mul|Add32B|ALT_INV_Result\(14),
	datac => \Mul|Add26B|ALT_INV_Result\(9),
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	datae => \Mul|Add26B|ALT_INV_Result\(8),
	dataf => \Mul|Add32C|ALT_INV_Carry\(14),
	combout => \Mul|Add32D|Carry~1_combout\);

-- Location: LABCELL_X115_Y46_N12
\Mul|Add32C|Carry[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(16) = ( \Mul|Add32C|Carry\(14) & ( (!\Mul|Add32B|Result\(15) & (\Mul|Add26B|Result\(9) & ((!\Mul|Add26B|Result\(8)) # (\Mul|Add32B|Result\(14))))) # (\Mul|Add32B|Result\(15) & (((!\Mul|Add26B|Result\(8)) # (\Mul|Add26B|Result\(9))) # 
-- (\Mul|Add32B|Result\(14)))) ) ) # ( !\Mul|Add32C|Carry\(14) & ( (!\Mul|Add32B|Result\(15) & (\Mul|Add32B|Result\(14) & (!\Mul|Add26B|Result\(8) & \Mul|Add26B|Result\(9)))) # (\Mul|Add32B|Result\(15) & (((\Mul|Add32B|Result\(14) & !\Mul|Add26B|Result\(8))) 
-- # (\Mul|Add26B|Result\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110011000100000111001100110001111101110011000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(14),
	datab => \Mul|Add32B|ALT_INV_Result\(15),
	datac => \Mul|Add26B|ALT_INV_Result\(8),
	datad => \Mul|Add26B|ALT_INV_Result\(9),
	dataf => \Mul|Add32C|ALT_INV_Carry\(14),
	combout => \Mul|Add32C|Carry\(16));

-- Location: IOIBUF_X121_Y33_N38
\Registers_ALU[48]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(48),
	o => \Registers_ALU[48]~input_o\);

-- Location: LABCELL_X112_Y46_N57
\Mul|FPP8|BPP0|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP0|PartialProduct~0_combout\ = ( \Registers_ALU[47]~input_o\ & ( (\Registers_ALU[0]~input_o\ & !\Registers_ALU[48]~input_o\) ) ) # ( !\Registers_ALU[47]~input_o\ & ( (\Registers_ALU[0]~input_o\ & \Registers_ALU[48]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[0]~input_o\,
	datac => \ALT_INV_Registers_ALU[48]~input_o\,
	dataf => \ALT_INV_Registers_ALU[47]~input_o\,
	combout => \Mul|FPP8|BPP0|PartialProduct~0_combout\);

-- Location: MLABCELL_X114_Y45_N45
\Mul|FPP2|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP12|PartialProduct~combout\ = ( \Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((\Registers_ALU[36]~input_o\))) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[36]~input_o\) # 
-- (\Registers_ALU[11]~input_o\))))) # (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[11]~input_o\ & !\Registers_ALU[36]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((\Registers_ALU[36]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[11]~input_o\ & (\Registers_ALU[35]~input_o\ & \Registers_ALU[36]~input_o\))) # (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[11]~input_o\) # ((\Registers_ALU[36]~input_o\) 
-- # (\Registers_ALU[35]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010111010001010101011101001010101001110100101010100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[11]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[36]~input_o\,
	dataf => \ALT_INV_Registers_ALU[12]~input_o\,
	combout => \Mul|FPP2|BPP12|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y45_N51
\Mul|Add30|Carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~5_combout\ = (\Mul|FPP3|BPP9|PartialProduct~combout\ & \Mul|FPP2|BPP11|PartialProduct~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP9|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP2|BPP11|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~5_combout\);

-- Location: MLABCELL_X114_Y45_N21
\Mul|FPP3|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP10|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\ & (!\Registers_ALU[9]~input_o\)) # (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[10]~input_o\))))) # 
-- (\Registers_ALU[38]~input_o\ & (((!\Registers_ALU[10]~input_o\) # (\Registers_ALU[37]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (((\Registers_ALU[10]~input_o\ & \Registers_ALU[37]~input_o\)))) # 
-- (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\ & ((\Registers_ALU[10]~input_o\))) # (\Registers_ALU[37]~input_o\ & (\Registers_ALU[9]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100011101000000110001110110111000111100111011100011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[9]~input_o\,
	datab => \ALT_INV_Registers_ALU[38]~input_o\,
	datac => \ALT_INV_Registers_ALU[10]~input_o\,
	datad => \ALT_INV_Registers_ALU[37]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP10|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y47_N54
\Mul|Add30|Carry~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~6_combout\ = ( \Mul|FPP3|BPP7|PartialProduct~combout\ & ( \Mul|Add30|Carry~4_combout\ & ( (!\Mul|FPP2|BPP10|PartialProduct~combout\ & (\Mul|FPP3|BPP8|PartialProduct~combout\ & ((!\Mul|Add30|Carry\(11)) # 
-- (\Mul|FPP2|BPP9|PartialProduct~combout\)))) # (\Mul|FPP2|BPP10|PartialProduct~combout\ & (((!\Mul|Add30|Carry\(11)) # (\Mul|FPP3|BPP8|PartialProduct~combout\)) # (\Mul|FPP2|BPP9|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP3|BPP7|PartialProduct~combout\ 
-- & ( \Mul|Add30|Carry~4_combout\ & ( (!\Mul|FPP2|BPP10|PartialProduct~combout\ & (\Mul|FPP2|BPP9|PartialProduct~combout\ & (\Mul|FPP3|BPP8|PartialProduct~combout\ & !\Mul|Add30|Carry\(11)))) # (\Mul|FPP2|BPP10|PartialProduct~combout\ & 
-- (((\Mul|FPP2|BPP9|PartialProduct~combout\ & !\Mul|Add30|Carry\(11))) # (\Mul|FPP3|BPP8|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010111000000110011111100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP9|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP10|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP8|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry\(11),
	datae => \Mul|FPP3|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry~4_combout\,
	combout => \Mul|Add30|Carry~6_combout\);

-- Location: MLABCELL_X114_Y45_N48
\Mul|Add30|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(14) = ( \Mul|Add30|Carry~6_combout\ & ( !\Mul|FPP2|BPP12|PartialProduct~combout\ $ (\Mul|FPP3|BPP10|PartialProduct~combout\) ) ) # ( !\Mul|Add30|Carry~6_combout\ & ( !\Mul|FPP2|BPP12|PartialProduct~combout\ $ 
-- (!\Mul|Add30|Carry~5_combout\ $ (\Mul|FPP3|BPP10|PartialProduct~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP2|BPP12|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add30|ALT_INV_Carry~5_combout\,
	datad => \Mul|FPP3|BPP10|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry~6_combout\,
	combout => \Mul|Add30|Result\(14));

-- Location: MLABCELL_X114_Y46_N42
\Mul|Add32B|Carry[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(16) = ( \Mul|Add30|Result\(12) & ( \Mul|Add32B|Carry~5_combout\ & ( (!\Mul|Add30|Result\(13) & !\Mul|Add32A|Result\(15)) ) ) ) # ( !\Mul|Add30|Result\(12) & ( \Mul|Add32B|Carry~5_combout\ & ( (!\Mul|Add32A|Result\(14) & 
-- ((!\Mul|Add30|Result\(13)) # (!\Mul|Add32A|Result\(15)))) # (\Mul|Add32A|Result\(14) & (!\Mul|Add30|Result\(13) & !\Mul|Add32A|Result\(15))) ) ) ) # ( \Mul|Add30|Result\(12) & ( !\Mul|Add32B|Carry~5_combout\ & ( (!\Mul|Add30|Result\(13) & 
-- ((!\Mul|Add32A|Result\(15)) # ((!\Mul|Add32B|Carry~6_combout\ & !\Mul|Add32A|Result\(14))))) # (\Mul|Add30|Result\(13) & (!\Mul|Add32B|Carry~6_combout\ & (!\Mul|Add32A|Result\(14) & !\Mul|Add32A|Result\(15)))) ) ) ) # ( !\Mul|Add30|Result\(12) & ( 
-- !\Mul|Add32B|Carry~5_combout\ & ( (!\Mul|Add30|Result\(13) & ((!\Mul|Add32B|Carry~6_combout\) # ((!\Mul|Add32A|Result\(14)) # (!\Mul|Add32A|Result\(15))))) # (\Mul|Add30|Result\(13) & (!\Mul|Add32A|Result\(15) & ((!\Mul|Add32B|Carry~6_combout\) # 
-- (!\Mul|Add32A|Result\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011100000111110001000000011111100110000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~6_combout\,
	datab => \Mul|Add32A|ALT_INV_Result\(14),
	datac => \Mul|Add30|ALT_INV_Result\(13),
	datad => \Mul|Add32A|ALT_INV_Result\(15),
	datae => \Mul|Add30|ALT_INV_Result\(12),
	dataf => \Mul|Add32B|ALT_INV_Carry~5_combout\,
	combout => \Mul|Add32B|Carry\(16));

-- Location: LABCELL_X108_Y46_N18
\Mul|FPP1|BPP14|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP14|PartialProduct~combout\ = ( \Registers_ALU[13]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\ & (!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[14]~input_o\)))) # (\Registers_ALU[33]~input_o\ & 
-- ((!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[14]~input_o\)) # (\Registers_ALU[34]~input_o\))) ) ) # ( !\Registers_ALU[13]~input_o\ & ( !\Registers_ALU[35]~input_o\ $ (((!\Registers_ALU[14]~input_o\) # (!\Registers_ALU[33]~input_o\ $ 
-- (\Registers_ALU[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001011001010101100101100100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[14]~input_o\,
	datad => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_Registers_ALU[13]~input_o\,
	combout => \Mul|FPP1|BPP14|PartialProduct~combout\);

-- Location: LABCELL_X108_Y46_N0
\Mul|Add32A|Carry~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~10_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Mul|FPP1|BPP14|PartialProduct~combout\ $ (!\Registers_ALU[16]~input_o\ $ (\Registers_ALU[33]~input_o\)) ) ) # ( !\Registers_ALU[32]~input_o\ & ( !\Mul|FPP1|BPP14|PartialProduct~combout\ $ 
-- (((!\Registers_ALU[33]~input_o\) # (\Registers_ALU[15]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110100101010101011010010101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP14|ALT_INV_PartialProduct~combout\,
	datab => \ALT_INV_Registers_ALU[16]~input_o\,
	datac => \ALT_INV_Registers_ALU[15]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|Add32A|Carry~10_combout\);

-- Location: LABCELL_X108_Y46_N30
\Mul|Add32A|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(16) = ( \Mul|Add32A|Carry\(14) & ( \Mul|FPP1|BPP13|PartialProduct~combout\ & ( !\Mul|Add32A|Carry~10_combout\ $ (((!\Mul|FPP0|BPP15|PartialProduct~0_combout\ & ((!\Mul|FPP0|BPP14|PartialProduct~0_combout\) # 
-- (!\Mul|FPP1|BPP12|PartialProduct~combout\))))) ) ) ) # ( !\Mul|Add32A|Carry\(14) & ( \Mul|FPP1|BPP13|PartialProduct~combout\ & ( !\Mul|Add32A|Carry~10_combout\ $ (((!\Mul|FPP0|BPP14|PartialProduct~0_combout\ & (!\Mul|FPP0|BPP15|PartialProduct~0_combout\ & 
-- !\Mul|FPP1|BPP12|PartialProduct~combout\)))) ) ) ) # ( \Mul|Add32A|Carry\(14) & ( !\Mul|FPP1|BPP13|PartialProduct~combout\ & ( !\Mul|Add32A|Carry~10_combout\ $ (((!\Mul|FPP0|BPP14|PartialProduct~0_combout\) # ((!\Mul|FPP0|BPP15|PartialProduct~0_combout\) 
-- # (!\Mul|FPP1|BPP12|PartialProduct~combout\)))) ) ) ) # ( !\Mul|Add32A|Carry\(14) & ( !\Mul|FPP1|BPP13|PartialProduct~combout\ & ( !\Mul|Add32A|Carry~10_combout\ $ (((!\Mul|FPP0|BPP15|PartialProduct~0_combout\) # 
-- ((!\Mul|FPP0|BPP14|PartialProduct~0_combout\ & !\Mul|FPP1|BPP12|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001011010010101010101011001101010101010100101101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~10_combout\,
	datab => \Mul|FPP0|BPP14|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP0|BPP15|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP12|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add32A|ALT_INV_Carry\(14),
	dataf => \Mul|FPP1|BPP13|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(16));

-- Location: LABCELL_X112_Y46_N51
\Mul|Add32B|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(16) = ( \Mul|Add32B|Carry\(16) & ( \Mul|Add32A|Result\(16) & ( !\Mul|Add30|Result\(14) ) ) ) # ( !\Mul|Add32B|Carry\(16) & ( \Mul|Add32A|Result\(16) & ( \Mul|Add30|Result\(14) ) ) ) # ( \Mul|Add32B|Carry\(16) & ( 
-- !\Mul|Add32A|Result\(16) & ( \Mul|Add30|Result\(14) ) ) ) # ( !\Mul|Add32B|Carry\(16) & ( !\Mul|Add32A|Result\(16) & ( !\Mul|Add30|Result\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010010101010101010101010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(14),
	datae => \Mul|Add32B|ALT_INV_Carry\(16),
	dataf => \Mul|Add32A|ALT_INV_Result\(16),
	combout => \Mul|Add32B|Result\(16));

-- Location: LABCELL_X112_Y46_N15
\Mul|Add32D|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(16) = ( \Mul|Add32B|Result\(16) & ( !\Mul|Add26B|Result\(10) $ (!\Mul|Add32D|Carry~1_combout\ $ (!\Mul|Add32C|Carry\(16) $ (\Mul|FPP8|BPP0|PartialProduct~0_combout\))) ) ) # ( !\Mul|Add32B|Result\(16) & ( !\Mul|Add26B|Result\(10) $ 
-- (!\Mul|Add32D|Carry~1_combout\ $ (!\Mul|Add32C|Carry\(16) $ (!\Mul|FPP8|BPP0|PartialProduct~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(10),
	datab => \Mul|Add32D|ALT_INV_Carry~1_combout\,
	datac => \Mul|Add32C|ALT_INV_Carry\(16),
	datad => \Mul|FPP8|BPP0|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add32B|ALT_INV_Result\(16),
	combout => \Mul|Add32D|Result\(16));

-- Location: LABCELL_X38_Y46_N27
\LS|D16~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D16~feeder_combout\ = ( LSRDataIn(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(16),
	combout => \LS|D16~feeder_combout\);

-- Location: FF_X38_Y46_N29
\LS|D16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D16~feeder_combout\,
	asdata => \LS|D15~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D16~q\);

-- Location: IOIBUF_X44_Y115_N18
\PC_ALU[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(16),
	o => \PC_ALU[16]~input_o\);

-- Location: LABCELL_X43_Y48_N12
\AdderInputA[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[16]~18_combout\ = ( AddrASelector(1) & ( \PC_ALU[16]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[16]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[16]~input_o\,
	datad => \ALT_INV_PC_ALU[16]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[16]~18_combout\);

-- Location: LABCELL_X43_Y48_N3
\AdderInputA[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(16) = ( \AdderInputA[16]~18_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(16)) ) ) # ( !\AdderInputA[16]~18_combout\ & ( (AdderInputA(16) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(16),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[16]~18_combout\,
	combout => AdderInputA(16));

-- Location: LABCELL_X48_Y47_N18
\AdderInputB[16]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[16]~56_combout\ = ( \IR_ALU[21]~input_o\ & ( (!\AdderInputB[18]~41_combout\ & (((\AdderInputB[18]~12_combout\) # (\IR_ALU[9]~input_o\)))) # (\AdderInputB[18]~41_combout\ & (\IR_ALU[10]~input_o\ & ((\AdderInputB[18]~12_combout\)))) ) ) # ( 
-- !\IR_ALU[21]~input_o\ & ( (!\AdderInputB[18]~41_combout\ & (((\IR_ALU[9]~input_o\ & !\AdderInputB[18]~12_combout\)))) # (\AdderInputB[18]~41_combout\ & (\IR_ALU[10]~input_o\ & ((\AdderInputB[18]~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011000001000100001100110111010000110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[10]~input_o\,
	datab => \ALT_INV_AdderInputB[18]~41_combout\,
	datac => \ALT_INV_IR_ALU[9]~input_o\,
	datad => \ALT_INV_AdderInputB[18]~12_combout\,
	dataf => \ALT_INV_IR_ALU[21]~input_o\,
	combout => \AdderInputB[16]~56_combout\);

-- Location: MLABCELL_X46_Y45_N51
\AdderInputB[16]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[16]~57_combout\ = ( !\AdderInputB[12]~44_combout\ & ( (!\AdderInputB[12]~40_combout\ & ((!\AdderInputB[12]~43_combout\) # ((!\AdderInputB[16]~56_combout\)))) # (\AdderInputB[12]~40_combout\ & (\Registers_ALU[48]~input_o\ & 
-- ((!\AdderInputB[12]~43_combout\) # (!\AdderInputB[16]~56_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110001100101011111000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[12]~40_combout\,
	datab => \ALT_INV_AdderInputB[12]~43_combout\,
	datac => \ALT_INV_Registers_ALU[48]~input_o\,
	datad => \ALT_INV_AdderInputB[16]~56_combout\,
	dataf => \ALT_INV_AdderInputB[12]~44_combout\,
	combout => \AdderInputB[16]~57_combout\);

-- Location: LABCELL_X45_Y47_N18
\AdderInputB[16]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[16]~58_combout\ = ( \AdderInputB[16]~57_combout\ & ( (!\Control_ALU[21]~input_o\ & (((\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (\Registers_ALU[48]~input_o\)) ) ) # ( !\AdderInputB[16]~57_combout\ & 
-- ( (!\Control_ALU[21]~input_o\ & (((!\Control_ALU[14]~input_o\) # (!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (\Registers_ALU[48]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111010001110111011101000100011101000100010001110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[48]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_Control_ALU[14]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_AdderInputB[16]~57_combout\,
	combout => \AdderInputB[16]~58_combout\);

-- Location: LABCELL_X45_Y47_N21
\AdderInputB[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(16) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[16]~58_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[16]~58_combout\,
	datad => ALT_INV_AdderInputB(16),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(16));

-- Location: LABCELL_X43_Y48_N51
\CRAA32|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(16) = ( \CRAA32|Carry\(15) & ( !AdderInputA(16) $ (!AdderInputB(16) $ (((AdderInputA(15) & AdderInputB(15))))) ) ) # ( !\CRAA32|Carry\(15) & ( !AdderInputA(16) $ (!AdderInputB(16) $ (((AdderInputB(15)) # (AdderInputA(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001100111100011010010011110001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(15),
	datab => ALT_INV_AdderInputA(16),
	datac => ALT_INV_AdderInputB(16),
	datad => ALT_INV_AdderInputB(15),
	dataf => \CRAA32|ALT_INV_Carry\(15),
	combout => \CRAA32|Result\(16));

-- Location: MLABCELL_X36_Y49_N18
\InputANDB[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[16]~17_combout\ = ( \Control_ALU[30]~input_o\ & ( \IR_ALU[24]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) ) # ( !\Control_ALU[30]~input_o\ & ( \IR_ALU[24]~input_o\ & ( (\Registers_ALU[48]~input_o\) # (AndBselector(1)) ) ) ) # ( 
-- \Control_ALU[30]~input_o\ & ( !\IR_ALU[24]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) ) # ( !\Control_ALU[30]~input_o\ & ( !\IR_ALU[24]~input_o\ & ( (!AndBselector(1) & \Registers_ALU[48]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010101010101010100111111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_Registers_ALU[48]~input_o\,
	datae => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputANDB[16]~17_combout\);

-- Location: LABCELL_X37_Y49_N51
\InputANDB[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(16) = ( InputANDB(16) & ( (!\InputANDB[0]~1_combout\) # (\InputANDB[16]~17_combout\) ) ) # ( !InputANDB(16) & ( (\InputANDB[16]~17_combout\ & \InputANDB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputANDB[16]~17_combout\,
	datad => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(16),
	combout => InputANDB(16));

-- Location: MLABCELL_X36_Y49_N57
\InputXORB[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[16]~16_combout\ = ( \Registers_ALU[48]~input_o\ & ( (\IR_ALU[24]~input_o\) # (\Control_ALU[24]~input_o\) ) ) # ( !\Registers_ALU[48]~input_o\ & ( (!\Control_ALU[24]~input_o\ & \IR_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[24]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Registers_ALU[48]~input_o\,
	combout => \InputXORB[16]~16_combout\);

-- Location: LABCELL_X37_Y49_N3
\InputXORB[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(16) = ( ALURegSelector(1) & ( \InputXORB[16]~16_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputXORB[16]~16_combout\,
	datad => ALT_INV_InputXORB(16),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(16));

-- Location: LABCELL_X37_Y49_N30
\InputORB[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[16]~17_combout\ = ( \Registers_ALU[48]~input_o\ & ( (!\Control_ALU[29]~input_o\ & (((!OrBselector(1)) # (\IR_ALU[24]~input_o\)))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !\Registers_ALU[48]~input_o\ & ( 
-- (!\Control_ALU[29]~input_o\ & (((\IR_ALU[24]~input_o\ & OrBselector(1))))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[29]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => ALT_INV_OrBselector(1),
	dataf => \ALT_INV_Registers_ALU[48]~input_o\,
	combout => \InputORB[16]~17_combout\);

-- Location: LABCELL_X37_Y49_N48
\InputORB[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(16) = ( \InputORB[16]~17_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(16)) ) ) # ( !\InputORB[16]~17_combout\ & ( (InputORB(16) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(16),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[16]~17_combout\,
	combout => InputORB(16));

-- Location: LABCELL_X37_Y49_N42
\ALU_Registers[16]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]~125_combout\ = ( !\Registers_ALU[16]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(16) & (\ALU_Registers[31]~0_combout\))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(16))) # 
-- (\ALU_Registers[31]~0_combout\ & ((InputXORB(16))))))) ) ) # ( \Registers_ALU[16]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(16))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ 
-- & (\CRAA32|Result\(16))) # (\ALU_Registers[31]~0_combout\ & ((!InputXORB(16))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001010000110111111111100010001010111110001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \CRAA32|ALT_INV_Result\(16),
	datac => ALT_INV_InputANDB(16),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[16]~input_o\,
	dataf => ALT_INV_InputXORB(16),
	datag => ALT_INV_InputORB(16),
	combout => \ALU_Registers[16]~125_combout\);

-- Location: LABCELL_X37_Y49_N36
\ALU_Registers[16]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]~121_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[16]~125_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result\(16)))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D16~q\) # (\LSR|D16~q\))) # (\ASR|D16~q\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011010111110011001100001111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|ALT_INV_D16~q\,
	datab => \Mul|Add32D|ALT_INV_Result\(16),
	datac => \LSR|ALT_INV_D16~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D16~q\,
	datag => \ALT_INV_ALU_Registers[16]~125_combout\,
	combout => \ALU_Registers[16]~121_combout\);

-- Location: LABCELL_X37_Y49_N0
\ALU_Registers[16]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[16]~121_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[16]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[16]~121_combout\,
	datad => \ALT_INV_ALU_Registers[16]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[16]$latch~combout\);

-- Location: IOIBUF_X121_Y31_N38
\Registers_ALU[49]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(49),
	o => \Registers_ALU[49]~input_o\);

-- Location: MLABCELL_X36_Y49_N24
\InputANDB[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[17]~18_combout\ = ( \Registers_ALU[49]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((!AndBselector(1)) # ((\IR_ALU[24]~input_o\)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\Registers_ALU[49]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (AndBselector(1) & ((\IR_ALU[24]~input_o\)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Registers_ALU[49]~input_o\,
	combout => \InputANDB[17]~18_combout\);

-- Location: LABCELL_X37_Y49_N6
\InputANDB[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(17) = ( InputANDB(17) & ( (!\InputANDB[0]~1_combout\) # (\InputANDB[17]~18_combout\) ) ) # ( !InputANDB(17) & ( (\InputANDB[17]~18_combout\ & \InputANDB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[17]~18_combout\,
	datad => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(17),
	combout => InputANDB(17));

-- Location: LABCELL_X48_Y47_N21
\AdderInputB[17]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[17]~59_combout\ = ( \IR_ALU[11]~input_o\ & ( (!\AdderInputB[18]~41_combout\ & ((!\AdderInputB[18]~12_combout\ & (\IR_ALU[10]~input_o\)) # (\AdderInputB[18]~12_combout\ & ((\IR_ALU[22]~input_o\))))) # (\AdderInputB[18]~41_combout\ & 
-- (((\AdderInputB[18]~12_combout\)))) ) ) # ( !\IR_ALU[11]~input_o\ & ( (!\AdderInputB[18]~41_combout\ & ((!\AdderInputB[18]~12_combout\ & (\IR_ALU[10]~input_o\)) # (\AdderInputB[18]~12_combout\ & ((\IR_ALU[22]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001000100001111110100010000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[10]~input_o\,
	datab => \ALT_INV_AdderInputB[18]~41_combout\,
	datac => \ALT_INV_IR_ALU[22]~input_o\,
	datad => \ALT_INV_AdderInputB[18]~12_combout\,
	dataf => \ALT_INV_IR_ALU[11]~input_o\,
	combout => \AdderInputB[17]~59_combout\);

-- Location: MLABCELL_X46_Y45_N54
\AdderInputB[17]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[17]~60_combout\ = ( \AdderInputB[12]~40_combout\ & ( (!\AdderInputB[12]~44_combout\ & (\Registers_ALU[49]~input_o\ & ((!\AdderInputB[17]~59_combout\) # (!\AdderInputB[12]~43_combout\)))) ) ) # ( !\AdderInputB[12]~40_combout\ & ( 
-- (!\AdderInputB[12]~44_combout\ & ((!\AdderInputB[17]~59_combout\) # (!\AdderInputB[12]~43_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100000000000110010000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[17]~59_combout\,
	datab => \ALT_INV_AdderInputB[12]~44_combout\,
	datac => \ALT_INV_AdderInputB[12]~43_combout\,
	datad => \ALT_INV_Registers_ALU[49]~input_o\,
	dataf => \ALT_INV_AdderInputB[12]~40_combout\,
	combout => \AdderInputB[17]~60_combout\);

-- Location: MLABCELL_X46_Y45_N45
\AdderInputB[17]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[17]~61_combout\ = ( \AdderInputB[17]~60_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & (!\IR_ALU[24]~input_o\))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[49]~input_o\)))) ) ) # ( !\AdderInputB[17]~60_combout\ 
-- & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\) # ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[49]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000001111111011100000111101000100000011110100010000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[49]~input_o\,
	datad => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[17]~60_combout\,
	combout => \AdderInputB[17]~61_combout\);

-- Location: MLABCELL_X46_Y45_N57
\AdderInputB[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(17) = ( \AdderInputB[17]~61_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(17)) ) ) # ( !\AdderInputB[17]~61_combout\ & ( (AdderInputB(17) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(17),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[17]~61_combout\,
	combout => AdderInputB(17));

-- Location: LABCELL_X44_Y47_N6
\CRAA32|Carry[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(17) = ( AdderInputB(15) & ( \CRAA32|Carry~5_combout\ & ( (!AdderInputA(16) & !AdderInputB(16)) ) ) ) # ( !AdderInputB(15) & ( \CRAA32|Carry~5_combout\ & ( (!AdderInputA(16) & ((!AdderInputA(15)) # (!AdderInputB(16)))) # (AdderInputA(16) & 
-- (!AdderInputA(15) & !AdderInputB(16))) ) ) ) # ( AdderInputB(15) & ( !\CRAA32|Carry~5_combout\ & ( (!AdderInputA(16) & ((!AdderInputB(16)) # ((!AdderInputA(15) & !\CRAA32|Carry~4_combout\)))) # (AdderInputA(16) & (!AdderInputA(15) & (!AdderInputB(16) & 
-- !\CRAA32|Carry~4_combout\))) ) ) ) # ( !AdderInputB(15) & ( !\CRAA32|Carry~5_combout\ & ( (!AdderInputA(16) & ((!AdderInputA(15)) # ((!AdderInputB(16)) # (!\CRAA32|Carry~4_combout\)))) # (AdderInputA(16) & (!AdderInputB(16) & ((!AdderInputA(15)) # 
-- (!\CRAA32|Carry~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011101000111010001010000011101000111010001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(16),
	datab => ALT_INV_AdderInputA(15),
	datac => ALT_INV_AdderInputB(16),
	datad => \CRAA32|ALT_INV_Carry~4_combout\,
	datae => ALT_INV_AdderInputB(15),
	dataf => \CRAA32|ALT_INV_Carry~5_combout\,
	combout => \CRAA32|Carry\(17));

-- Location: IOIBUF_X75_Y0_N52
\PC_ALU[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(17),
	o => \PC_ALU[17]~input_o\);

-- Location: LABCELL_X43_Y48_N42
\AdderInputA[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[17]~19_combout\ = ( AddrASelector(1) & ( \PC_ALU[17]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[17]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PC_ALU[17]~input_o\,
	datad => \ALT_INV_Registers_ALU[17]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[17]~19_combout\);

-- Location: LABCELL_X43_Y48_N9
\AdderInputA[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(17) = ( \AdderInputA[17]~19_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(17)) ) ) # ( !\AdderInputA[17]~19_combout\ & ( (AdderInputA(17) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(17),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[17]~19_combout\,
	combout => AdderInputA(17));

-- Location: LABCELL_X43_Y48_N57
\CRAA32|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(17) = ( AdderInputA(17) & ( !AdderInputB(17) $ (!\CRAA32|Carry\(17)) ) ) # ( !AdderInputA(17) & ( !AdderInputB(17) $ (\CRAA32|Carry\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(17),
	datad => \CRAA32|ALT_INV_Carry\(17),
	dataf => ALT_INV_AdderInputA(17),
	combout => \CRAA32|Result\(17));

-- Location: MLABCELL_X36_Y49_N33
\InputXORB[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[17]~17_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[49]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[17]~17_combout\);

-- Location: MLABCELL_X36_Y49_N54
\InputXORB[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(17) = ( ALURegSelector(1) & ( \InputXORB[17]~17_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputXORB[17]~17_combout\,
	datad => ALT_INV_InputXORB(17),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(17));

-- Location: LABCELL_X38_Y49_N3
\InputORB[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[17]~18_combout\ = ( \IR_ALU[12]~input_o\ & ( OrBselector(1) & ( (\Control_ALU[29]~input_o\) # (\IR_ALU[24]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( OrBselector(1) & ( (\IR_ALU[24]~input_o\ & !\Control_ALU[29]~input_o\) ) ) ) # ( 
-- \IR_ALU[12]~input_o\ & ( !OrBselector(1) & ( (\Control_ALU[29]~input_o\) # (\Registers_ALU[49]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( !OrBselector(1) & ( (\Registers_ALU[49]~input_o\ & !\Control_ALU[29]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Control_ALU[29]~input_o\,
	datae => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[17]~18_combout\);

-- Location: LABCELL_X38_Y49_N12
\InputORB[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(17) = ( \InputORB[0]~1_combout\ & ( \InputORB[17]~18_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( \InputORB[17]~18_combout\ & ( InputORB(17) ) ) ) # ( !\InputORB[0]~1_combout\ & ( !\InputORB[17]~18_combout\ & ( InputORB(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_InputORB(17),
	datae => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[17]~18_combout\,
	combout => InputORB(17));

-- Location: LABCELL_X37_Y49_N24
\ALU_Registers[17]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]~117_combout\ = ( !\Registers_ALU[17]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (\ALU_Registers[31]~0_combout\ & (InputORB(17)))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(17))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((InputXORB(17))))))) ) ) # ( \Registers_ALU[17]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputANDB(17))) # (\ALU_Registers[31]~0_combout\))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & 
-- (((\CRAA32|Result\(17))))) # (\ALU_Registers[31]~0_combout\ & (((!InputXORB(17))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000110001110110111111100010011010101110010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(17),
	datad => \CRAA32|ALT_INV_Result\(17),
	datae => \ALT_INV_Registers_ALU[17]~input_o\,
	dataf => ALT_INV_InputXORB(17),
	datag => ALT_INV_InputORB(17),
	combout => \ALU_Registers[17]~117_combout\);

-- Location: LABCELL_X110_Y45_N30
\Mul|Add18A|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(3) = ( \Registers_ALU[47]~input_o\ & ( (!\Registers_ALU[48]~input_o\ & (!\Registers_ALU[1]~input_o\ $ (((!\Registers_ALU[49]~input_o\) # (!\Registers_ALU[0]~input_o\))))) # (\Registers_ALU[48]~input_o\ & (!\Registers_ALU[49]~input_o\ & 
-- ((\Registers_ALU[0]~input_o\)))) ) ) # ( !\Registers_ALU[47]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[1]~input_o\ & (\Registers_ALU[48]~input_o\))) # (\Registers_ALU[49]~input_o\ & (!\Registers_ALU[0]~input_o\ $ 
-- (((!\Registers_ALU[1]~input_o\) # (!\Registers_ALU[48]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010110000000110101011000110000011010100011000001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[48]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[47]~input_o\,
	combout => \Mul|Add18A|Result\(3));

-- Location: LABCELL_X115_Y46_N57
\Mul|Add26A|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(11) = ( \Mul|FPP5|BPP6|PartialProduct~combout\ & ( ((!\Mul|Add26A|Carry\(9) & (\Mul|FPP5|BPP5|PartialProduct~combout\ & \Mul|FPP4|BPP7|PartialProduct~combout\)) # (\Mul|Add26A|Carry\(9) & ((\Mul|FPP4|BPP7|PartialProduct~combout\) # 
-- (\Mul|FPP5|BPP5|PartialProduct~combout\)))) # (\Mul|FPP4|BPP8|PartialProduct~combout\) ) ) # ( !\Mul|FPP5|BPP6|PartialProduct~combout\ & ( (\Mul|FPP4|BPP8|PartialProduct~combout\ & ((!\Mul|Add26A|Carry\(9) & (\Mul|FPP5|BPP5|PartialProduct~combout\ & 
-- \Mul|FPP4|BPP7|PartialProduct~combout\)) # (\Mul|Add26A|Carry\(9) & ((\Mul|FPP4|BPP7|PartialProduct~combout\) # (\Mul|FPP5|BPP5|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011100011111011111110001111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry\(9),
	datab => \Mul|FPP5|BPP5|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP4|BPP8|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP4|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry\(11));

-- Location: LABCELL_X111_Y47_N12
\Mul|FPP5|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP7|PartialProduct~combout\ = ( \Registers_ALU[6]~input_o\ & ( \Registers_ALU[41]~input_o\ & ( (!\Registers_ALU[43]~input_o\ $ (!\Registers_ALU[7]~input_o\)) # (\Registers_ALU[42]~input_o\) ) ) ) # ( !\Registers_ALU[6]~input_o\ & ( 
-- \Registers_ALU[41]~input_o\ & ( !\Registers_ALU[43]~input_o\ $ (((!\Registers_ALU[7]~input_o\) # (\Registers_ALU[42]~input_o\))) ) ) ) # ( \Registers_ALU[6]~input_o\ & ( !\Registers_ALU[41]~input_o\ & ( (\Registers_ALU[42]~input_o\ & 
-- (!\Registers_ALU[43]~input_o\ $ (!\Registers_ALU[7]~input_o\))) ) ) ) # ( !\Registers_ALU[6]~input_o\ & ( !\Registers_ALU[41]~input_o\ & ( !\Registers_ALU[43]~input_o\ $ (((!\Registers_ALU[7]~input_o\) # (!\Registers_ALU[42]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010110000001100000011001100101011001010110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[43]~input_o\,
	datab => \ALT_INV_Registers_ALU[7]~input_o\,
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datae => \ALT_INV_Registers_ALU[6]~input_o\,
	dataf => \ALT_INV_Registers_ALU[41]~input_o\,
	combout => \Mul|FPP5|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X111_Y47_N30
\Mul|FPP4|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP9|PartialProduct~combout\ = ( \Registers_ALU[40]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[9]~input_o\)))) # (\Registers_ALU[39]~input_o\ & (((\Registers_ALU[41]~input_o\)) # 
-- (\Registers_ALU[8]~input_o\))) ) ) # ( !\Registers_ALU[40]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (!\Registers_ALU[8]~input_o\ & (\Registers_ALU[41]~input_o\))) # (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ 
-- (!\Registers_ALU[9]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[8]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X111_Y47_N33
\Mul|Add26A|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~2_combout\ = ( \Mul|FPP4|BPP9|PartialProduct~combout\ & ( !\Mul|FPP5|BPP7|PartialProduct~combout\ ) ) # ( !\Mul|FPP4|BPP9|PartialProduct~combout\ & ( \Mul|FPP5|BPP7|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP5|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP4|BPP9|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry~2_combout\);

-- Location: LABCELL_X111_Y46_N0
\Mul|Add26B|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(11) = ( \Mul|Add22|Result\(6) & ( (\Mul|Add26A|Result\(10)) # (\Mul|Add26B|Carry\(10)) ) ) # ( !\Mul|Add22|Result\(6) & ( (\Mul|Add26B|Carry\(10) & \Mul|Add26A|Result\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Carry\(10),
	datab => \Mul|Add26A|ALT_INV_Result\(10),
	dataf => \Mul|Add22|ALT_INV_Result\(6),
	combout => \Mul|Add26B|Carry\(11));

-- Location: LABCELL_X111_Y45_N24
\Mul|FPP7|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP3|PartialProduct~combout\ = ( \Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[3]~input_o\ $ (!\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[45]~input_o\ & 
-- ((!\Registers_ALU[3]~input_o\ $ (!\Registers_ALU[47]~input_o\)) # (\Registers_ALU[46]~input_o\))) ) ) # ( !\Registers_ALU[2]~input_o\ & ( !\Registers_ALU[47]~input_o\ $ (((!\Registers_ALU[3]~input_o\) # (!\Registers_ALU[45]~input_o\ $ 
-- (\Registers_ALU[46]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010011101011000101001110101100010111001010110001011100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[3]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[46]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[2]~input_o\,
	combout => \Mul|FPP7|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N15
\Mul|FPP6|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP5|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (!\Registers_ALU[5]~input_o\ $ ((!\Registers_ALU[45]~input_o\)))) # (\Registers_ALU[44]~input_o\ & (((\Registers_ALU[4]~input_o\) # 
-- (\Registers_ALU[45]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (((\Registers_ALU[45]~input_o\ & !\Registers_ALU[4]~input_o\)))) # (\Registers_ALU[44]~input_o\ & (!\Registers_ALU[5]~input_o\ $ 
-- ((!\Registers_ALU[45]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010010000111100001001001001011011110110100101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[5]~input_o\,
	datab => \ALT_INV_Registers_ALU[44]~input_o\,
	datac => \ALT_INV_Registers_ALU[45]~input_o\,
	datad => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N21
\Mul|Add22|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(7) = ( \Mul|FPP6|BPP5|PartialProduct~combout\ & ( !\Mul|FPP7|BPP3|PartialProduct~combout\ $ (((!\Mul|Add22|Carry\(6) & (\Mul|FPP7|BPP2|PartialProduct~combout\ & \Mul|FPP6|BPP4|PartialProduct~combout\)) # (\Mul|Add22|Carry\(6) & 
-- ((\Mul|FPP6|BPP4|PartialProduct~combout\) # (\Mul|FPP7|BPP2|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP6|BPP5|PartialProduct~combout\ & ( !\Mul|FPP7|BPP3|PartialProduct~combout\ $ (((!\Mul|Add22|Carry\(6) & ((!\Mul|FPP7|BPP2|PartialProduct~combout\) # 
-- (!\Mul|FPP6|BPP4|PartialProduct~combout\))) # (\Mul|Add22|Carry\(6) & (!\Mul|FPP7|BPP2|PartialProduct~combout\ & !\Mul|FPP6|BPP4|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010010101100110101010101001100101011010100110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP3|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add22|ALT_INV_Carry\(6),
	datac => \Mul|FPP7|BPP2|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP6|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP5|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(7));

-- Location: LABCELL_X111_Y46_N6
\Mul|Add26B|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(11) = ( \Mul|Add22|Result\(7) & ( !\Mul|Add26A|Carry\(11) $ (!\Mul|Add26A|Carry~2_combout\ $ (!\Mul|Add26B|Carry\(11))) ) ) # ( !\Mul|Add22|Result\(7) & ( !\Mul|Add26A|Carry\(11) $ (!\Mul|Add26A|Carry~2_combout\ $ 
-- (\Mul|Add26B|Carry\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry\(11),
	datab => \Mul|Add26A|ALT_INV_Carry~2_combout\,
	datac => \Mul|Add26B|ALT_INV_Carry\(11),
	dataf => \Mul|Add22|ALT_INV_Result\(7),
	combout => \Mul|Add26B|Result\(11));

-- Location: LABCELL_X108_Y46_N57
\Mul|FPP1|BPP15|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP15|PartialProduct~combout\ = ( \Registers_ALU[15]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\)) # (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\) # 
-- (\Registers_ALU[14]~input_o\))))) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[33]~input_o\ & (!\Registers_ALU[34]~input_o\ & !\Registers_ALU[14]~input_o\)) # (\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[15]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\ & \Registers_ALU[14]~input_o\))) # (\Registers_ALU[35]~input_o\ & (((!\Registers_ALU[14]~input_o\) # 
-- (\Registers_ALU[34]~input_o\)) # (\Registers_ALU[33]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010111010101010001011101101001001010110110100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[34]~input_o\,
	datad => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => \ALT_INV_Registers_ALU[15]~input_o\,
	combout => \Mul|FPP1|BPP15|PartialProduct~combout\);

-- Location: LABCELL_X108_Y46_N54
\Mul|FPP0|BPP17|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP17|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[17]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[16]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[17]~input_o\,
	datad => \ALT_INV_Registers_ALU[16]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP17|PartialProduct~0_combout\);

-- Location: LABCELL_X108_Y46_N12
\Mul|Add32A|Carry~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~12_combout\ = ( \Mul|Add32A|Carry\(14) & ( \Mul|FPP1|BPP13|PartialProduct~combout\ & ( (\Mul|Add32A|Carry~10_combout\ & (((\Mul|FPP0|BPP14|PartialProduct~0_combout\ & \Mul|FPP1|BPP12|PartialProduct~combout\)) # 
-- (\Mul|FPP0|BPP15|PartialProduct~0_combout\))) ) ) ) # ( !\Mul|Add32A|Carry\(14) & ( \Mul|FPP1|BPP13|PartialProduct~combout\ & ( (\Mul|Add32A|Carry~10_combout\ & (((\Mul|FPP1|BPP12|PartialProduct~combout\) # (\Mul|FPP0|BPP15|PartialProduct~0_combout\)) # 
-- (\Mul|FPP0|BPP14|PartialProduct~0_combout\))) ) ) ) # ( \Mul|Add32A|Carry\(14) & ( !\Mul|FPP1|BPP13|PartialProduct~combout\ & ( (\Mul|Add32A|Carry~10_combout\ & (\Mul|FPP0|BPP14|PartialProduct~0_combout\ & (\Mul|FPP0|BPP15|PartialProduct~0_combout\ & 
-- \Mul|FPP1|BPP12|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add32A|Carry\(14) & ( !\Mul|FPP1|BPP13|PartialProduct~combout\ & ( (\Mul|Add32A|Carry~10_combout\ & (\Mul|FPP0|BPP15|PartialProduct~0_combout\ & ((\Mul|FPP1|BPP12|PartialProduct~combout\) # 
-- (\Mul|FPP0|BPP14|PartialProduct~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000000000000000100010101010101010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~10_combout\,
	datab => \Mul|FPP0|BPP14|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP0|BPP15|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP12|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add32A|ALT_INV_Carry\(14),
	dataf => \Mul|FPP1|BPP13|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry~12_combout\);

-- Location: LABCELL_X108_Y46_N3
\Mul|Add32A|Carry~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~11_combout\ = ( \Registers_ALU[32]~input_o\ & ( (\Mul|FPP1|BPP14|PartialProduct~combout\ & (!\Registers_ALU[16]~input_o\ $ (!\Registers_ALU[33]~input_o\))) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Mul|FPP1|BPP14|PartialProduct~combout\ 
-- & (\Registers_ALU[33]~input_o\ & !\Registers_ALU[15]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP14|ALT_INV_PartialProduct~combout\,
	datab => \ALT_INV_Registers_ALU[16]~input_o\,
	datac => \ALT_INV_Registers_ALU[33]~input_o\,
	datad => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|Add32A|Carry~11_combout\);

-- Location: MLABCELL_X109_Y46_N12
\Mul|Add32A|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(17) = ( \Mul|Add32A|Carry~11_combout\ & ( !\Mul|FPP1|BPP15|PartialProduct~combout\ $ (\Mul|FPP0|BPP17|PartialProduct~0_combout\) ) ) # ( !\Mul|Add32A|Carry~11_combout\ & ( !\Mul|FPP1|BPP15|PartialProduct~combout\ $ 
-- (!\Mul|FPP0|BPP17|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP1|BPP15|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP17|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~12_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry~11_combout\,
	combout => \Mul|Add32A|Result\(17));

-- Location: MLABCELL_X114_Y45_N42
\Mul|FPP3|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP11|PartialProduct~combout\ = ( \Registers_ALU[10]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[11]~input_o\ $ (!\Registers_ALU[39]~input_o\)))) # (\Registers_ALU[37]~input_o\ & 
-- ((!\Registers_ALU[11]~input_o\ $ (!\Registers_ALU[39]~input_o\)) # (\Registers_ALU[38]~input_o\))) ) ) # ( !\Registers_ALU[10]~input_o\ & ( !\Registers_ALU[39]~input_o\ $ (((!\Registers_ALU[11]~input_o\) # (!\Registers_ALU[37]~input_o\ $ 
-- (\Registers_ALU[38]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000101101000111100010110100010100011111010001010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[11]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[10]~input_o\,
	combout => \Mul|FPP3|BPP11|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y45_N24
\Mul|FPP2|BPP13|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP13|PartialProduct~combout\ = ( \Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[37]~input_o\ $ (!\Registers_ALU[13]~input_o\)))) # (\Registers_ALU[35]~input_o\ & (((\Registers_ALU[37]~input_o\)) # 
-- (\Registers_ALU[12]~input_o\))) ) ) # ( !\Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[12]~input_o\ & (\Registers_ALU[37]~input_o\))) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[37]~input_o\ $ 
-- (!\Registers_ALU[13]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000111100001000100011110000111100011101110011110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[12]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \Mul|FPP2|BPP13|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y45_N54
\Mul|Add30|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(15) = ( \Mul|FPP2|BPP12|PartialProduct~combout\ & ( \Mul|FPP2|BPP13|PartialProduct~combout\ & ( !\Mul|FPP3|BPP11|PartialProduct~combout\ $ ((((\Mul|Add30|Carry~6_combout\) # (\Mul|Add30|Carry~5_combout\)) # 
-- (\Mul|FPP3|BPP10|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP2|BPP12|PartialProduct~combout\ & ( \Mul|FPP2|BPP13|PartialProduct~combout\ & ( !\Mul|FPP3|BPP11|PartialProduct~combout\ $ (((\Mul|FPP3|BPP10|PartialProduct~combout\ & 
-- ((\Mul|Add30|Carry~6_combout\) # (\Mul|Add30|Carry~5_combout\))))) ) ) ) # ( \Mul|FPP2|BPP12|PartialProduct~combout\ & ( !\Mul|FPP2|BPP13|PartialProduct~combout\ & ( !\Mul|FPP3|BPP11|PartialProduct~combout\ $ (((!\Mul|FPP3|BPP10|PartialProduct~combout\ & 
-- (!\Mul|Add30|Carry~5_combout\ & !\Mul|Add30|Carry~6_combout\)))) ) ) ) # ( !\Mul|FPP2|BPP12|PartialProduct~combout\ & ( !\Mul|FPP2|BPP13|PartialProduct~combout\ & ( !\Mul|FPP3|BPP11|PartialProduct~combout\ $ (((!\Mul|FPP3|BPP10|PartialProduct~combout\) # 
-- ((!\Mul|Add30|Carry~5_combout\ & !\Mul|Add30|Carry~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001100110011011001100110011001001100110011001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP10|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP3|BPP11|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add30|ALT_INV_Carry~5_combout\,
	datad => \Mul|Add30|ALT_INV_Carry~6_combout\,
	datae => \Mul|FPP2|BPP12|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP13|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(15));

-- Location: LABCELL_X112_Y46_N30
\Mul|Add32B|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(17) = ( \Mul|Add32B|Carry\(16) & ( \Mul|Add30|Result\(14) & ( !\Mul|Add32A|Result\(16) $ (!\Mul|Add32A|Result\(17) $ (\Mul|Add30|Result\(15))) ) ) ) # ( !\Mul|Add32B|Carry\(16) & ( \Mul|Add30|Result\(14) & ( !\Mul|Add32A|Result\(17) $ 
-- (\Mul|Add30|Result\(15)) ) ) ) # ( \Mul|Add32B|Carry\(16) & ( !\Mul|Add30|Result\(14) & ( !\Mul|Add32A|Result\(17) $ (!\Mul|Add30|Result\(15)) ) ) ) # ( !\Mul|Add32B|Carry\(16) & ( !\Mul|Add30|Result\(14) & ( !\Mul|Add32A|Result\(16) $ 
-- (!\Mul|Add32A|Result\(17) $ (\Mul|Add30|Result\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001001111000011110011000011110000110110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Result\(16),
	datab => \Mul|Add32A|ALT_INV_Result\(17),
	datac => \Mul|Add30|ALT_INV_Result\(15),
	datae => \Mul|Add32B|ALT_INV_Carry\(16),
	dataf => \Mul|Add30|ALT_INV_Result\(14),
	combout => \Mul|Add32B|Result\(17));

-- Location: LABCELL_X112_Y46_N27
\Mul|Add32C|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(17) = ( \Mul|Add32B|Result\(16) & ( !\Mul|Add26B|Result\(11) $ (!\Mul|Add32B|Result\(17) $ (((\Mul|Add26B|Result\(10)) # (\Mul|Add32C|Carry\(16))))) ) ) # ( !\Mul|Add32B|Result\(16) & ( !\Mul|Add26B|Result\(11) $ 
-- (!\Mul|Add32B|Result\(17) $ (((\Mul|Add32C|Carry\(16) & \Mul|Add26B|Result\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(11),
	datab => \Mul|Add32B|ALT_INV_Result\(17),
	datac => \Mul|Add32C|ALT_INV_Carry\(16),
	datad => \Mul|Add26B|ALT_INV_Result\(10),
	dataf => \Mul|Add32B|ALT_INV_Result\(16),
	combout => \Mul|Add32C|Result\(17));

-- Location: LABCELL_X112_Y46_N12
\Mul|Add32D|Carry[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry\(17) = ( \Mul|Add32C|Carry\(16) & ( (!\Mul|Add32D|Carry~1_combout\ & (\Mul|FPP8|BPP0|PartialProduct~0_combout\ & (!\Mul|Add26B|Result\(10) $ (\Mul|Add32B|Result\(16))))) # (\Mul|Add32D|Carry~1_combout\ & ((!\Mul|Add26B|Result\(10) $ 
-- (\Mul|Add32B|Result\(16))) # (\Mul|FPP8|BPP0|PartialProduct~0_combout\))) ) ) # ( !\Mul|Add32C|Carry\(16) & ( (!\Mul|Add32D|Carry~1_combout\ & (\Mul|FPP8|BPP0|PartialProduct~0_combout\ & (!\Mul|Add26B|Result\(10) $ (!\Mul|Add32B|Result\(16))))) # 
-- (\Mul|Add32D|Carry~1_combout\ & ((!\Mul|Add26B|Result\(10) $ (!\Mul|Add32B|Result\(16))) # (\Mul|FPP8|BPP0|PartialProduct~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001111011000100100111101100100001101101110010000110110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(10),
	datab => \Mul|Add32D|ALT_INV_Carry~1_combout\,
	datac => \Mul|Add32B|ALT_INV_Result\(16),
	datad => \Mul|FPP8|BPP0|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add32C|ALT_INV_Carry\(16),
	combout => \Mul|Add32D|Carry\(17));

-- Location: LABCELL_X110_Y46_N12
\Mul|Add32D|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(17) = ( \Mul|Add32D|Carry\(17) & ( !\Mul|Add18A|Result\(3) $ (\Mul|Add32C|Result\(17)) ) ) # ( !\Mul|Add32D|Carry\(17) & ( !\Mul|Add18A|Result\(3) $ (!\Mul|Add32C|Result\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add18A|ALT_INV_Result\(3),
	datac => \Mul|Add32C|ALT_INV_Result\(17),
	dataf => \Mul|Add32D|ALT_INV_Carry\(17),
	combout => \Mul|Add32D|Result\(17));

-- Location: LABCELL_X38_Y46_N33
\LS|D17~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D17~feeder_combout\ = ( LSRDataIn(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(17),
	combout => \LS|D17~feeder_combout\);

-- Location: FF_X38_Y46_N35
\LS|D17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D17~feeder_combout\,
	asdata => \LS|D16~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D17~q\);

-- Location: LABCELL_X37_Y49_N9
\ALU_Registers[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]~12_combout\ = ( !\LS|D17~q\ & ( (!\ASR|D17~q\ & !\LSR|D17~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ASR|ALT_INV_D17~q\,
	datad => \LSR|ALT_INV_D17~q\,
	dataf => \LS|ALT_INV_D17~q\,
	combout => \ALU_Registers[17]~12_combout\);

-- Location: LABCELL_X37_Y49_N54
\ALU_Registers[17]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]~13_combout\ = ( \ALU_Registers[17]~12_combout\ & ( (!\Control_ALU[31]~input_o\ & (\ALU_Registers[17]~117_combout\ & ((!\Control_ALU[23]~input_o\)))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(17))))) ) ) # ( 
-- !\ALU_Registers[17]~12_combout\ & ( (!\Control_ALU[31]~input_o\ & (((\Control_ALU[23]~input_o\)) # (\ALU_Registers[17]~117_combout\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100110011010111110011001101010000001100110101000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[17]~117_combout\,
	datab => \Mul|Add32D|ALT_INV_Result\(17),
	datac => \ALT_INV_Control_ALU[23]~input_o\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	dataf => \ALT_INV_ALU_Registers[17]~12_combout\,
	combout => \ALU_Registers[17]~13_combout\);

-- Location: LABCELL_X37_Y49_N57
\ALU_Registers[17]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[17]~13_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[17]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[17]~13_combout\,
	datad => \ALT_INV_ALU_Registers[17]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[17]$latch~combout\);

-- Location: LABCELL_X42_Y45_N48
\LS|D18~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D18~feeder_combout\ = ( LSRDataIn(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(18),
	combout => \LS|D18~feeder_combout\);

-- Location: FF_X42_Y45_N50
\LS|D18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D18~feeder_combout\,
	asdata => \LS|D17~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D18~q\);

-- Location: LABCELL_X108_Y46_N27
\Mul|FPP0|BPP18|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP18|PartialProduct~0_combout\ = ( \Registers_ALU[18]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[32]~input_o\)) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[32]~input_o\ & !\Registers_ALU[17]~input_o\)) ) ) # ( 
-- !\Registers_ALU[18]~input_o\ & ( (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[17]~input_o\) # (\Registers_ALU[32]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001100110000001100111100000011000011110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[32]~input_o\,
	datad => \ALT_INV_Registers_ALU[17]~input_o\,
	dataf => \ALT_INV_Registers_ALU[18]~input_o\,
	combout => \Mul|FPP0|BPP18|PartialProduct~0_combout\);

-- Location: LABCELL_X108_Y46_N24
\Mul|FPP1|BPP16|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP16|PartialProduct~combout\ = ( \Registers_ALU[15]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[34]~input_o\ & (!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[16]~input_o\)))) # (\Registers_ALU[33]~input_o\ & 
-- ((!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[16]~input_o\)) # (\Registers_ALU[34]~input_o\))) ) ) # ( !\Registers_ALU[15]~input_o\ & ( !\Registers_ALU[35]~input_o\ $ (((!\Registers_ALU[16]~input_o\) # (!\Registers_ALU[33]~input_o\ $ 
-- (\Registers_ALU[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101101001010101010110100100010111001010110001011100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[34]~input_o\,
	datad => \ALT_INV_Registers_ALU[16]~input_o\,
	dataf => \ALT_INV_Registers_ALU[15]~input_o\,
	combout => \Mul|FPP1|BPP16|PartialProduct~combout\);

-- Location: MLABCELL_X109_Y46_N15
\Mul|Add32A|Carry~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~13_combout\ = !\Mul|FPP0|BPP18|PartialProduct~0_combout\ $ (!\Mul|FPP1|BPP16|PartialProduct~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP18|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP16|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry~13_combout\);

-- Location: MLABCELL_X114_Y45_N12
\Mul|Add30|Carry[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(16) = ( \Mul|FPP2|BPP12|PartialProduct~combout\ & ( \Mul|FPP2|BPP13|PartialProduct~combout\ & ( (!\Mul|FPP3|BPP10|PartialProduct~combout\ & (!\Mul|FPP3|BPP11|PartialProduct~combout\ & (!\Mul|Add30|Carry~5_combout\ & 
-- !\Mul|Add30|Carry~6_combout\))) ) ) ) # ( !\Mul|FPP2|BPP12|PartialProduct~combout\ & ( \Mul|FPP2|BPP13|PartialProduct~combout\ & ( (!\Mul|FPP3|BPP11|PartialProduct~combout\ & ((!\Mul|FPP3|BPP10|PartialProduct~combout\) # ((!\Mul|Add30|Carry~5_combout\ & 
-- !\Mul|Add30|Carry~6_combout\)))) ) ) ) # ( \Mul|FPP2|BPP12|PartialProduct~combout\ & ( !\Mul|FPP2|BPP13|PartialProduct~combout\ & ( (!\Mul|FPP3|BPP11|PartialProduct~combout\) # ((!\Mul|FPP3|BPP10|PartialProduct~combout\ & (!\Mul|Add30|Carry~5_combout\ & 
-- !\Mul|Add30|Carry~6_combout\))) ) ) ) # ( !\Mul|FPP2|BPP12|PartialProduct~combout\ & ( !\Mul|FPP2|BPP13|PartialProduct~combout\ & ( (!\Mul|FPP3|BPP10|PartialProduct~combout\) # ((!\Mul|FPP3|BPP11|PartialProduct~combout\) # ((!\Mul|Add30|Carry~5_combout\ & 
-- !\Mul|Add30|Carry~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110111011001100110011001000100010001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP10|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP3|BPP11|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add30|ALT_INV_Carry~5_combout\,
	datad => \Mul|Add30|ALT_INV_Carry~6_combout\,
	datae => \Mul|FPP2|BPP12|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP13|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry\(16));

-- Location: MLABCELL_X114_Y45_N33
\Mul|FPP2|BPP14|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP14|PartialProduct~combout\ = ( \Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[37]~input_o\ $ (!\Registers_ALU[14]~input_o\)))) # (\Registers_ALU[35]~input_o\ & (((\Registers_ALU[37]~input_o\)) # 
-- (\Registers_ALU[13]~input_o\))) ) ) # ( !\Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[13]~input_o\ & (\Registers_ALU[37]~input_o\))) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[37]~input_o\ $ 
-- (!\Registers_ALU[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[13]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \Mul|FPP2|BPP14|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y45_N27
\Mul|FPP3|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP12|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[11]~input_o\))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[12]~input_o\)))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[12]~input_o\) # ((\Registers_ALU[38]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[12]~input_o\ & (\Registers_ALU[38]~input_o\))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & (\Registers_ALU[12]~input_o\)) # (\Registers_ALU[38]~input_o\ & ((\Registers_ALU[11]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010111000101000001011111101011001010111110101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[12]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP12|PartialProduct~combout\);

-- Location: MLABCELL_X109_Y46_N54
\Mul|Add30|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(16) = ( \Mul|FPP3|BPP12|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(16) $ (!\Mul|FPP2|BPP14|PartialProduct~combout\) ) ) # ( !\Mul|FPP3|BPP12|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(16) $ 
-- (\Mul|FPP2|BPP14|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add30|ALT_INV_Carry\(16),
	datad => \Mul|FPP2|BPP14|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP3|BPP12|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(16));

-- Location: MLABCELL_X109_Y46_N36
\Mul|Add32B|Carry~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~7_combout\ = ( \Mul|Add30|Result\(16) & ( \Mul|Add32A|Carry~11_combout\ & ( !\Mul|Add32A|Carry~13_combout\ $ (((\Mul|FPP0|BPP17|PartialProduct~0_combout\) # (\Mul|FPP1|BPP15|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add30|Result\(16) & 
-- ( \Mul|Add32A|Carry~11_combout\ & ( !\Mul|Add32A|Carry~13_combout\ $ (((!\Mul|FPP1|BPP15|PartialProduct~combout\ & !\Mul|FPP0|BPP17|PartialProduct~0_combout\))) ) ) ) # ( \Mul|Add30|Result\(16) & ( !\Mul|Add32A|Carry~11_combout\ & ( 
-- !\Mul|Add32A|Carry~13_combout\ $ (((!\Mul|Add32A|Carry~12_combout\ & (\Mul|FPP1|BPP15|PartialProduct~combout\ & \Mul|FPP0|BPP17|PartialProduct~0_combout\)) # (\Mul|Add32A|Carry~12_combout\ & ((\Mul|FPP0|BPP17|PartialProduct~0_combout\) # 
-- (\Mul|FPP1|BPP15|PartialProduct~combout\))))) ) ) ) # ( !\Mul|Add30|Result\(16) & ( !\Mul|Add32A|Carry~11_combout\ & ( !\Mul|Add32A|Carry~13_combout\ $ (((!\Mul|Add32A|Carry~12_combout\ & ((!\Mul|FPP1|BPP15|PartialProduct~combout\) # 
-- (!\Mul|FPP0|BPP17|PartialProduct~0_combout\))) # (\Mul|Add32A|Carry~12_combout\ & (!\Mul|FPP1|BPP15|PartialProduct~combout\ & !\Mul|FPP0|BPP17|PartialProduct~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000111010000001011100111111110000001100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~12_combout\,
	datab => \Mul|FPP1|BPP15|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP17|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~13_combout\,
	datae => \Mul|Add30|ALT_INV_Result\(16),
	dataf => \Mul|Add32A|ALT_INV_Carry~11_combout\,
	combout => \Mul|Add32B|Carry~7_combout\);

-- Location: LABCELL_X112_Y46_N18
\Mul|Add32B|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(18) = ( \Mul|Add32B|Carry\(16) & ( \Mul|Add32A|Result\(16) & ( !\Mul|Add32B|Carry~7_combout\ $ (((!\Mul|Add30|Result\(15) & ((!\Mul|Add30|Result\(14)) # (!\Mul|Add32A|Result\(17)))) # (\Mul|Add30|Result\(15) & (!\Mul|Add30|Result\(14) 
-- & !\Mul|Add32A|Result\(17))))) ) ) ) # ( !\Mul|Add32B|Carry\(16) & ( \Mul|Add32A|Result\(16) & ( !\Mul|Add32B|Carry~7_combout\ $ (((!\Mul|Add30|Result\(15) & !\Mul|Add32A|Result\(17)))) ) ) ) # ( \Mul|Add32B|Carry\(16) & ( !\Mul|Add32A|Result\(16) & ( 
-- !\Mul|Add32B|Carry~7_combout\ $ (((!\Mul|Add30|Result\(15)) # (!\Mul|Add32A|Result\(17)))) ) ) ) # ( !\Mul|Add32B|Carry\(16) & ( !\Mul|Add32A|Result\(16) & ( !\Mul|Add32B|Carry~7_combout\ $ (((!\Mul|Add30|Result\(15) & ((!\Mul|Add30|Result\(14)) # 
-- (!\Mul|Add32A|Result\(17)))) # (\Mul|Add30|Result\(15) & (!\Mul|Add30|Result\(14) & !\Mul|Add32A|Result\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001101100001100110110011001100110110011000011011001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(15),
	datab => \Mul|Add32B|ALT_INV_Carry~7_combout\,
	datac => \Mul|Add30|ALT_INV_Result\(14),
	datad => \Mul|Add32A|ALT_INV_Result\(17),
	datae => \Mul|Add32B|ALT_INV_Carry\(16),
	dataf => \Mul|Add32A|ALT_INV_Result\(16),
	combout => \Mul|Add32B|Result\(18));

-- Location: LABCELL_X111_Y45_N18
\Mul|Add22|Carry[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(8) = ( \Mul|FPP6|BPP5|PartialProduct~combout\ & ( ((!\Mul|Add22|Carry\(6) & (\Mul|FPP6|BPP4|PartialProduct~combout\ & \Mul|FPP7|BPP2|PartialProduct~combout\)) # (\Mul|Add22|Carry\(6) & ((\Mul|FPP7|BPP2|PartialProduct~combout\) # 
-- (\Mul|FPP6|BPP4|PartialProduct~combout\)))) # (\Mul|FPP7|BPP3|PartialProduct~combout\) ) ) # ( !\Mul|FPP6|BPP5|PartialProduct~combout\ & ( (\Mul|FPP7|BPP3|PartialProduct~combout\ & ((!\Mul|Add22|Carry\(6) & (\Mul|FPP6|BPP4|PartialProduct~combout\ & 
-- \Mul|FPP7|BPP2|PartialProduct~combout\)) # (\Mul|Add22|Carry\(6) & ((\Mul|FPP7|BPP2|PartialProduct~combout\) # (\Mul|FPP6|BPP4|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010101010111011111110101011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP3|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add22|ALT_INV_Carry\(6),
	datac => \Mul|FPP6|BPP4|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP7|BPP2|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP5|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Carry\(8));

-- Location: LABCELL_X111_Y45_N57
\Mul|FPP7|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP4|PartialProduct~combout\ = ( \Registers_ALU[4]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & ((!\Registers_ALU[47]~input_o\ & (\Registers_ALU[45]~input_o\)) # (\Registers_ALU[47]~input_o\ & (!\Registers_ALU[45]~input_o\ & 
-- !\Registers_ALU[3]~input_o\)))) # (\Registers_ALU[46]~input_o\ & ((!\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[45]~input_o\) # (\Registers_ALU[3]~input_o\))) # (\Registers_ALU[47]~input_o\ & (\Registers_ALU[45]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[4]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[3]~input_o\) # (\Registers_ALU[45]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[45]~input_o\ & \Registers_ALU[3]~input_o\)) 
-- # (\Registers_ALU[47]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010111001100110001011101101001010011010110100101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[46]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[45]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[4]~input_o\,
	combout => \Mul|FPP7|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N39
\Mul|FPP6|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP6|PartialProduct~combout\ = ( \Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & (!\Registers_ALU[45]~input_o\ $ (!\Registers_ALU[6]~input_o\)))) # (\Registers_ALU[43]~input_o\ & 
-- ((!\Registers_ALU[45]~input_o\ $ (!\Registers_ALU[6]~input_o\)) # (\Registers_ALU[44]~input_o\))) ) ) # ( !\Registers_ALU[5]~input_o\ & ( !\Registers_ALU[45]~input_o\ $ (((!\Registers_ALU[6]~input_o\) # (!\Registers_ALU[43]~input_o\ $ 
-- (\Registers_ALU[44]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101101001010101010110100100010111001010110001011100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[44]~input_o\,
	datad => \ALT_INV_Registers_ALU[6]~input_o\,
	dataf => \ALT_INV_Registers_ALU[5]~input_o\,
	combout => \Mul|FPP6|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N12
\Mul|Add22|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(8) = ( \Mul|FPP6|BPP6|PartialProduct~combout\ & ( !\Mul|Add22|Carry\(8) $ (\Mul|FPP7|BPP4|PartialProduct~combout\) ) ) # ( !\Mul|FPP6|BPP6|PartialProduct~combout\ & ( !\Mul|Add22|Carry\(8) $ (!\Mul|FPP7|BPP4|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add22|ALT_INV_Carry\(8),
	datad => \Mul|FPP7|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(8));

-- Location: LABCELL_X111_Y46_N12
\Mul|Add26A|Carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~4_combout\ = ( \Mul|FPP5|BPP5|PartialProduct~combout\ & ( \Mul|Add26A|Carry\(9) & ( (\Mul|Add26A|Carry~2_combout\ & ((\Mul|FPP4|BPP8|PartialProduct~combout\) # (\Mul|FPP5|BPP6|PartialProduct~combout\))) ) ) ) # ( 
-- !\Mul|FPP5|BPP5|PartialProduct~combout\ & ( \Mul|Add26A|Carry\(9) & ( (\Mul|Add26A|Carry~2_combout\ & ((!\Mul|FPP5|BPP6|PartialProduct~combout\ & (\Mul|FPP4|BPP8|PartialProduct~combout\ & \Mul|FPP4|BPP7|PartialProduct~combout\)) # 
-- (\Mul|FPP5|BPP6|PartialProduct~combout\ & ((\Mul|FPP4|BPP7|PartialProduct~combout\) # (\Mul|FPP4|BPP8|PartialProduct~combout\))))) ) ) ) # ( \Mul|FPP5|BPP5|PartialProduct~combout\ & ( !\Mul|Add26A|Carry\(9) & ( (\Mul|Add26A|Carry~2_combout\ & 
-- ((!\Mul|FPP5|BPP6|PartialProduct~combout\ & (\Mul|FPP4|BPP8|PartialProduct~combout\ & \Mul|FPP4|BPP7|PartialProduct~combout\)) # (\Mul|FPP5|BPP6|PartialProduct~combout\ & ((\Mul|FPP4|BPP7|PartialProduct~combout\) # 
-- (\Mul|FPP4|BPP8|PartialProduct~combout\))))) ) ) ) # ( !\Mul|FPP5|BPP5|PartialProduct~combout\ & ( !\Mul|Add26A|Carry\(9) & ( (\Mul|FPP5|BPP6|PartialProduct~combout\ & (\Mul|FPP4|BPP8|PartialProduct~combout\ & \Mul|Add26A|Carry~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001011100000000000101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP6|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP4|BPP8|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP4|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add26A|ALT_INV_Carry~2_combout\,
	datae => \Mul|FPP5|BPP5|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(9),
	combout => \Mul|Add26A|Carry~4_combout\);

-- Location: LABCELL_X106_Y46_N30
\Mul|FPP4|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP10|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[10]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\)) # 
-- (\Registers_ALU[9]~input_o\))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[9]~input_o\ & (\Registers_ALU[41]~input_o\))) # (\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ 
-- (!\Registers_ALU[10]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000111100001000100011110000111100011101110011110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[9]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[10]~input_o\,
	datad => \ALT_INV_Registers_ALU[40]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP10|PartialProduct~combout\);

-- Location: LABCELL_X106_Y46_N24
\Mul|FPP5|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP8|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & (!\Registers_ALU[7]~input_o\)) # (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[8]~input_o\))))) # 
-- (\Registers_ALU[41]~input_o\ & (((!\Registers_ALU[8]~input_o\) # (\Registers_ALU[42]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (((\Registers_ALU[8]~input_o\ & \Registers_ALU[42]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & ((\Registers_ALU[8]~input_o\))) # (\Registers_ALU[42]~input_o\ & (\Registers_ALU[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100011101000000110001110110111000111100111011100011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[7]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	datad => \ALT_INV_Registers_ALU[42]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X111_Y47_N45
\Mul|Add26A|Carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~3_combout\ = ( \Mul|FPP4|BPP9|PartialProduct~combout\ & ( \Mul|FPP5|BPP7|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP5|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP4|BPP9|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry~3_combout\);

-- Location: LABCELL_X111_Y46_N54
\Mul|Add26A|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(12) = ( \Mul|Add26A|Carry~3_combout\ & ( !\Mul|FPP4|BPP10|PartialProduct~combout\ $ (\Mul|FPP5|BPP8|PartialProduct~combout\) ) ) # ( !\Mul|Add26A|Carry~3_combout\ & ( !\Mul|Add26A|Carry~4_combout\ $ 
-- (!\Mul|FPP4|BPP10|PartialProduct~combout\ $ (\Mul|FPP5|BPP8|PartialProduct~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add26A|ALT_INV_Carry~4_combout\,
	datac => \Mul|FPP4|BPP10|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP5|BPP8|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry~3_combout\,
	combout => \Mul|Add26A|Result\(12));

-- Location: LABCELL_X111_Y46_N24
\Mul|Add26B|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(12) = ( \Mul|Add26A|Result\(12) & ( \Mul|Add26A|Carry\(11) & ( !\Mul|Add22|Result\(8) $ (((!\Mul|Add26B|Carry\(11) & (\Mul|Add22|Result\(7) & !\Mul|Add26A|Carry~2_combout\)) # (\Mul|Add26B|Carry\(11) & ((!\Mul|Add26A|Carry~2_combout\) 
-- # (\Mul|Add22|Result\(7)))))) ) ) ) # ( !\Mul|Add26A|Result\(12) & ( \Mul|Add26A|Carry\(11) & ( !\Mul|Add22|Result\(8) $ (((!\Mul|Add26B|Carry\(11) & ((!\Mul|Add22|Result\(7)) # (\Mul|Add26A|Carry~2_combout\))) # (\Mul|Add26B|Carry\(11) & 
-- (!\Mul|Add22|Result\(7) & \Mul|Add26A|Carry~2_combout\)))) ) ) ) # ( \Mul|Add26A|Result\(12) & ( !\Mul|Add26A|Carry\(11) & ( !\Mul|Add22|Result\(8) $ (((!\Mul|Add26B|Carry\(11) & (\Mul|Add22|Result\(7) & \Mul|Add26A|Carry~2_combout\)) # 
-- (\Mul|Add26B|Carry\(11) & ((\Mul|Add26A|Carry~2_combout\) # (\Mul|Add22|Result\(7)))))) ) ) ) # ( !\Mul|Add26A|Result\(12) & ( !\Mul|Add26A|Carry\(11) & ( !\Mul|Add22|Result\(8) $ (((!\Mul|Add26B|Carry\(11) & ((!\Mul|Add22|Result\(7)) # 
-- (!\Mul|Add26A|Carry~2_combout\))) # (\Mul|Add26B|Carry\(11) & (!\Mul|Add22|Result\(7) & !\Mul|Add26A|Carry~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001101100110010011001001101101100001101101001001111001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Carry\(11),
	datab => \Mul|Add22|ALT_INV_Result\(8),
	datac => \Mul|Add22|ALT_INV_Result\(7),
	datad => \Mul|Add26A|ALT_INV_Carry~2_combout\,
	datae => \Mul|Add26A|ALT_INV_Result\(12),
	dataf => \Mul|Add26A|ALT_INV_Carry\(11),
	combout => \Mul|Add26B|Result\(12));

-- Location: LABCELL_X110_Y46_N33
\Mul|Add32C|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~2_combout\ = ( \Mul|Add26B|Result\(12) & ( !\Mul|Add32B|Result\(18) ) ) # ( !\Mul|Add26B|Result\(12) & ( \Mul|Add32B|Result\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Mul|Add32B|ALT_INV_Result\(18),
	dataf => \Mul|Add26B|ALT_INV_Result\(12),
	combout => \Mul|Add32C|Carry~2_combout\);

-- Location: IOIBUF_X121_Y57_N38
\Registers_ALU[50]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(50),
	o => \Registers_ALU[50]~input_o\);

-- Location: LABCELL_X110_Y45_N39
\Mul|FPP9|BPP0|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP0|PartialProduct~0_combout\ = (\Registers_ALU[0]~input_o\ & (!\Registers_ALU[49]~input_o\ $ (!\Registers_ALU[50]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000001111000000000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[49]~input_o\,
	datac => \ALT_INV_Registers_ALU[50]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \Mul|FPP9|BPP0|PartialProduct~0_combout\);

-- Location: LABCELL_X110_Y45_N21
\Mul|Add18A|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry~0_combout\ = ( \Registers_ALU[48]~input_o\ & ( (\Registers_ALU[49]~input_o\ & (((!\Registers_ALU[1]~input_o\ & !\Registers_ALU[0]~input_o\)) # (\Registers_ALU[47]~input_o\))) ) ) # ( !\Registers_ALU[48]~input_o\ & ( 
-- (\Registers_ALU[49]~input_o\ & (!\Registers_ALU[0]~input_o\ & ((!\Registers_ALU[47]~input_o\) # (!\Registers_ALU[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000000000011100000000000001101000001010000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[49]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[48]~input_o\,
	combout => \Mul|Add18A|Carry~0_combout\);

-- Location: LABCELL_X110_Y45_N18
\Mul|FPP8|BPP2|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP2|PartialProduct~0_combout\ = ( \Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[49]~input_o\)))) # (\Registers_ALU[47]~input_o\ & (((\Registers_ALU[49]~input_o\)) # 
-- (\Registers_ALU[1]~input_o\))) ) ) # ( !\Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (!\Registers_ALU[1]~input_o\ & ((\Registers_ALU[49]~input_o\)))) # (\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[2]~input_o\ $ 
-- (!\Registers_ALU[49]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111011000000001011101100000011011111101010001101111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datad => \ALT_INV_Registers_ALU[49]~input_o\,
	dataf => \ALT_INV_Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP2|PartialProduct~0_combout\);

-- Location: LABCELL_X110_Y45_N15
\Mul|Add18B|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry~0_combout\ = ( \Mul|FPP8|BPP2|PartialProduct~0_combout\ & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout\ $ (!\Mul|Add18A|Carry~0_combout\) ) ) # ( !\Mul|FPP8|BPP2|PartialProduct~0_combout\ & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout\ $ 
-- (\Mul|Add18A|Carry~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP9|BPP0|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add18A|ALT_INV_Carry~0_combout\,
	dataf => \Mul|FPP8|BPP2|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add18B|Carry~0_combout\);

-- Location: LABCELL_X112_Y46_N24
\Mul|Add32C|Carry[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(18) = ( \Mul|Add32C|Carry\(16) & ( (!\Mul|Add26B|Result\(11) & (\Mul|Add32B|Result\(17) & ((\Mul|Add26B|Result\(10)) # (\Mul|Add32B|Result\(16))))) # (\Mul|Add26B|Result\(11) & (((\Mul|Add26B|Result\(10)) # (\Mul|Add32B|Result\(16))) # 
-- (\Mul|Add32B|Result\(17)))) ) ) # ( !\Mul|Add32C|Carry\(16) & ( (!\Mul|Add26B|Result\(11) & (\Mul|Add32B|Result\(17) & (\Mul|Add32B|Result\(16) & \Mul|Add26B|Result\(10)))) # (\Mul|Add26B|Result\(11) & (((\Mul|Add32B|Result\(16) & 
-- \Mul|Add26B|Result\(10))) # (\Mul|Add32B|Result\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010111011101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(11),
	datab => \Mul|Add32B|ALT_INV_Result\(17),
	datac => \Mul|Add32B|ALT_INV_Result\(16),
	datad => \Mul|Add26B|ALT_INV_Result\(10),
	dataf => \Mul|Add32C|ALT_INV_Carry\(16),
	combout => \Mul|Add32C|Carry\(18));

-- Location: LABCELL_X110_Y46_N36
\Mul|Add32D|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(18) = ( \Mul|Add32C|Result\(17) & ( \Mul|Add32C|Carry\(18) & ( !\Mul|Add32C|Carry~2_combout\ $ (!\Mul|Add18B|Carry~0_combout\ $ (((!\Mul|Add32D|Carry\(17) & !\Mul|Add18A|Result\(3))))) ) ) ) # ( !\Mul|Add32C|Result\(17) & ( 
-- \Mul|Add32C|Carry\(18) & ( !\Mul|Add32C|Carry~2_combout\ $ (!\Mul|Add18B|Carry~0_combout\ $ (((!\Mul|Add32D|Carry\(17)) # (!\Mul|Add18A|Result\(3))))) ) ) ) # ( \Mul|Add32C|Result\(17) & ( !\Mul|Add32C|Carry\(18) & ( !\Mul|Add32C|Carry~2_combout\ $ 
-- (!\Mul|Add18B|Carry~0_combout\ $ (((\Mul|Add18A|Result\(3)) # (\Mul|Add32D|Carry\(17))))) ) ) ) # ( !\Mul|Add32C|Result\(17) & ( !\Mul|Add32C|Carry\(18) & ( !\Mul|Add32C|Carry~2_combout\ $ (!\Mul|Add18B|Carry~0_combout\ $ (((\Mul|Add32D|Carry\(17) & 
-- \Mul|Add18A|Result\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001011010011010010110100101100101101001011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Carry~2_combout\,
	datab => \Mul|Add32D|ALT_INV_Carry\(17),
	datac => \Mul|Add18B|ALT_INV_Carry~0_combout\,
	datad => \Mul|Add18A|ALT_INV_Result\(3),
	datae => \Mul|Add32C|ALT_INV_Result\(17),
	dataf => \Mul|Add32C|ALT_INV_Carry\(18),
	combout => \Mul|Add32D|Result\(18));

-- Location: MLABCELL_X46_Y47_N54
\AdderInputB[18]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~62_combout\ = ( \IR_ALU[23]~input_o\ & ( (!\AdderInputB[18]~12_combout\ & (((\IR_ALU[11]~input_o\ & !\AdderInputB[18]~41_combout\)))) # (\AdderInputB[18]~12_combout\ & (((!\AdderInputB[18]~41_combout\)) # (\IR_ALU[12]~input_o\))) ) ) # ( 
-- !\IR_ALU[23]~input_o\ & ( (!\AdderInputB[18]~12_combout\ & (((\IR_ALU[11]~input_o\ & !\AdderInputB[18]~41_combout\)))) # (\AdderInputB[18]~12_combout\ & (\IR_ALU[12]~input_o\ & ((\AdderInputB[18]~41_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100000000010100111111000001010011111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => \ALT_INV_IR_ALU[11]~input_o\,
	datac => \ALT_INV_AdderInputB[18]~12_combout\,
	datad => \ALT_INV_AdderInputB[18]~41_combout\,
	dataf => \ALT_INV_IR_ALU[23]~input_o\,
	combout => \AdderInputB[18]~62_combout\);

-- Location: MLABCELL_X46_Y45_N30
\AdderInputB[18]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~63_combout\ = ( \AdderInputB[12]~40_combout\ & ( (\Registers_ALU[50]~input_o\ & (!\AdderInputB[12]~44_combout\ & ((!\AdderInputB[12]~43_combout\) # (!\AdderInputB[18]~62_combout\)))) ) ) # ( !\AdderInputB[12]~40_combout\ & ( 
-- (!\AdderInputB[12]~44_combout\ & ((!\AdderInputB[12]~43_combout\) # (!\AdderInputB[18]~62_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000001000100010000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[50]~input_o\,
	datab => \ALT_INV_AdderInputB[12]~44_combout\,
	datac => \ALT_INV_AdderInputB[12]~43_combout\,
	datad => \ALT_INV_AdderInputB[18]~62_combout\,
	dataf => \ALT_INV_AdderInputB[12]~40_combout\,
	combout => \AdderInputB[18]~63_combout\);

-- Location: MLABCELL_X46_Y45_N0
\AdderInputB[18]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~64_combout\ = ( \AdderInputB[18]~63_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & (!\IR_ALU[24]~input_o\))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[50]~input_o\)))) ) ) # ( !\AdderInputB[18]~63_combout\ 
-- & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\) # ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[50]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000001111111011100000111101000100000011110100010000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[50]~input_o\,
	datad => \ALT_INV_Control_ALU[21]~input_o\,
	dataf => \ALT_INV_AdderInputB[18]~63_combout\,
	combout => \AdderInputB[18]~64_combout\);

-- Location: MLABCELL_X46_Y45_N33
\AdderInputB[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(18) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[18]~64_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[18]~64_combout\,
	datad => ALT_INV_AdderInputB(18),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(18));

-- Location: IOIBUF_X65_Y0_N75
\PC_ALU[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(18),
	o => \PC_ALU[18]~input_o\);

-- Location: LABCELL_X43_Y45_N51
\AdderInputA[18]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[18]~20_combout\ = ( AddrASelector(1) & ( \PC_ALU[18]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[18]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_PC_ALU[18]~input_o\,
	datac => \ALT_INV_Registers_ALU[18]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[18]~20_combout\);

-- Location: LABCELL_X43_Y45_N48
\AdderInputA[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(18) = ( \AdderInputA[18]~20_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(18)) ) ) # ( !\AdderInputA[18]~20_combout\ & ( (AdderInputA(18) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(18),
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[18]~20_combout\,
	combout => AdderInputA(18));

-- Location: LABCELL_X43_Y48_N39
\CRAA32|Carry[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(18) = ( \CRAA32|Carry\(17) & ( (AdderInputA(17) & AdderInputB(17)) ) ) # ( !\CRAA32|Carry\(17) & ( (AdderInputB(17)) # (AdderInputA(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(17),
	datac => ALT_INV_AdderInputB(17),
	dataf => \CRAA32|ALT_INV_Carry\(17),
	combout => \CRAA32|Carry\(18));

-- Location: LABCELL_X43_Y48_N27
\CRAA32|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(18) = ( AdderInputA(18) & ( \CRAA32|Carry\(18) & ( AdderInputB(18) ) ) ) # ( !AdderInputA(18) & ( \CRAA32|Carry\(18) & ( !AdderInputB(18) ) ) ) # ( AdderInputA(18) & ( !\CRAA32|Carry\(18) & ( !AdderInputB(18) ) ) ) # ( !AdderInputA(18) & ( 
-- !\CRAA32|Carry\(18) & ( AdderInputB(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101010101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(18),
	datae => ALT_INV_AdderInputA(18),
	dataf => \CRAA32|ALT_INV_Carry\(18),
	combout => \CRAA32|Result\(18));

-- Location: LABCELL_X42_Y48_N15
\InputANDB[18]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[18]~19_combout\ = ( \IR_ALU[12]~input_o\ & ( AndBselector(1) & ( (\IR_ALU[24]~input_o\) # (\Control_ALU[30]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & \IR_ALU[24]~input_o\) ) ) ) # ( 
-- \IR_ALU[12]~input_o\ & ( !AndBselector(1) & ( (\Registers_ALU[50]~input_o\) # (\Control_ALU[30]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( !AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & \Registers_ALU[50]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[50]~input_o\,
	datae => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_AndBselector(1),
	combout => \InputANDB[18]~19_combout\);

-- Location: MLABCELL_X41_Y45_N57
\InputANDB[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(18) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[18]~19_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputANDB[18]~19_combout\,
	datad => ALT_INV_InputANDB(18),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(18));

-- Location: LABCELL_X43_Y44_N36
\InputXORB[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[18]~18_combout\ = ( \Registers_ALU[50]~input_o\ & ( (\Control_ALU[24]~input_o\) # (\IR_ALU[24]~input_o\) ) ) # ( !\Registers_ALU[50]~input_o\ & ( (\IR_ALU[24]~input_o\ & !\Control_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Control_ALU[24]~input_o\,
	dataf => \ALT_INV_Registers_ALU[50]~input_o\,
	combout => \InputXORB[18]~18_combout\);

-- Location: LABCELL_X42_Y45_N51
\InputXORB[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(18) = (!ALURegSelector(1) & (InputXORB(18))) # (ALURegSelector(1) & ((\InputXORB[18]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(18),
	datac => ALT_INV_ALURegSelector(1),
	datad => \ALT_INV_InputXORB[18]~18_combout\,
	combout => InputXORB(18));

-- Location: MLABCELL_X41_Y45_N12
\InputORB[18]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[18]~19_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[50]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Control_ALU[29]~input_o\,
	datad => \ALT_INV_Registers_ALU[50]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[18]~19_combout\);

-- Location: MLABCELL_X41_Y45_N15
\InputORB[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(18) = ( \InputORB[18]~19_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(18)) ) ) # ( !\InputORB[18]~19_combout\ & ( (InputORB(18) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(18),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[18]~19_combout\,
	combout => InputORB(18));

-- Location: LABCELL_X42_Y45_N6
\ALU_Registers[18]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[18]~113_combout\ = ( !\Registers_ALU[18]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(18) & (((\ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputORB(18))) # 
-- (\ALU_Registers[31]~1_combout\ & ((InputXORB(18))))))) ) ) # ( \Registers_ALU[18]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\ & (((InputANDB(18))))) # (\ALU_Registers[31]~1_combout\ & (\CRAA32|Result\(18))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((((!\ALU_Registers[31]~1_combout\) # (!InputXORB(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000100001111110111011100000011011101110011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(18),
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(18),
	datad => \ALT_INV_ALU_Registers[31]~1_combout\,
	datae => \ALT_INV_Registers_ALU[18]~input_o\,
	dataf => ALT_INV_InputXORB(18),
	datag => ALT_INV_InputORB(18),
	combout => \ALU_Registers[18]~113_combout\);

-- Location: LABCELL_X42_Y45_N18
\ALU_Registers[18]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[18]~109_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[18]~113_combout\)))) # (\Control_ALU[31]~input_o\ & ((((!\Mul|Add32D|Result\(18)))))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D18~q\)) # (\LSR|D18~q\)) # (\LS|D18~q\))) # (\Control_ALU[31]~input_o\ & ((((!\Mul|Add32D|Result\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111100001010011111110010101001011111000010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[31]~input_o\,
	datab => \LS|ALT_INV_D18~q\,
	datac => \LSR|ALT_INV_D18~q\,
	datad => \Mul|Add32D|ALT_INV_Result\(18),
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D18~q\,
	datag => \ALT_INV_ALU_Registers[18]~113_combout\,
	combout => \ALU_Registers[18]~109_combout\);

-- Location: LABCELL_X42_Y45_N0
\ALU_Registers[18]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[18]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[18]~109_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[18]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[18]~109_combout\,
	datad => \ALT_INV_ALU_Registers[18]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[18]$latch~combout\);

-- Location: IOIBUF_X121_Y53_N4
\Registers_ALU[51]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(51),
	o => \Registers_ALU[51]~input_o\);

-- Location: MLABCELL_X36_Y49_N45
\InputANDB[19]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[19]~20_combout\ = ( \IR_ALU[24]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((AndBselector(1))) # (\Registers_ALU[51]~input_o\))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\IR_ALU[24]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (\Registers_ALU[51]~input_o\ & (!AndBselector(1)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \ALT_INV_Registers_ALU[51]~input_o\,
	datac => ALT_INV_AndBselector(1),
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputANDB[19]~20_combout\);

-- Location: MLABCELL_X41_Y47_N3
\InputANDB[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(19) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[19]~20_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputANDB[19]~20_combout\,
	datad => ALT_INV_InputANDB(19),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(19));

-- Location: IOIBUF_X71_Y115_N52
\PC_ALU[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(19),
	o => \PC_ALU[19]~input_o\);

-- Location: LABCELL_X44_Y48_N21
\AdderInputA[19]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[19]~21_combout\ = ( AddrASelector(1) & ( \PC_ALU[19]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[19]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PC_ALU[19]~input_o\,
	datad => \ALT_INV_Registers_ALU[19]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[19]~21_combout\);

-- Location: LABCELL_X44_Y48_N27
\AdderInputA[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(19) = ( \AdderInputA[0]~2_combout\ & ( \AdderInputA[19]~21_combout\ ) ) # ( !\AdderInputA[0]~2_combout\ & ( \AdderInputA[19]~21_combout\ & ( AdderInputA(19) ) ) ) # ( !\AdderInputA[0]~2_combout\ & ( !\AdderInputA[19]~21_combout\ & ( 
-- AdderInputA(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_AdderInputA(19),
	datae => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[19]~21_combout\,
	combout => AdderInputA(19));

-- Location: MLABCELL_X46_Y46_N36
\AdderInputB[28]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[28]~65_combout\ = ( !\AdderInputB[0]~5_combout\ & ( (\AdderInputB[8]~0_combout\ & !\AdderInputB[18]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[8]~0_combout\,
	datad => \ALT_INV_AdderInputB[18]~12_combout\,
	dataf => \ALT_INV_AdderInputB[0]~5_combout\,
	combout => \AdderInputB[28]~65_combout\);

-- Location: MLABCELL_X46_Y46_N42
\AdderInputB[28]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[28]~66_combout\ = ( \AdderInputB[28]~65_combout\ & ( (!\Control_ALU[14]~input_o\ & (((!\AdderInputB[5]~13_combout\) # (\Control_ALU[3]~input_o\)) # (\Control_ALU[2]~input_o\))) ) ) # ( !\AdderInputB[28]~65_combout\ & ( 
-- (!\Control_ALU[14]~input_o\ & !\AdderInputB[5]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000011100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[2]~input_o\,
	datab => \ALT_INV_Control_ALU[3]~input_o\,
	datac => \ALT_INV_Control_ALU[14]~input_o\,
	datad => \ALT_INV_AdderInputB[5]~13_combout\,
	dataf => \ALT_INV_AdderInputB[28]~65_combout\,
	combout => \AdderInputB[28]~66_combout\);

-- Location: MLABCELL_X46_Y46_N48
\AdderInputB[19]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[19]~68_combout\ = ( !\AdderInputB[28]~66_combout\ & ( (!\AdderInputB[8]~0_combout\ & !\AdderInputB[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[8]~0_combout\,
	datab => \ALT_INV_AdderInputB[0]~5_combout\,
	dataf => \ALT_INV_AdderInputB[28]~66_combout\,
	combout => \AdderInputB[19]~68_combout\);

-- Location: MLABCELL_X46_Y46_N51
\AdderInputB[19]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[19]~69_combout\ = ( !\AdderInputB[28]~66_combout\ & ( (\IR_ALU[24]~input_o\ & (((\AdderInputB[8]~0_combout\ & \AdderInputB[18]~12_combout\)) # (\AdderInputB[0]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000111000000110000011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[8]~0_combout\,
	datab => \ALT_INV_AdderInputB[0]~5_combout\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_AdderInputB[18]~12_combout\,
	dataf => \ALT_INV_AdderInputB[28]~66_combout\,
	combout => \AdderInputB[19]~69_combout\);

-- Location: MLABCELL_X46_Y46_N39
\AdderInputB[19]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[19]~67_combout\ = ( !\AdderInputB[28]~66_combout\ & ( (\AdderInputB[8]~0_combout\ & (!\AdderInputB[0]~5_combout\ & !\AdderInputB[18]~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[8]~0_combout\,
	datab => \ALT_INV_AdderInputB[0]~5_combout\,
	datad => \ALT_INV_AdderInputB[18]~12_combout\,
	dataf => \ALT_INV_AdderInputB[28]~66_combout\,
	combout => \AdderInputB[19]~67_combout\);

-- Location: MLABCELL_X46_Y46_N6
\AdderInputB[19]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[19]~70_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\AdderInputB[19]~69_combout\ & (!\IR_ALU[12]~input_o\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[51]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[51]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100100010001100110010000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[19]~68_combout\,
	datab => \ALT_INV_AdderInputB[19]~69_combout\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_Registers_ALU[51]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[19]~70_combout\);

-- Location: MLABCELL_X46_Y46_N54
\AdderInputB[19]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[19]~71_combout\ = ( \AdderInputB[19]~70_combout\ & ( (!\Control_ALU[21]~input_o\ & (!\IR_ALU[24]~input_o\ & (\Control_ALU[14]~input_o\))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[51]~input_o\)))) ) ) # ( !\AdderInputB[19]~70_combout\ 
-- & ( (!\Control_ALU[21]~input_o\ & ((!\IR_ALU[24]~input_o\) # ((!\Control_ALU[14]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[51]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011111011110010001111101100001000001110110000100000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_Control_ALU[14]~input_o\,
	datad => \ALT_INV_Registers_ALU[51]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~70_combout\,
	combout => \AdderInputB[19]~71_combout\);

-- Location: MLABCELL_X46_Y46_N24
\AdderInputB[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(19) = ( AdderInputB(19) & ( (!\AdderInputB[0]~15_combout\) # (\AdderInputB[19]~71_combout\) ) ) # ( !AdderInputB(19) & ( (\AdderInputB[19]~71_combout\ & \AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[19]~71_combout\,
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => ALT_INV_AdderInputB(19),
	combout => AdderInputB(19));

-- Location: LABCELL_X44_Y48_N42
\CRAA32|Carry~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~6_combout\ = ( AdderInputB(19) & ( !AdderInputA(19) ) ) # ( !AdderInputB(19) & ( AdderInputA(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(19),
	datae => ALT_INV_AdderInputB(19),
	combout => \CRAA32|Carry~6_combout\);

-- Location: LABCELL_X43_Y48_N30
\CRAA32|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(19) = ( \CRAA32|Carry\(18) & ( !\CRAA32|Carry~6_combout\ $ (((!AdderInputA(18) & !AdderInputB(18)))) ) ) # ( !\CRAA32|Carry\(18) & ( !\CRAA32|Carry~6_combout\ $ (((!AdderInputA(18)) # (!AdderInputB(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000011110011110000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(18),
	datac => \CRAA32|ALT_INV_Carry~6_combout\,
	datad => ALT_INV_AdderInputB(18),
	dataf => \CRAA32|ALT_INV_Carry\(18),
	combout => \CRAA32|Result\(19));

-- Location: LABCELL_X45_Y43_N12
\InputXORB[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[19]~19_combout\ = ( \Registers_ALU[51]~input_o\ & ( (\IR_ALU[24]~input_o\) # (\Control_ALU[24]~input_o\) ) ) # ( !\Registers_ALU[51]~input_o\ & ( (!\Control_ALU[24]~input_o\ & \IR_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[24]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Registers_ALU[51]~input_o\,
	combout => \InputXORB[19]~19_combout\);

-- Location: MLABCELL_X41_Y47_N54
\InputXORB[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(19) = ( ALURegSelector(1) & ( \InputXORB[19]~19_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputXORB[19]~19_combout\,
	datad => ALT_INV_InputXORB(19),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(19));

-- Location: MLABCELL_X41_Y47_N6
\InputORB[19]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[19]~20_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\IR_ALU[24]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[51]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Control_ALU[29]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[19]~20_combout\);

-- Location: MLABCELL_X41_Y47_N57
\InputORB[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(19) = ( \InputORB[0]~1_combout\ & ( \InputORB[19]~20_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( InputORB(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputORB[19]~20_combout\,
	datad => ALT_INV_InputORB(19),
	dataf => \ALT_INV_InputORB[0]~1_combout\,
	combout => InputORB(19));

-- Location: MLABCELL_X41_Y47_N24
\ALU_Registers[19]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]~105_combout\ = ( !\Registers_ALU[19]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (\ALU_Registers[31]~0_combout\ & (InputORB(19)))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(19))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((InputXORB(19))))))) ) ) # ( \Registers_ALU[19]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputANDB(19))) # (\ALU_Registers[31]~0_combout\))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & 
-- (((\CRAA32|Result\(19))))) # (\ALU_Registers[31]~0_combout\ & (((!InputXORB(19))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000110001110110111111100010011010101110010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(19),
	datad => \CRAA32|ALT_INV_Result\(19),
	datae => \ALT_INV_Registers_ALU[19]~input_o\,
	dataf => ALT_INV_InputXORB(19),
	datag => ALT_INV_InputORB(19),
	combout => \ALU_Registers[19]~105_combout\);

-- Location: MLABCELL_X109_Y46_N0
\Mul|Add32A|Carry[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry\(19) = ( \Mul|Add32A|Carry~12_combout\ & ( \Mul|Add32A|Carry~11_combout\ & ( (!\Mul|FPP0|BPP18|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP16|PartialProduct~combout\) # ((!\Mul|FPP1|BPP15|PartialProduct~combout\ & 
-- !\Mul|FPP0|BPP17|PartialProduct~0_combout\)))) # (\Mul|FPP0|BPP18|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP15|PartialProduct~combout\ & (!\Mul|FPP0|BPP17|PartialProduct~0_combout\ & !\Mul|FPP1|BPP16|PartialProduct~combout\))) ) ) ) # ( 
-- !\Mul|Add32A|Carry~12_combout\ & ( \Mul|Add32A|Carry~11_combout\ & ( (!\Mul|FPP0|BPP18|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP16|PartialProduct~combout\) # ((!\Mul|FPP1|BPP15|PartialProduct~combout\ & !\Mul|FPP0|BPP17|PartialProduct~0_combout\)))) # 
-- (\Mul|FPP0|BPP18|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP15|PartialProduct~combout\ & (!\Mul|FPP0|BPP17|PartialProduct~0_combout\ & !\Mul|FPP1|BPP16|PartialProduct~combout\))) ) ) ) # ( \Mul|Add32A|Carry~12_combout\ & ( !\Mul|Add32A|Carry~11_combout\ & 
-- ( (!\Mul|FPP0|BPP18|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP16|PartialProduct~combout\) # ((!\Mul|FPP1|BPP15|PartialProduct~combout\ & !\Mul|FPP0|BPP17|PartialProduct~0_combout\)))) # (\Mul|FPP0|BPP18|PartialProduct~0_combout\ & 
-- (!\Mul|FPP1|BPP15|PartialProduct~combout\ & (!\Mul|FPP0|BPP17|PartialProduct~0_combout\ & !\Mul|FPP1|BPP16|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add32A|Carry~12_combout\ & ( !\Mul|Add32A|Carry~11_combout\ & ( 
-- (!\Mul|FPP0|BPP18|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP15|PartialProduct~combout\) # ((!\Mul|FPP0|BPP17|PartialProduct~0_combout\) # (!\Mul|FPP1|BPP16|PartialProduct~combout\)))) # (\Mul|FPP0|BPP18|PartialProduct~0_combout\ & 
-- (!\Mul|FPP1|BPP16|PartialProduct~combout\ & ((!\Mul|FPP1|BPP15|PartialProduct~combout\) # (!\Mul|FPP0|BPP17|PartialProduct~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111010101000111010101000000011101010100000001110101010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP18|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP15|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP17|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP16|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add32A|ALT_INV_Carry~12_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry~11_combout\,
	combout => \Mul|Add32A|Carry\(19));

-- Location: LABCELL_X107_Y46_N24
\Mul|FPP0|BPP19|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP19|PartialProduct~0_combout\ = ( \Registers_ALU[18]~input_o\ & ( (\Registers_ALU[32]~input_o\ & (!\Registers_ALU[19]~input_o\ $ (!\Registers_ALU[33]~input_o\))) ) ) # ( !\Registers_ALU[18]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ 
-- (((!\Registers_ALU[32]~input_o\) # (!\Registers_ALU[19]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111100000000111111110000000011001100000000001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[18]~input_o\,
	combout => \Mul|FPP0|BPP19|PartialProduct~0_combout\);

-- Location: LABCELL_X108_Y46_N21
\Mul|FPP1|BPP17|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP17|PartialProduct~combout\ = ( \Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (!\Registers_ALU[35]~input_o\ $ (((!\Registers_ALU[17]~input_o\))))) # (\Registers_ALU[33]~input_o\ & (((\Registers_ALU[16]~input_o\)) # 
-- (\Registers_ALU[35]~input_o\))) ) ) # ( !\Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[35]~input_o\ & (!\Registers_ALU[16]~input_o\))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[35]~input_o\ $ 
-- (((!\Registers_ALU[17]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101100010010100010110001001010111100110110101011110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[16]~input_o\,
	datad => \ALT_INV_Registers_ALU[17]~input_o\,
	dataf => \ALT_INV_Registers_ALU[34]~input_o\,
	combout => \Mul|FPP1|BPP17|PartialProduct~combout\);

-- Location: MLABCELL_X109_Y46_N21
\Mul|Add32A|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(19) = !\Mul|Add32A|Carry\(19) $ (!\Mul|FPP0|BPP19|PartialProduct~0_combout\ $ (!\Mul|FPP1|BPP17|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110100110010110011010011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry\(19),
	datab => \Mul|FPP0|BPP19|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP17|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(19));

-- Location: LABCELL_X112_Y46_N36
\Mul|Add32B|Carry~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~9_combout\ = ( \Mul|Add32B|Carry\(16) & ( \Mul|Add32A|Result\(16) & ( (\Mul|Add32B|Carry~7_combout\ & ((!\Mul|Add30|Result\(15) & (\Mul|Add30|Result\(14) & \Mul|Add32A|Result\(17))) # (\Mul|Add30|Result\(15) & ((\Mul|Add32A|Result\(17)) 
-- # (\Mul|Add30|Result\(14)))))) ) ) ) # ( !\Mul|Add32B|Carry\(16) & ( \Mul|Add32A|Result\(16) & ( (\Mul|Add32B|Carry~7_combout\ & ((\Mul|Add32A|Result\(17)) # (\Mul|Add30|Result\(15)))) ) ) ) # ( \Mul|Add32B|Carry\(16) & ( !\Mul|Add32A|Result\(16) & ( 
-- (\Mul|Add30|Result\(15) & (\Mul|Add32B|Carry~7_combout\ & \Mul|Add32A|Result\(17))) ) ) ) # ( !\Mul|Add32B|Carry\(16) & ( !\Mul|Add32A|Result\(16) & ( (\Mul|Add32B|Carry~7_combout\ & ((!\Mul|Add30|Result\(15) & (\Mul|Add30|Result\(14) & 
-- \Mul|Add32A|Result\(17))) # (\Mul|Add30|Result\(15) & ((\Mul|Add32A|Result\(17)) # (\Mul|Add30|Result\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000000001000100010001001100110000000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(15),
	datab => \Mul|Add32B|ALT_INV_Carry~7_combout\,
	datac => \Mul|Add30|ALT_INV_Result\(14),
	datad => \Mul|Add32A|ALT_INV_Result\(17),
	datae => \Mul|Add32B|ALT_INV_Carry\(16),
	dataf => \Mul|Add32A|ALT_INV_Result\(16),
	combout => \Mul|Add32B|Carry~9_combout\);

-- Location: MLABCELL_X114_Y45_N30
\Mul|FPP3|BPP13|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP13|PartialProduct~combout\ = ( \Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[13]~input_o\ $ (!\Registers_ALU[39]~input_o\)))) # (\Registers_ALU[37]~input_o\ & 
-- ((!\Registers_ALU[13]~input_o\ $ (!\Registers_ALU[39]~input_o\)) # (\Registers_ALU[38]~input_o\))) ) ) # ( !\Registers_ALU[12]~input_o\ & ( !\Registers_ALU[39]~input_o\ $ (((!\Registers_ALU[13]~input_o\) # (!\Registers_ALU[37]~input_o\ $ 
-- (\Registers_ALU[38]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001001011000111100100101100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[13]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[12]~input_o\,
	combout => \Mul|FPP3|BPP13|PartialProduct~combout\);

-- Location: MLABCELL_X114_Y45_N0
\Mul|FPP2|BPP15|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP15|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[36]~input_o\ & (!\Registers_ALU[14]~input_o\)) # (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[15]~input_o\))))) # 
-- (\Registers_ALU[35]~input_o\ & (((!\Registers_ALU[15]~input_o\)) # (\Registers_ALU[36]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (\Registers_ALU[36]~input_o\ & ((\Registers_ALU[15]~input_o\)))) # 
-- (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[36]~input_o\ & ((\Registers_ALU[15]~input_o\))) # (\Registers_ALU[36]~input_o\ & (\Registers_ALU[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100111000000010110011111110111100100011111011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[36]~input_o\,
	datac => \ALT_INV_Registers_ALU[14]~input_o\,
	datad => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP15|PartialProduct~combout\);

-- Location: MLABCELL_X109_Y46_N27
\Mul|Add30|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(17) = ( \Mul|FPP2|BPP15|PartialProduct~combout\ & ( !\Mul|FPP3|BPP13|PartialProduct~combout\ $ (((!\Mul|Add30|Carry\(16) & ((\Mul|FPP3|BPP12|PartialProduct~combout\) # (\Mul|FPP2|BPP14|PartialProduct~combout\))) # (\Mul|Add30|Carry\(16) 
-- & (\Mul|FPP2|BPP14|PartialProduct~combout\ & \Mul|FPP3|BPP12|PartialProduct~combout\)))) ) ) # ( !\Mul|FPP2|BPP15|PartialProduct~combout\ & ( !\Mul|FPP3|BPP13|PartialProduct~combout\ $ (((!\Mul|Add30|Carry\(16) & (!\Mul|FPP2|BPP14|PartialProduct~combout\ 
-- & !\Mul|FPP3|BPP12|PartialProduct~combout\)) # (\Mul|Add30|Carry\(16) & ((!\Mul|FPP2|BPP14|PartialProduct~combout\) # (!\Mul|FPP3|BPP12|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111010100001010111101010011010100001010111101010000101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry\(16),
	datab => \Mul|FPP2|BPP14|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP12|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP3|BPP13|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP15|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(17));

-- Location: MLABCELL_X109_Y46_N42
\Mul|Add32B|Carry~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~8_combout\ = ( \Mul|Add30|Result\(16) & ( \Mul|Add32A|Carry~11_combout\ & ( !\Mul|Add32A|Carry~13_combout\ $ (((!\Mul|FPP1|BPP15|PartialProduct~combout\ & !\Mul|FPP0|BPP17|PartialProduct~0_combout\))) ) ) ) # ( \Mul|Add30|Result\(16) & ( 
-- !\Mul|Add32A|Carry~11_combout\ & ( !\Mul|Add32A|Carry~13_combout\ $ (((!\Mul|Add32A|Carry~12_combout\ & ((!\Mul|FPP1|BPP15|PartialProduct~combout\) # (!\Mul|FPP0|BPP17|PartialProduct~0_combout\))) # (\Mul|Add32A|Carry~12_combout\ & 
-- (!\Mul|FPP1|BPP15|PartialProduct~combout\ & !\Mul|FPP0|BPP17|PartialProduct~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101111110100000000000000000000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~12_combout\,
	datab => \Mul|FPP1|BPP15|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP17|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~13_combout\,
	datae => \Mul|Add30|ALT_INV_Result\(16),
	dataf => \Mul|Add32A|ALT_INV_Carry~11_combout\,
	combout => \Mul|Add32B|Carry~8_combout\);

-- Location: LABCELL_X110_Y46_N30
\Mul|Add32B|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(19) = !\Mul|Add32A|Result\(19) $ (!\Mul|Add30|Result\(17) $ (((\Mul|Add32B|Carry~8_combout\) # (\Mul|Add32B|Carry~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010101101001101001010110100110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Result\(19),
	datab => \Mul|Add32B|ALT_INV_Carry~9_combout\,
	datac => \Mul|Add30|ALT_INV_Result\(17),
	datad => \Mul|Add32B|ALT_INV_Carry~8_combout\,
	combout => \Mul|Add32B|Result\(19));

-- Location: LABCELL_X111_Y46_N18
\Mul|Add26B|Carry[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(13) = ( \Mul|Add26A|Result\(12) & ( \Mul|Add26A|Carry\(11) & ( ((!\Mul|Add26B|Carry\(11) & (\Mul|Add22|Result\(7) & !\Mul|Add26A|Carry~2_combout\)) # (\Mul|Add26B|Carry\(11) & ((!\Mul|Add26A|Carry~2_combout\) # 
-- (\Mul|Add22|Result\(7))))) # (\Mul|Add22|Result\(8)) ) ) ) # ( !\Mul|Add26A|Result\(12) & ( \Mul|Add26A|Carry\(11) & ( (\Mul|Add22|Result\(8) & ((!\Mul|Add26B|Carry\(11) & (\Mul|Add22|Result\(7) & !\Mul|Add26A|Carry~2_combout\)) # (\Mul|Add26B|Carry\(11) 
-- & ((!\Mul|Add26A|Carry~2_combout\) # (\Mul|Add22|Result\(7)))))) ) ) ) # ( \Mul|Add26A|Result\(12) & ( !\Mul|Add26A|Carry\(11) & ( ((!\Mul|Add26B|Carry\(11) & (\Mul|Add22|Result\(7) & \Mul|Add26A|Carry~2_combout\)) # (\Mul|Add26B|Carry\(11) & 
-- ((\Mul|Add26A|Carry~2_combout\) # (\Mul|Add22|Result\(7))))) # (\Mul|Add22|Result\(8)) ) ) ) # ( !\Mul|Add26A|Result\(12) & ( !\Mul|Add26A|Carry\(11) & ( (\Mul|Add22|Result\(8) & ((!\Mul|Add26B|Carry\(11) & (\Mul|Add22|Result\(7) & 
-- \Mul|Add26A|Carry~2_combout\)) # (\Mul|Add26B|Carry\(11) & ((\Mul|Add26A|Carry~2_combout\) # (\Mul|Add22|Result\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011001101110111111100010011000000010111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Carry\(11),
	datab => \Mul|Add22|ALT_INV_Result\(8),
	datac => \Mul|Add22|ALT_INV_Result\(7),
	datad => \Mul|Add26A|ALT_INV_Carry~2_combout\,
	datae => \Mul|Add26A|ALT_INV_Result\(12),
	dataf => \Mul|Add26A|ALT_INV_Carry\(11),
	combout => \Mul|Add26B|Carry\(13));

-- Location: LABCELL_X111_Y45_N54
\Mul|FPP7|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP5|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (!\Registers_ALU[47]~input_o\ $ ((!\Registers_ALU[5]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[4]~input_o\)) # 
-- (\Registers_ALU[47]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[4]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[47]~input_o\ $ 
-- ((!\Registers_ALU[5]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000111001011111010011100101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[46]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[5]~input_o\,
	datad => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N3
\Mul|FPP6|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP7|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[45]~input_o\ $ (!\Registers_ALU[7]~input_o\)))) # (\Registers_ALU[44]~input_o\ & (((\Registers_ALU[45]~input_o\)) # 
-- (\Registers_ALU[6]~input_o\))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (!\Registers_ALU[6]~input_o\ & (\Registers_ALU[45]~input_o\))) # (\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[45]~input_o\ $ 
-- (!\Registers_ALU[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[44]~input_o\,
	datad => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N33
\Mul|Add22|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(9) = ( \Mul|Add22|Carry\(8) & ( !\Mul|FPP7|BPP5|PartialProduct~combout\ $ (!\Mul|FPP6|BPP7|PartialProduct~combout\ $ (((\Mul|FPP7|BPP4|PartialProduct~combout\) # (\Mul|FPP6|BPP6|PartialProduct~combout\)))) ) ) # ( !\Mul|Add22|Carry\(8) 
-- & ( !\Mul|FPP7|BPP5|PartialProduct~combout\ $ (!\Mul|FPP6|BPP7|PartialProduct~combout\ $ (((\Mul|FPP6|BPP6|PartialProduct~combout\ & \Mul|FPP7|BPP4|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100101101010100101010110101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP6|BPP6|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP7|BPP4|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP6|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry\(8),
	combout => \Mul|Add22|Result\(9));

-- Location: LABCELL_X106_Y46_N15
\Mul|FPP4|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP11|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[11]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\)) # 
-- (\Registers_ALU[10]~input_o\))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[10]~input_o\ & (\Registers_ALU[41]~input_o\))) # (\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ 
-- (!\Registers_ALU[11]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[10]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[40]~input_o\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP11|PartialProduct~combout\);

-- Location: LABCELL_X106_Y46_N33
\Mul|FPP5|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP9|PartialProduct~combout\ = ( \Registers_ALU[8]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (\Registers_ALU[42]~input_o\ & (!\Registers_ALU[9]~input_o\ $ (!\Registers_ALU[43]~input_o\)))) # (\Registers_ALU[41]~input_o\ & 
-- ((!\Registers_ALU[9]~input_o\ $ (!\Registers_ALU[43]~input_o\)) # (\Registers_ALU[42]~input_o\))) ) ) # ( !\Registers_ALU[8]~input_o\ & ( !\Registers_ALU[43]~input_o\ $ (((!\Registers_ALU[9]~input_o\) # (!\Registers_ALU[41]~input_o\ $ 
-- (\Registers_ALU[42]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001001011000111100100101100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[9]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_Registers_ALU[42]~input_o\,
	dataf => \ALT_INV_Registers_ALU[8]~input_o\,
	combout => \Mul|FPP5|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X106_Y46_N6
\Mul|Add26A|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(13) = ( \Mul|Add26A|Carry~4_combout\ & ( \Mul|FPP5|BPP9|PartialProduct~combout\ & ( !\Mul|FPP4|BPP11|PartialProduct~combout\ $ (((\Mul|FPP5|BPP8|PartialProduct~combout\) # (\Mul|FPP4|BPP10|PartialProduct~combout\))) ) ) ) # ( 
-- !\Mul|Add26A|Carry~4_combout\ & ( \Mul|FPP5|BPP9|PartialProduct~combout\ & ( !\Mul|FPP4|BPP11|PartialProduct~combout\ $ (((!\Mul|Add26A|Carry~3_combout\ & (\Mul|FPP4|BPP10|PartialProduct~combout\ & \Mul|FPP5|BPP8|PartialProduct~combout\)) # 
-- (\Mul|Add26A|Carry~3_combout\ & ((\Mul|FPP5|BPP8|PartialProduct~combout\) # (\Mul|FPP4|BPP10|PartialProduct~combout\))))) ) ) ) # ( \Mul|Add26A|Carry~4_combout\ & ( !\Mul|FPP5|BPP9|PartialProduct~combout\ & ( !\Mul|FPP4|BPP11|PartialProduct~combout\ $ 
-- (((!\Mul|FPP4|BPP10|PartialProduct~combout\ & !\Mul|FPP5|BPP8|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add26A|Carry~4_combout\ & ( !\Mul|FPP5|BPP9|PartialProduct~combout\ & ( !\Mul|FPP4|BPP11|PartialProduct~combout\ $ (((!\Mul|Add26A|Carry~3_combout\ & 
-- ((!\Mul|FPP4|BPP10|PartialProduct~combout\) # (!\Mul|FPP5|BPP8|PartialProduct~combout\))) # (\Mul|Add26A|Carry~3_combout\ & (!\Mul|FPP4|BPP10|PartialProduct~combout\ & !\Mul|FPP5|BPP8|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000001111111100000011101000000101111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry~3_combout\,
	datab => \Mul|FPP4|BPP10|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP5|BPP8|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP4|BPP11|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add26A|ALT_INV_Carry~4_combout\,
	dataf => \Mul|FPP5|BPP9|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(13));

-- Location: LABCELL_X111_Y46_N36
\Mul|Add26B|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(13) = ( \Mul|Add26A|Result\(13) & ( !\Mul|Add26B|Carry\(13) $ (\Mul|Add22|Result\(9)) ) ) # ( !\Mul|Add26A|Result\(13) & ( !\Mul|Add26B|Carry\(13) $ (!\Mul|Add22|Result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add26B|ALT_INV_Carry\(13),
	datad => \Mul|Add22|ALT_INV_Result\(9),
	dataf => \Mul|Add26A|ALT_INV_Result\(13),
	combout => \Mul|Add26B|Result\(13));

-- Location: LABCELL_X110_Y46_N51
\Mul|Add32C|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(19) = ( \Mul|Add32C|Carry\(18) & ( !\Mul|Add32B|Result\(19) $ (!\Mul|Add26B|Result\(13) $ (((\Mul|Add26B|Result\(12)) # (\Mul|Add32B|Result\(18))))) ) ) # ( !\Mul|Add32C|Carry\(18) & ( !\Mul|Add32B|Result\(19) $ 
-- (!\Mul|Add26B|Result\(13) $ (((\Mul|Add32B|Result\(18) & \Mul|Add26B|Result\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001000111101110000101111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(18),
	datab => \Mul|Add26B|ALT_INV_Result\(12),
	datac => \Mul|Add32B|ALT_INV_Result\(19),
	datad => \Mul|Add26B|ALT_INV_Result\(13),
	dataf => \Mul|Add32C|ALT_INV_Carry\(18),
	combout => \Mul|Add32C|Result\(19));

-- Location: LABCELL_X110_Y45_N36
\Mul|FPP8|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP3|PartialProduct~combout\ = ( \Registers_ALU[47]~input_o\ & ( (!\Registers_ALU[48]~input_o\ & (!\Registers_ALU[49]~input_o\ $ (((!\Registers_ALU[3]~input_o\))))) # (\Registers_ALU[48]~input_o\ & (((\Registers_ALU[2]~input_o\)) # 
-- (\Registers_ALU[49]~input_o\))) ) ) # ( !\Registers_ALU[47]~input_o\ & ( (!\Registers_ALU[48]~input_o\ & (\Registers_ALU[49]~input_o\ & (!\Registers_ALU[2]~input_o\))) # (\Registers_ALU[48]~input_o\ & (!\Registers_ALU[49]~input_o\ $ 
-- (((!\Registers_ALU[3]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000101100100001100010110010000110111100111010011011110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[48]~input_o\,
	datab => \ALT_INV_Registers_ALU[49]~input_o\,
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[47]~input_o\,
	combout => \Mul|FPP8|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X110_Y45_N12
\Mul|FPP9|BPP1|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP1|PartialProduct~combout\ = ( \Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[50]~input_o\ & (!\Registers_ALU[0]~input_o\)) # (\Registers_ALU[50]~input_o\ & ((!\Registers_ALU[1]~input_o\))))) # 
-- (\Registers_ALU[49]~input_o\ & (((!\Registers_ALU[1]~input_o\)) # (\Registers_ALU[50]~input_o\))) ) ) # ( !\Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[50]~input_o\ & ((\Registers_ALU[1]~input_o\)))) # 
-- (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[50]~input_o\ & ((\Registers_ALU[1]~input_o\))) # (\Registers_ALU[50]~input_o\ & (\Registers_ALU[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100111000000010110011111110111100100011111011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[50]~input_o\,
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Registers_ALU[1]~input_o\,
	dataf => \ALT_INV_Registers_ALU[51]~input_o\,
	combout => \Mul|FPP9|BPP1|PartialProduct~combout\);

-- Location: LABCELL_X110_Y45_N54
\Mul|Add18B|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(5) = ( \Mul|Add18A|Carry~0_combout\ & ( \Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( !\Mul|FPP8|BPP3|PartialProduct~combout\ $ (\Mul|FPP9|BPP1|PartialProduct~combout\) ) ) ) # ( !\Mul|Add18A|Carry~0_combout\ & ( 
-- \Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( !\Mul|FPP8|BPP2|PartialProduct~0_combout\ $ (!\Mul|FPP8|BPP3|PartialProduct~combout\ $ (\Mul|FPP9|BPP1|PartialProduct~combout\)) ) ) ) # ( \Mul|Add18A|Carry~0_combout\ & ( 
-- !\Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( !\Mul|FPP8|BPP2|PartialProduct~0_combout\ $ (!\Registers_ALU[51]~input_o\ $ (!\Mul|FPP8|BPP3|PartialProduct~combout\ $ (!\Mul|FPP9|BPP1|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout\ & ( 
-- !\Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( !\Registers_ALU[51]~input_o\ $ (!\Mul|FPP8|BPP3|PartialProduct~combout\ $ (\Mul|FPP9|BPP1|PartialProduct~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011011010011001011001011010101001011111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP2|ALT_INV_PartialProduct~0_combout\,
	datab => \ALT_INV_Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP9|BPP1|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add18A|ALT_INV_Carry~0_combout\,
	dataf => \Mul|FPP9|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add18B|Result\(5));

-- Location: LABCELL_X110_Y46_N42
\Mul|Add32D|Carry[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry\(19) = ( \Mul|Add32C|Result\(17) & ( \Mul|Add32C|Carry\(18) & ( (!\Mul|Add32C|Carry~2_combout\ & (((!\Mul|Add18B|Carry~0_combout\) # (\Mul|Add18A|Result\(3))) # (\Mul|Add32D|Carry\(17)))) # (\Mul|Add32C|Carry~2_combout\ & 
-- (!\Mul|Add18B|Carry~0_combout\ & ((\Mul|Add18A|Result\(3)) # (\Mul|Add32D|Carry\(17))))) ) ) ) # ( !\Mul|Add32C|Result\(17) & ( \Mul|Add32C|Carry\(18) & ( (!\Mul|Add32C|Carry~2_combout\ & ((!\Mul|Add18B|Carry~0_combout\) # ((\Mul|Add32D|Carry\(17) & 
-- \Mul|Add18A|Result\(3))))) # (\Mul|Add32C|Carry~2_combout\ & (\Mul|Add32D|Carry\(17) & (!\Mul|Add18B|Carry~0_combout\ & \Mul|Add18A|Result\(3)))) ) ) ) # ( \Mul|Add32C|Result\(17) & ( !\Mul|Add32C|Carry\(18) & ( (!\Mul|Add32C|Carry~2_combout\ & 
-- (!\Mul|Add18B|Carry~0_combout\ & ((\Mul|Add18A|Result\(3)) # (\Mul|Add32D|Carry\(17))))) # (\Mul|Add32C|Carry~2_combout\ & (((!\Mul|Add18B|Carry~0_combout\) # (\Mul|Add18A|Result\(3))) # (\Mul|Add32D|Carry\(17)))) ) ) ) # ( !\Mul|Add32C|Result\(17) & ( 
-- !\Mul|Add32C|Carry\(18) & ( (!\Mul|Add32C|Carry~2_combout\ & (\Mul|Add32D|Carry\(17) & (!\Mul|Add18B|Carry~0_combout\ & \Mul|Add18A|Result\(3)))) # (\Mul|Add32C|Carry~2_combout\ & ((!\Mul|Add18B|Carry~0_combout\) # ((\Mul|Add32D|Carry\(17) & 
-- \Mul|Add18A|Result\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110001011100011111010110100000101100101011001011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Carry~2_combout\,
	datab => \Mul|Add32D|ALT_INV_Carry\(17),
	datac => \Mul|Add18B|ALT_INV_Carry~0_combout\,
	datad => \Mul|Add18A|ALT_INV_Result\(3),
	datae => \Mul|Add32C|ALT_INV_Result\(17),
	dataf => \Mul|Add32C|ALT_INV_Carry\(18),
	combout => \Mul|Add32D|Carry\(19));

-- Location: LABCELL_X110_Y46_N15
\Mul|Add32D|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(19) = ( \Mul|Add32D|Carry\(19) & ( !\Mul|Add32C|Result\(19) $ (\Mul|Add18B|Result\(5)) ) ) # ( !\Mul|Add32D|Carry\(19) & ( !\Mul|Add32C|Result\(19) $ (!\Mul|Add18B|Result\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Result\(19),
	datac => \Mul|Add18B|ALT_INV_Result\(5),
	dataf => \Mul|Add32D|ALT_INV_Carry\(19),
	combout => \Mul|Add32D|Result\(19));

-- Location: LABCELL_X42_Y45_N54
\LS|D19~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D19~feeder_combout\ = ( LSRDataIn(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(19),
	combout => \LS|D19~feeder_combout\);

-- Location: FF_X42_Y45_N56
\LS|D19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D19~feeder_combout\,
	asdata => \LS|D18~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D19~q\);

-- Location: MLABCELL_X41_Y47_N9
\ALU_Registers[19]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]~14_combout\ = ( !\LS|D19~q\ & ( (!\LSR|D19~q\ & !\ASR|D19~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \LSR|ALT_INV_D19~q\,
	datad => \ASR|ALT_INV_D19~q\,
	dataf => \LS|ALT_INV_D19~q\,
	combout => \ALU_Registers[19]~14_combout\);

-- Location: MLABCELL_X41_Y47_N36
\ALU_Registers[19]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]~15_combout\ = ( \ALU_Registers[19]~14_combout\ & ( (!\Control_ALU[31]~input_o\ & (\ALU_Registers[19]~105_combout\ & (!\Control_ALU[23]~input_o\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(19))))) ) ) # ( 
-- !\ALU_Registers[19]~14_combout\ & ( (!\Control_ALU[31]~input_o\ & (((\Control_ALU[23]~input_o\)) # (\ALU_Registers[19]~105_combout\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001111111010011000111111101000000011100110100000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[19]~105_combout\,
	datab => \ALT_INV_Control_ALU[31]~input_o\,
	datac => \ALT_INV_Control_ALU[23]~input_o\,
	datad => \Mul|Add32D|ALT_INV_Result\(19),
	dataf => \ALT_INV_ALU_Registers[19]~14_combout\,
	combout => \ALU_Registers[19]~15_combout\);

-- Location: MLABCELL_X41_Y47_N39
\ALU_Registers[19]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]$latch~combout\ = ( \ALU_Registers[19]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[19]~15_combout\) ) ) # ( !\ALU_Registers[19]$latch~combout\ & ( (\ALU_Registers[19]~15_combout\ & \ALU_Registers[31]~3_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[19]~15_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[19]$latch~combout\,
	combout => \ALU_Registers[19]$latch~combout\);

-- Location: IOIBUF_X121_Y28_N44
\Registers_ALU[52]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(52),
	o => \Registers_ALU[52]~input_o\);

-- Location: LABCELL_X110_Y45_N0
\Mul|Add18B|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry~1_combout\ = ( \Mul|Add18A|Carry~0_combout\ & ( \Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( (!\Mul|FPP8|BPP2|PartialProduct~0_combout\ & (\Registers_ALU[51]~input_o\ & (!\Mul|FPP8|BPP3|PartialProduct~combout\ $ 
-- (!\Mul|FPP9|BPP1|PartialProduct~combout\)))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout\ & ( \Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( (\Mul|FPP8|BPP2|PartialProduct~0_combout\ & (\Registers_ALU[51]~input_o\ & (!\Mul|FPP8|BPP3|PartialProduct~combout\ $ 
-- (!\Mul|FPP9|BPP1|PartialProduct~combout\)))) ) ) ) # ( \Mul|Add18A|Carry~0_combout\ & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( (\Mul|FPP8|BPP2|PartialProduct~0_combout\ & (\Registers_ALU[51]~input_o\ & (!\Mul|FPP8|BPP3|PartialProduct~combout\ $ 
-- (\Mul|FPP9|BPP1|PartialProduct~combout\)))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout\ & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( (!\Mul|FPP8|BPP2|PartialProduct~0_combout\ & (\Registers_ALU[51]~input_o\ & (!\Mul|FPP8|BPP3|PartialProduct~combout\ $ 
-- (!\Mul|FPP9|BPP1|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100000000100000000000100000001000100000000001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP2|ALT_INV_PartialProduct~0_combout\,
	datab => \ALT_INV_Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP9|BPP1|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add18A|ALT_INV_Carry~0_combout\,
	dataf => \Mul|FPP9|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add18B|Carry~1_combout\);

-- Location: LABCELL_X110_Y45_N33
\Mul|FPP9|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP2|PartialProduct~combout\ = ( \Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[51]~input_o\ & ((\Registers_ALU[50]~input_o\))) # (\Registers_ALU[51]~input_o\ & (!\Registers_ALU[1]~input_o\ & 
-- !\Registers_ALU[50]~input_o\)))) # (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[50]~input_o\) # (\Registers_ALU[1]~input_o\))) # (\Registers_ALU[51]~input_o\ & ((\Registers_ALU[50]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[1]~input_o\) # (\Registers_ALU[50]~input_o\)))) # (\Registers_ALU[49]~input_o\ & (((\Registers_ALU[1]~input_o\ & \Registers_ALU[50]~input_o\)) 
-- # (\Registers_ALU[51]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100011111000011010001111101011000101101010101100010110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[51]~input_o\,
	datad => \ALT_INV_Registers_ALU[50]~input_o\,
	dataf => \ALT_INV_Registers_ALU[2]~input_o\,
	combout => \Mul|FPP9|BPP2|PartialProduct~combout\);

-- Location: LABCELL_X110_Y45_N6
\Mul|Add18A|Carry[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(6) = ( \Mul|Add18A|Carry~0_combout\ & ( \Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( (!\Mul|FPP8|BPP3|PartialProduct~combout\ & (\Mul|FPP9|BPP1|PartialProduct~combout\ & ((!\Registers_ALU[51]~input_o\) # 
-- (\Mul|FPP8|BPP2|PartialProduct~0_combout\)))) # (\Mul|FPP8|BPP3|PartialProduct~combout\ & (((!\Registers_ALU[51]~input_o\) # (\Mul|FPP9|BPP1|PartialProduct~combout\)) # (\Mul|FPP8|BPP2|PartialProduct~0_combout\))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout\ & 
-- ( \Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( (!\Mul|FPP8|BPP3|PartialProduct~combout\ & (\Mul|FPP8|BPP2|PartialProduct~0_combout\ & (!\Registers_ALU[51]~input_o\ & \Mul|FPP9|BPP1|PartialProduct~combout\))) # (\Mul|FPP8|BPP3|PartialProduct~combout\ & 
-- (((\Mul|FPP8|BPP2|PartialProduct~0_combout\ & !\Registers_ALU[51]~input_o\)) # (\Mul|FPP9|BPP1|PartialProduct~combout\))) ) ) ) # ( \Mul|Add18A|Carry~0_combout\ & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( (!\Mul|FPP8|BPP3|PartialProduct~combout\ & 
-- (\Mul|FPP9|BPP1|PartialProduct~combout\ & ((\Registers_ALU[51]~input_o\) # (\Mul|FPP8|BPP2|PartialProduct~0_combout\)))) # (\Mul|FPP8|BPP3|PartialProduct~combout\ & (((\Mul|FPP9|BPP1|PartialProduct~combout\) # (\Registers_ALU[51]~input_o\)) # 
-- (\Mul|FPP8|BPP2|PartialProduct~0_combout\))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout\ & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout\ & ( (!\Mul|FPP8|BPP3|PartialProduct~combout\ & (\Mul|FPP8|BPP2|PartialProduct~0_combout\ & (\Registers_ALU[51]~input_o\ & 
-- \Mul|FPP9|BPP1|PartialProduct~combout\))) # (\Mul|FPP8|BPP3|PartialProduct~combout\ & (((\Mul|FPP8|BPP2|PartialProduct~0_combout\ & \Registers_ALU[51]~input_o\)) # (\Mul|FPP9|BPP1|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000001110111111100000100010011110000110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP2|ALT_INV_PartialProduct~0_combout\,
	datab => \ALT_INV_Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP9|BPP1|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add18A|ALT_INV_Carry~0_combout\,
	dataf => \Mul|FPP9|BPP0|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add18A|Carry\(6));

-- Location: MLABCELL_X101_Y43_N12
\Mul|FPP8|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP4|PartialProduct~combout\ = ( \Registers_ALU[4]~input_o\ & ( (!\Registers_ALU[3]~input_o\ & (!\Registers_ALU[48]~input_o\ $ (!\Registers_ALU[49]~input_o\ $ (\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[3]~input_o\ & 
-- ((!\Registers_ALU[48]~input_o\ & (!\Registers_ALU[49]~input_o\ & \Registers_ALU[47]~input_o\)) # (\Registers_ALU[48]~input_o\ & ((!\Registers_ALU[49]~input_o\) # (\Registers_ALU[47]~input_o\))))) ) ) # ( !\Registers_ALU[4]~input_o\ & ( 
-- (!\Registers_ALU[3]~input_o\ & (((\Registers_ALU[49]~input_o\)))) # (\Registers_ALU[3]~input_o\ & ((!\Registers_ALU[48]~input_o\ & (\Registers_ALU[49]~input_o\ & \Registers_ALU[47]~input_o\)) # (\Registers_ALU[48]~input_o\ & ((\Registers_ALU[47]~input_o\) 
-- # (\Registers_ALU[49]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100011111000010110001111100111000110100110011100011010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[3]~input_o\,
	datab => \ALT_INV_Registers_ALU[48]~input_o\,
	datac => \ALT_INV_Registers_ALU[49]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[4]~input_o\,
	combout => \Mul|FPP8|BPP4|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y45_N24
\Mul|Add18A|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(6) = ( \Mul|FPP8|BPP4|PartialProduct~combout\ & ( !\Mul|FPP9|BPP2|PartialProduct~combout\ $ (\Mul|Add18A|Carry\(6)) ) ) # ( !\Mul|FPP8|BPP4|PartialProduct~combout\ & ( !\Mul|FPP9|BPP2|PartialProduct~combout\ $ (!\Mul|Add18A|Carry\(6)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP9|BPP2|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add18A|ALT_INV_Carry\(6),
	dataf => \Mul|FPP8|BPP4|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Result\(6));

-- Location: MLABCELL_X101_Y45_N42
\Mul|Add18B|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(6) = ( \Mul|Add18A|Result\(6) & ( !\Mul|Add18B|Carry~1_combout\ $ (((\Registers_ALU[0]~input_o\ & (!\Registers_ALU[51]~input_o\ $ (!\Registers_ALU[52]~input_o\))))) ) ) # ( !\Mul|Add18A|Result\(6) & ( !\Mul|Add18B|Carry~1_combout\ $ 
-- (((!\Registers_ALU[0]~input_o\) # (!\Registers_ALU[51]~input_o\ $ (\Registers_ALU[52]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011101101000100101110110111101101000100101110110100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[0]~input_o\,
	datac => \ALT_INV_Registers_ALU[52]~input_o\,
	datad => \Mul|Add18B|ALT_INV_Carry~1_combout\,
	dataf => \Mul|Add18A|ALT_INV_Result\(6),
	combout => \Mul|Add18B|Result\(6));

-- Location: LABCELL_X107_Y46_N9
\Mul|FPP0|BPP20|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP20|PartialProduct~0_combout\ = ( \Registers_ALU[20]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[32]~input_o\)) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[32]~input_o\ & !\Registers_ALU[19]~input_o\)) ) ) # ( 
-- !\Registers_ALU[20]~input_o\ & ( (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[19]~input_o\) # (\Registers_ALU[32]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010001010101010001000101100110001000100110011000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datad => \ALT_INV_Registers_ALU[19]~input_o\,
	dataf => \ALT_INV_Registers_ALU[20]~input_o\,
	combout => \Mul|FPP0|BPP20|PartialProduct~0_combout\);

-- Location: LABCELL_X108_Y46_N42
\Mul|FPP1|BPP18|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP18|PartialProduct~combout\ = ( \Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (!\Registers_ALU[35]~input_o\ $ (((!\Registers_ALU[18]~input_o\))))) # (\Registers_ALU[33]~input_o\ & (((\Registers_ALU[17]~input_o\)) # 
-- (\Registers_ALU[35]~input_o\))) ) ) # ( !\Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (\Registers_ALU[35]~input_o\ & (!\Registers_ALU[17]~input_o\))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[35]~input_o\ $ 
-- (((!\Registers_ALU[18]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001011010010001000101101001011010011101110101101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[35]~input_o\,
	datab => \ALT_INV_Registers_ALU[17]~input_o\,
	datac => \ALT_INV_Registers_ALU[18]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[34]~input_o\,
	combout => \Mul|FPP1|BPP18|PartialProduct~combout\);

-- Location: LABCELL_X108_Y46_N48
\Mul|Add32A|Carry~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~14_combout\ = ( \Mul|FPP1|BPP18|PartialProduct~combout\ & ( !\Mul|FPP0|BPP20|PartialProduct~0_combout\ ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout\ & ( \Mul|FPP0|BPP20|PartialProduct~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP0|BPP20|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP18|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry~14_combout\);

-- Location: LABCELL_X110_Y44_N51
\Mul|FPP2|BPP16|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP16|PartialProduct~combout\ = ( \Registers_ALU[36]~input_o\ & ( \Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[35]~input_o\) # (\Registers_ALU[15]~input_o\))) # (\Registers_ALU[37]~input_o\ & 
-- (\Registers_ALU[35]~input_o\)) ) ) ) # ( !\Registers_ALU[36]~input_o\ & ( \Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[35]~input_o\)) # (\Registers_ALU[37]~input_o\ & (!\Registers_ALU[35]~input_o\ & 
-- !\Registers_ALU[15]~input_o\)) ) ) ) # ( \Registers_ALU[36]~input_o\ & ( !\Registers_ALU[16]~input_o\ & ( ((\Registers_ALU[35]~input_o\ & \Registers_ALU[15]~input_o\)) # (\Registers_ALU[37]~input_o\) ) ) ) # ( !\Registers_ALU[36]~input_o\ & ( 
-- !\Registers_ALU[16]~input_o\ & ( (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[15]~input_o\) # (\Registers_ALU[35]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101010101010101111101011010000010101010010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[15]~input_o\,
	datae => \ALT_INV_Registers_ALU[36]~input_o\,
	dataf => \ALT_INV_Registers_ALU[16]~input_o\,
	combout => \Mul|FPP2|BPP16|PartialProduct~combout\);

-- Location: LABCELL_X110_Y44_N9
\Mul|FPP3|BPP14|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP14|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[14]~input_o\ $ ((!\Registers_ALU[39]~input_o\)))) # (\Registers_ALU[38]~input_o\ & (((\Registers_ALU[13]~input_o\) # 
-- (\Registers_ALU[39]~input_o\)))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (((\Registers_ALU[39]~input_o\ & !\Registers_ALU[13]~input_o\)))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[14]~input_o\ $ 
-- ((!\Registers_ALU[39]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010100000111100001010000101101011111010010110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[38]~input_o\,
	datab => \ALT_INV_Registers_ALU[14]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP3|BPP14|PartialProduct~combout\);

-- Location: LABCELL_X110_Y44_N15
\Mul|Add30|Carry~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~7_combout\ = !\Mul|FPP2|BPP16|PartialProduct~combout\ $ (!\Mul|FPP3|BPP14|PartialProduct~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP16|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP3|BPP14|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~7_combout\);

-- Location: MLABCELL_X109_Y46_N30
\Mul|Add30|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(18) = ( \Mul|FPP3|BPP13|PartialProduct~combout\ & ( \Mul|FPP3|BPP12|PartialProduct~combout\ & ( !\Mul|Add30|Carry~7_combout\ $ (((!\Mul|FPP2|BPP15|PartialProduct~combout\ & (\Mul|Add30|Carry\(16) & 
-- !\Mul|FPP2|BPP14|PartialProduct~combout\)))) ) ) ) # ( !\Mul|FPP3|BPP13|PartialProduct~combout\ & ( \Mul|FPP3|BPP12|PartialProduct~combout\ & ( !\Mul|Add30|Carry~7_combout\ $ (((!\Mul|FPP2|BPP15|PartialProduct~combout\) # ((\Mul|Add30|Carry\(16) & 
-- !\Mul|FPP2|BPP14|PartialProduct~combout\)))) ) ) ) # ( \Mul|FPP3|BPP13|PartialProduct~combout\ & ( !\Mul|FPP3|BPP12|PartialProduct~combout\ & ( !\Mul|Add30|Carry~7_combout\ $ (((!\Mul|FPP2|BPP15|PartialProduct~combout\ & 
-- ((!\Mul|FPP2|BPP14|PartialProduct~combout\) # (\Mul|Add30|Carry\(16)))))) ) ) ) # ( !\Mul|FPP3|BPP13|PartialProduct~combout\ & ( !\Mul|FPP3|BPP12|PartialProduct~combout\ & ( !\Mul|Add30|Carry~7_combout\ $ (((!\Mul|FPP2|BPP15|PartialProduct~combout\) # 
-- ((!\Mul|FPP2|BPP14|PartialProduct~combout\) # (\Mul|Add30|Carry\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101100011011001101100011001100011011001101100011011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP15|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add30|ALT_INV_Carry~7_combout\,
	datac => \Mul|Add30|ALT_INV_Carry\(16),
	datad => \Mul|FPP2|BPP14|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP3|BPP13|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP3|BPP12|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(18));

-- Location: MLABCELL_X109_Y46_N57
\Mul|Add32B|Carry~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~10_combout\ = ( \Mul|Add30|Result\(18) & ( !\Mul|Add32A|Carry~14_combout\ $ (((!\Mul|Add32A|Carry\(19) & ((\Mul|FPP1|BPP17|PartialProduct~combout\) # (\Mul|FPP0|BPP19|PartialProduct~0_combout\))) # (\Mul|Add32A|Carry\(19) & 
-- (\Mul|FPP0|BPP19|PartialProduct~0_combout\ & \Mul|FPP1|BPP17|PartialProduct~combout\)))) ) ) # ( !\Mul|Add30|Result\(18) & ( !\Mul|Add32A|Carry~14_combout\ $ (((!\Mul|Add32A|Carry\(19) & (!\Mul|FPP0|BPP19|PartialProduct~0_combout\ & 
-- !\Mul|FPP1|BPP17|PartialProduct~combout\)) # (\Mul|Add32A|Carry\(19) & ((!\Mul|FPP0|BPP19|PartialProduct~0_combout\) # (!\Mul|FPP1|BPP17|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110110110100001011011011010011010010010010111101001001001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry\(19),
	datab => \Mul|FPP0|BPP19|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~14_combout\,
	datad => \Mul|FPP1|BPP17|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Result\(18),
	combout => \Mul|Add32B|Carry~10_combout\);

-- Location: LABCELL_X111_Y45_N0
\Mul|FPP7|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP6|PartialProduct~combout\ = ( \Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[6]~input_o\ $ (!\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[45]~input_o\ & 
-- ((!\Registers_ALU[6]~input_o\ $ (!\Registers_ALU[47]~input_o\)) # (\Registers_ALU[46]~input_o\))) ) ) # ( !\Registers_ALU[5]~input_o\ & ( !\Registers_ALU[47]~input_o\ $ (((!\Registers_ALU[6]~input_o\) # (!\Registers_ALU[45]~input_o\ $ 
-- (\Registers_ALU[46]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010011101011000101001110101100010111001010110001011100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[6]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[46]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[5]~input_o\,
	combout => \Mul|FPP7|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N36
\Mul|FPP6|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP8|PartialProduct~combout\ = ( \Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[45]~input_o\ $ ((!\Registers_ALU[8]~input_o\)))) # (\Registers_ALU[43]~input_o\ & (((\Registers_ALU[7]~input_o\)) # 
-- (\Registers_ALU[45]~input_o\))) ) ) # ( !\Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[7]~input_o\)))) # (\Registers_ALU[43]~input_o\ & (!\Registers_ALU[45]~input_o\ $ 
-- ((!\Registers_ALU[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010010010101100001001001011001011110110101100101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	datad => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[44]~input_o\,
	combout => \Mul|FPP6|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N30
\Mul|Add22|Carry[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(10) = ( \Mul|Add22|Carry\(8) & ( (!\Mul|FPP7|BPP5|PartialProduct~combout\ & (\Mul|FPP6|BPP7|PartialProduct~combout\ & ((\Mul|FPP7|BPP4|PartialProduct~combout\) # (\Mul|FPP6|BPP6|PartialProduct~combout\)))) # 
-- (\Mul|FPP7|BPP5|PartialProduct~combout\ & (((\Mul|FPP7|BPP4|PartialProduct~combout\) # (\Mul|FPP6|BPP7|PartialProduct~combout\)) # (\Mul|FPP6|BPP6|PartialProduct~combout\))) ) ) # ( !\Mul|Add22|Carry\(8) & ( (!\Mul|FPP7|BPP5|PartialProduct~combout\ & 
-- (\Mul|FPP6|BPP6|PartialProduct~combout\ & (\Mul|FPP6|BPP7|PartialProduct~combout\ & \Mul|FPP7|BPP4|PartialProduct~combout\))) # (\Mul|FPP7|BPP5|PartialProduct~combout\ & (((\Mul|FPP6|BPP6|PartialProduct~combout\ & \Mul|FPP7|BPP4|PartialProduct~combout\)) 
-- # (\Mul|FPP6|BPP7|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010111000001010001011100010111010111110001011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP6|BPP6|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP6|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP7|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry\(8),
	combout => \Mul|Add22|Carry\(10));

-- Location: LABCELL_X111_Y46_N57
\Mul|Add22|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(10) = ( \Mul|Add22|Carry\(10) & ( !\Mul|FPP7|BPP6|PartialProduct~combout\ $ (\Mul|FPP6|BPP8|PartialProduct~combout\) ) ) # ( !\Mul|Add22|Carry\(10) & ( !\Mul|FPP7|BPP6|PartialProduct~combout\ $ (!\Mul|FPP6|BPP8|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP7|BPP6|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP6|BPP8|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry\(10),
	combout => \Mul|Add22|Result\(10));

-- Location: LABCELL_X106_Y46_N48
\Mul|Add26A|Carry[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(14) = ( \Mul|Add26A|Carry~4_combout\ & ( \Mul|FPP5|BPP9|PartialProduct~combout\ & ( (!\Mul|FPP4|BPP10|PartialProduct~combout\ & (!\Mul|FPP5|BPP8|PartialProduct~combout\ & !\Mul|FPP4|BPP11|PartialProduct~combout\)) ) ) ) # ( 
-- !\Mul|Add26A|Carry~4_combout\ & ( \Mul|FPP5|BPP9|PartialProduct~combout\ & ( (!\Mul|FPP4|BPP11|PartialProduct~combout\ & ((!\Mul|Add26A|Carry~3_combout\ & ((!\Mul|FPP4|BPP10|PartialProduct~combout\) # (!\Mul|FPP5|BPP8|PartialProduct~combout\))) # 
-- (\Mul|Add26A|Carry~3_combout\ & (!\Mul|FPP4|BPP10|PartialProduct~combout\ & !\Mul|FPP5|BPP8|PartialProduct~combout\)))) ) ) ) # ( \Mul|Add26A|Carry~4_combout\ & ( !\Mul|FPP5|BPP9|PartialProduct~combout\ & ( (!\Mul|FPP4|BPP11|PartialProduct~combout\) # 
-- ((!\Mul|FPP4|BPP10|PartialProduct~combout\ & !\Mul|FPP5|BPP8|PartialProduct~combout\)) ) ) ) # ( !\Mul|Add26A|Carry~4_combout\ & ( !\Mul|FPP5|BPP9|PartialProduct~combout\ & ( (!\Mul|FPP4|BPP11|PartialProduct~combout\) # ((!\Mul|Add26A|Carry~3_combout\ & 
-- ((!\Mul|FPP4|BPP10|PartialProduct~combout\) # (!\Mul|FPP5|BPP8|PartialProduct~combout\))) # (\Mul|Add26A|Carry~3_combout\ & (!\Mul|FPP4|BPP10|PartialProduct~combout\ & !\Mul|FPP5|BPP8|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101000111111111100000011101000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry~3_combout\,
	datab => \Mul|FPP4|BPP10|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP5|BPP8|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP4|BPP11|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add26A|ALT_INV_Carry~4_combout\,
	dataf => \Mul|FPP5|BPP9|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry\(14));

-- Location: LABCELL_X106_Y46_N57
\Mul|FPP4|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP12|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[12]~input_o\ $ ((!\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[11]~input_o\) # 
-- (\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\ & !\Registers_ALU[11]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[12]~input_o\ $ 
-- ((!\Registers_ALU[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010010000111100001001001001011011110110100101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[12]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP12|PartialProduct~combout\);

-- Location: LABCELL_X106_Y46_N39
\Mul|FPP5|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP10|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[9]~input_o\))) # (\Registers_ALU[42]~input_o\ & (!\Registers_ALU[10]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[10]~input_o\) # ((\Registers_ALU[42]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (\Registers_ALU[10]~input_o\ & (\Registers_ALU[42]~input_o\))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & (\Registers_ALU[10]~input_o\)) # (\Registers_ALU[42]~input_o\ & ((\Registers_ALU[9]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010111000101000001011111101011001010111110101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[10]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP10|PartialProduct~combout\);

-- Location: LABCELL_X106_Y46_N12
\Mul|Add26A|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(14) = ( \Mul|FPP5|BPP10|PartialProduct~combout\ & ( !\Mul|Add26A|Carry\(14) $ (!\Mul|FPP4|BPP12|PartialProduct~combout\) ) ) # ( !\Mul|FPP5|BPP10|PartialProduct~combout\ & ( !\Mul|Add26A|Carry\(14) $ 
-- (\Mul|FPP4|BPP12|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add26A|ALT_INV_Carry\(14),
	datad => \Mul|FPP4|BPP12|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP10|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(14));

-- Location: LABCELL_X111_Y46_N33
\Mul|Add26B|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(14) = ( \Mul|Add26A|Result\(13) & ( !\Mul|Add22|Result\(10) $ (!\Mul|Add26A|Result\(14) $ (((\Mul|Add22|Result\(9)) # (\Mul|Add26B|Carry\(13))))) ) ) # ( !\Mul|Add26A|Result\(13) & ( !\Mul|Add22|Result\(10) $ (!\Mul|Add26A|Result\(14) 
-- $ (((\Mul|Add26B|Carry\(13) & \Mul|Add22|Result\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001101101100100101101100100100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Carry\(13),
	datab => \Mul|Add22|ALT_INV_Result\(10),
	datac => \Mul|Add22|ALT_INV_Result\(9),
	datad => \Mul|Add26A|ALT_INV_Result\(14),
	dataf => \Mul|Add26A|ALT_INV_Result\(13),
	combout => \Mul|Add26B|Result\(14));

-- Location: LABCELL_X110_Y46_N18
\Mul|Add32C|Carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~3_combout\ = ( \Mul|Add32B|Carry~8_combout\ & ( \Mul|Add26B|Result\(14) & ( !\Mul|Add32B|Carry~10_combout\ $ (((\Mul|Add30|Result\(17)) # (\Mul|Add32A|Result\(19)))) ) ) ) # ( !\Mul|Add32B|Carry~8_combout\ & ( \Mul|Add26B|Result\(14) & ( 
-- !\Mul|Add32B|Carry~10_combout\ $ (((!\Mul|Add32A|Result\(19) & (\Mul|Add32B|Carry~9_combout\ & \Mul|Add30|Result\(17))) # (\Mul|Add32A|Result\(19) & ((\Mul|Add30|Result\(17)) # (\Mul|Add32B|Carry~9_combout\))))) ) ) ) # ( \Mul|Add32B|Carry~8_combout\ & ( 
-- !\Mul|Add26B|Result\(14) & ( !\Mul|Add32B|Carry~10_combout\ $ (((!\Mul|Add32A|Result\(19) & !\Mul|Add30|Result\(17)))) ) ) ) # ( !\Mul|Add32B|Carry~8_combout\ & ( !\Mul|Add26B|Result\(14) & ( !\Mul|Add32B|Carry~10_combout\ $ (((!\Mul|Add32A|Result\(19) & 
-- ((!\Mul|Add32B|Carry~9_combout\) # (!\Mul|Add30|Result\(17)))) # (\Mul|Add32A|Result\(19) & (!\Mul|Add32B|Carry~9_combout\ & !\Mul|Add30|Result\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000010111111010000011101000000101111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Result\(19),
	datab => \Mul|Add32B|ALT_INV_Carry~9_combout\,
	datac => \Mul|Add30|ALT_INV_Result\(17),
	datad => \Mul|Add32B|ALT_INV_Carry~10_combout\,
	datae => \Mul|Add32B|ALT_INV_Carry~8_combout\,
	dataf => \Mul|Add26B|ALT_INV_Result\(14),
	combout => \Mul|Add32C|Carry~3_combout\);

-- Location: LABCELL_X110_Y46_N48
\Mul|Add32C|Carry[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(20) = ( \Mul|Add32B|Result\(19) & ( ((!\Mul|Add32B|Result\(18) & (\Mul|Add26B|Result\(12) & \Mul|Add32C|Carry\(18))) # (\Mul|Add32B|Result\(18) & ((\Mul|Add32C|Carry\(18)) # (\Mul|Add26B|Result\(12))))) # (\Mul|Add26B|Result\(13)) ) ) # 
-- ( !\Mul|Add32B|Result\(19) & ( (\Mul|Add26B|Result\(13) & ((!\Mul|Add32B|Result\(18) & (\Mul|Add26B|Result\(12) & \Mul|Add32C|Carry\(18))) # (\Mul|Add32B|Result\(18) & ((\Mul|Add32C|Carry\(18)) # (\Mul|Add26B|Result\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100010111111111110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(18),
	datab => \Mul|Add26B|ALT_INV_Result\(12),
	datac => \Mul|Add32C|ALT_INV_Carry\(18),
	datad => \Mul|Add26B|ALT_INV_Result\(13),
	dataf => \Mul|Add32B|ALT_INV_Result\(19),
	combout => \Mul|Add32C|Carry\(20));

-- Location: LABCELL_X110_Y46_N24
\Mul|Add32D|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(20) = ( \Mul|Add32C|Carry\(20) & ( \Mul|Add32C|Result\(19) & ( !\Mul|Add18B|Result\(6) $ (!\Mul|Add32C|Carry~3_combout\ $ (((!\Mul|Add32D|Carry\(19) & !\Mul|Add18B|Result\(5))))) ) ) ) # ( !\Mul|Add32C|Carry\(20) & ( 
-- \Mul|Add32C|Result\(19) & ( !\Mul|Add18B|Result\(6) $ (!\Mul|Add32C|Carry~3_combout\ $ (((\Mul|Add18B|Result\(5)) # (\Mul|Add32D|Carry\(19))))) ) ) ) # ( \Mul|Add32C|Carry\(20) & ( !\Mul|Add32C|Result\(19) & ( !\Mul|Add18B|Result\(6) $ 
-- (!\Mul|Add32C|Carry~3_combout\ $ (((!\Mul|Add32D|Carry\(19)) # (!\Mul|Add18B|Result\(5))))) ) ) ) # ( !\Mul|Add32C|Carry\(20) & ( !\Mul|Add32C|Result\(19) & ( !\Mul|Add18B|Result\(6) $ (!\Mul|Add32C|Carry~3_combout\ $ (((\Mul|Add32D|Carry\(19) & 
-- \Mul|Add18B|Result\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001101001011001011001101001101001011001011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(6),
	datab => \Mul|Add32D|ALT_INV_Carry\(19),
	datac => \Mul|Add32C|ALT_INV_Carry~3_combout\,
	datad => \Mul|Add18B|ALT_INV_Result\(5),
	datae => \Mul|Add32C|ALT_INV_Carry\(20),
	dataf => \Mul|Add32C|ALT_INV_Result\(19),
	combout => \Mul|Add32D|Result\(20));

-- Location: LABCELL_X43_Y43_N15
\LS|D20~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D20~feeder_combout\ = ( LSRDataIn(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(20),
	combout => \LS|D20~feeder_combout\);

-- Location: FF_X43_Y43_N17
\LS|D20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D20~feeder_combout\,
	asdata => \LS|D19~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D20~q\);

-- Location: LABCELL_X38_Y43_N15
\InputANDB[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[20]~21_combout\ = ( AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !AndBselector(1) & ( (!\Control_ALU[30]~input_o\ & ((\Registers_ALU[52]~input_o\))) # 
-- (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Registers_ALU[52]~input_o\,
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => ALT_INV_AndBselector(1),
	combout => \InputANDB[20]~21_combout\);

-- Location: LABCELL_X38_Y43_N48
\InputANDB[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(20) = ( \InputANDB[0]~1_combout\ & ( InputANDB(20) & ( \InputANDB[20]~21_combout\ ) ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(20) ) ) # ( \InputANDB[0]~1_combout\ & ( !InputANDB(20) & ( \InputANDB[20]~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputANDB[20]~21_combout\,
	datae => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(20),
	combout => InputANDB(20));

-- Location: IOIBUF_X46_Y115_N18
\PC_ALU[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(20),
	o => \PC_ALU[20]~input_o\);

-- Location: LABCELL_X43_Y48_N6
\AdderInputA[20]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[20]~22_combout\ = ( AddrASelector(1) & ( \PC_ALU[20]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[20]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[20]~input_o\,
	datac => \ALT_INV_PC_ALU[20]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[20]~22_combout\);

-- Location: LABCELL_X43_Y48_N33
\AdderInputA[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(20) = ( \AdderInputA[20]~22_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(20)) ) ) # ( !\AdderInputA[20]~22_combout\ & ( (AdderInputA(20) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(20),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[20]~22_combout\,
	combout => AdderInputA(20));

-- Location: MLABCELL_X46_Y46_N0
\AdderInputB[20]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[20]~72_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\AdderInputB[19]~69_combout\ & (!\IR_ALU[13]~input_o\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[52]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[52]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[19]~68_combout\,
	datab => \ALT_INV_AdderInputB[19]~69_combout\,
	datac => \ALT_INV_Registers_ALU[52]~input_o\,
	datad => \ALT_INV_IR_ALU[13]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[20]~72_combout\);

-- Location: MLABCELL_X46_Y46_N12
\AdderInputB[20]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[20]~73_combout\ = ( \AdderInputB[20]~72_combout\ & ( (!\Control_ALU[21]~input_o\ & (!\IR_ALU[24]~input_o\ & ((\Control_ALU[14]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[52]~input_o\)))) ) ) # ( 
-- !\AdderInputB[20]~72_combout\ & ( (!\Control_ALU[21]~input_o\ & ((!\IR_ALU[24]~input_o\) # ((!\Control_ALU[14]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[52]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001011110011111000101100000011100010110000001110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[52]~input_o\,
	datad => \ALT_INV_Control_ALU[14]~input_o\,
	dataf => \ALT_INV_AdderInputB[20]~72_combout\,
	combout => \AdderInputB[20]~73_combout\);

-- Location: MLABCELL_X46_Y46_N3
\AdderInputB[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(20) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[20]~73_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[20]~73_combout\,
	datad => ALT_INV_AdderInputB(20),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(20));

-- Location: LABCELL_X43_Y46_N42
\CRAA32|Carry~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~8_combout\ = ( AdderInputA(18) & ( \CRAA32|Carry\(17) & ( (\CRAA32|Carry~6_combout\ & (((AdderInputA(17) & AdderInputB(17))) # (AdderInputB(18)))) ) ) ) # ( !AdderInputA(18) & ( \CRAA32|Carry\(17) & ( (AdderInputB(18) & (AdderInputA(17) & 
-- (\CRAA32|Carry~6_combout\ & AdderInputB(17)))) ) ) ) # ( AdderInputA(18) & ( !\CRAA32|Carry\(17) & ( (\CRAA32|Carry~6_combout\ & (((AdderInputB(17)) # (AdderInputA(17))) # (AdderInputB(18)))) ) ) ) # ( !AdderInputA(18) & ( !\CRAA32|Carry\(17) & ( 
-- (AdderInputB(18) & (\CRAA32|Carry~6_combout\ & ((AdderInputB(17)) # (AdderInputA(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000001110000111100000000000000010000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(18),
	datab => ALT_INV_AdderInputA(17),
	datac => \CRAA32|ALT_INV_Carry~6_combout\,
	datad => ALT_INV_AdderInputB(17),
	datae => ALT_INV_AdderInputA(18),
	dataf => \CRAA32|ALT_INV_Carry\(17),
	combout => \CRAA32|Carry~8_combout\);

-- Location: LABCELL_X44_Y48_N39
\CRAA32|Carry~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~7_combout\ = ( AdderInputB(19) & ( AdderInputA(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(19),
	datae => ALT_INV_AdderInputB(19),
	combout => \CRAA32|Carry~7_combout\);

-- Location: LABCELL_X44_Y45_N24
\CRAA32|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(20) = ( \CRAA32|Carry~7_combout\ & ( !AdderInputA(20) $ (AdderInputB(20)) ) ) # ( !\CRAA32|Carry~7_combout\ & ( !AdderInputA(20) $ (!AdderInputB(20) $ (\CRAA32|Carry~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(20),
	datab => ALT_INV_AdderInputB(20),
	datad => \CRAA32|ALT_INV_Carry~8_combout\,
	dataf => \CRAA32|ALT_INV_Carry~7_combout\,
	combout => \CRAA32|Result\(20));

-- Location: LABCELL_X38_Y43_N42
\InputXORB[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[20]~20_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[52]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[52]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[20]~20_combout\);

-- Location: LABCELL_X38_Y43_N45
\InputXORB[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(20) = ( ALURegSelector(1) & ( \InputXORB[20]~20_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputXORB[20]~20_combout\,
	datad => ALT_INV_InputXORB(20),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(20));

-- Location: LABCELL_X38_Y43_N12
\InputORB[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[20]~21_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[52]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Registers_ALU[52]~input_o\,
	datad => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[20]~21_combout\);

-- Location: LABCELL_X38_Y43_N39
\InputORB[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(20) = ( \InputORB[0]~1_combout\ & ( \InputORB[20]~21_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( \InputORB[20]~21_combout\ & ( InputORB(20) ) ) ) # ( !\InputORB[0]~1_combout\ & ( !\InputORB[20]~21_combout\ & ( InputORB(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(20),
	datae => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[20]~21_combout\,
	combout => InputORB(20));

-- Location: LABCELL_X38_Y43_N24
\ALU_Registers[20]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[20]~101_combout\ = ( !\Registers_ALU[20]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (\ALU_Registers[31]~0_combout\ & (InputORB(20)))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(20))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((InputXORB(20))))))) ) ) # ( \Registers_ALU[20]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputANDB(20))) # (\ALU_Registers[31]~0_combout\))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & 
-- (((\CRAA32|Result\(20))))) # (\ALU_Registers[31]~0_combout\ & (((!InputXORB(20))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000110001110110111111100010011010101110010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(20),
	datad => \CRAA32|ALT_INV_Result\(20),
	datae => \ALT_INV_Registers_ALU[20]~input_o\,
	dataf => ALT_INV_InputXORB(20),
	datag => ALT_INV_InputORB(20),
	combout => \ALU_Registers[20]~101_combout\);

-- Location: LABCELL_X38_Y43_N18
\ALU_Registers[20]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[20]~97_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[20]~101_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result\(20)))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D20~q\) # (\LSR|D20~q\))) # (\ASR|D20~q\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011010111110011001100001111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|ALT_INV_D20~q\,
	datab => \Mul|Add32D|ALT_INV_Result\(20),
	datac => \LSR|ALT_INV_D20~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D20~q\,
	datag => \ALT_INV_ALU_Registers[20]~101_combout\,
	combout => \ALU_Registers[20]~97_combout\);

-- Location: LABCELL_X38_Y43_N9
\ALU_Registers[20]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[20]$latch~combout\ = ( \ALU_Registers[20]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[20]~97_combout\) ) ) # ( !\ALU_Registers[20]$latch~combout\ & ( (\ALU_Registers[20]~97_combout\ & \ALU_Registers[31]~3_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[20]~97_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[20]$latch~combout\,
	combout => \ALU_Registers[20]$latch~combout\);

-- Location: IOIBUF_X121_Y31_N21
\Registers_ALU[53]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(53),
	o => \Registers_ALU[53]~input_o\);

-- Location: LABCELL_X37_Y45_N24
\InputANDB[21]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[21]~22_combout\ = ( \Registers_ALU[53]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((!AndBselector(1)) # (\IR_ALU[24]~input_o\)))) # (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !\Registers_ALU[53]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (((\IR_ALU[24]~input_o\ & AndBselector(1))))) # (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => ALT_INV_AndBselector(1),
	dataf => \ALT_INV_Registers_ALU[53]~input_o\,
	combout => \InputANDB[21]~22_combout\);

-- Location: LABCELL_X39_Y45_N54
\InputANDB[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(21) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[21]~22_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[21]~22_combout\,
	datad => ALT_INV_InputANDB(21),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(21));

-- Location: IOIBUF_X77_Y0_N35
\PC_ALU[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(21),
	o => \PC_ALU[21]~input_o\);

-- Location: LABCELL_X43_Y45_N39
\AdderInputA[21]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[21]~23_combout\ = ( AddrASelector(1) & ( \PC_ALU[21]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[21]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[21]~input_o\,
	datac => \ALT_INV_PC_ALU[21]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[21]~23_combout\);

-- Location: LABCELL_X43_Y45_N36
\AdderInputA[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(21) = ( \AdderInputA[21]~23_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(21)) ) ) # ( !\AdderInputA[21]~23_combout\ & ( (AdderInputA(21) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(21),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[21]~23_combout\,
	combout => AdderInputA(21));

-- Location: MLABCELL_X46_Y46_N9
\AdderInputB[21]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[21]~74_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\AdderInputB[19]~69_combout\ & (!\IR_ALU[14]~input_o\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[53]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[19]~68_combout\,
	datab => \ALT_INV_AdderInputB[19]~69_combout\,
	datac => \ALT_INV_Registers_ALU[53]~input_o\,
	datad => \ALT_INV_IR_ALU[14]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[21]~74_combout\);

-- Location: MLABCELL_X46_Y46_N15
\AdderInputB[21]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[21]~75_combout\ = ( \AdderInputB[21]~74_combout\ & ( (!\Control_ALU[21]~input_o\ & (!\IR_ALU[24]~input_o\ & ((\Control_ALU[14]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[53]~input_o\)))) ) ) # ( 
-- !\AdderInputB[21]~74_combout\ & ( (!\Control_ALU[21]~input_o\ & ((!\IR_ALU[24]~input_o\) # ((!\Control_ALU[14]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[53]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001011110011111000101100000011100010110000001110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[53]~input_o\,
	datad => \ALT_INV_Control_ALU[14]~input_o\,
	dataf => \ALT_INV_AdderInputB[21]~74_combout\,
	combout => \AdderInputB[21]~75_combout\);

-- Location: MLABCELL_X46_Y46_N45
\AdderInputB[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(21) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[21]~75_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[21]~75_combout\,
	datad => ALT_INV_AdderInputB(21),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(21));

-- Location: LABCELL_X44_Y45_N12
\CRAA32|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(21) = ( \CRAA32|Carry~8_combout\ & ( \CRAA32|Carry~7_combout\ & ( !AdderInputA(21) $ (!AdderInputB(21) $ (((AdderInputB(20)) # (AdderInputA(20))))) ) ) ) # ( !\CRAA32|Carry~8_combout\ & ( \CRAA32|Carry~7_combout\ & ( !AdderInputA(21) $ 
-- (!AdderInputB(21) $ (((AdderInputB(20)) # (AdderInputA(20))))) ) ) ) # ( \CRAA32|Carry~8_combout\ & ( !\CRAA32|Carry~7_combout\ & ( !AdderInputA(21) $ (!AdderInputB(21) $ (((AdderInputB(20)) # (AdderInputA(20))))) ) ) ) # ( !\CRAA32|Carry~8_combout\ & ( 
-- !\CRAA32|Carry~7_combout\ & ( !AdderInputA(21) $ (!AdderInputB(21) $ (((AdderInputA(20) & AdderInputB(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001011110001000011101111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(20),
	datab => ALT_INV_AdderInputB(20),
	datac => ALT_INV_AdderInputA(21),
	datad => ALT_INV_AdderInputB(21),
	datae => \CRAA32|ALT_INV_Carry~8_combout\,
	dataf => \CRAA32|ALT_INV_Carry~7_combout\,
	combout => \CRAA32|Result\(21));

-- Location: LABCELL_X43_Y44_N0
\InputXORB[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[21]~21_combout\ = ( \Registers_ALU[53]~input_o\ & ( (\Control_ALU[24]~input_o\) # (\IR_ALU[24]~input_o\) ) ) # ( !\Registers_ALU[53]~input_o\ & ( (\IR_ALU[24]~input_o\ & !\Control_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Control_ALU[24]~input_o\,
	dataf => \ALT_INV_Registers_ALU[53]~input_o\,
	combout => \InputXORB[21]~21_combout\);

-- Location: LABCELL_X39_Y45_N18
\InputXORB[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(21) = ( ALURegSelector(1) & ( \InputXORB[21]~21_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputXORB[21]~21_combout\,
	datac => ALT_INV_InputXORB(21),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(21));

-- Location: LABCELL_X38_Y46_N24
\InputORB[21]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[21]~22_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[53]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[53]~input_o\,
	datab => \ALT_INV_Control_ALU[29]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[21]~22_combout\);

-- Location: LABCELL_X39_Y45_N21
\InputORB[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(21) = ( \InputORB[0]~1_combout\ & ( \InputORB[21]~22_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( InputORB(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputORB[21]~22_combout\,
	datad => ALT_INV_InputORB(21),
	dataf => \ALT_INV_InputORB[0]~1_combout\,
	combout => InputORB(21));

-- Location: LABCELL_X39_Y45_N12
\ALU_Registers[21]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]~93_combout\ = ( !\Registers_ALU[21]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (\ALU_Registers[31]~0_combout\ & (InputORB(21)))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(21))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((InputXORB(21))))))) ) ) # ( \Registers_ALU[21]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputANDB(21))) # (\ALU_Registers[31]~0_combout\))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & 
-- (((\CRAA32|Result\(21))))) # (\ALU_Registers[31]~0_combout\ & (((!InputXORB(21))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000110001110110111111100010011010101110010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(21),
	datad => \CRAA32|ALT_INV_Result\(21),
	datae => \ALT_INV_Registers_ALU[21]~input_o\,
	dataf => ALT_INV_InputXORB(21),
	datag => ALT_INV_InputORB(21),
	combout => \ALU_Registers[21]~93_combout\);

-- Location: LABCELL_X111_Y46_N30
\Mul|Add26B|Carry[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(15) = ( \Mul|Add26A|Result\(13) & ( (!\Mul|Add22|Result\(10) & (\Mul|Add26A|Result\(14) & ((\Mul|Add22|Result\(9)) # (\Mul|Add26B|Carry\(13))))) # (\Mul|Add22|Result\(10) & (((\Mul|Add22|Result\(9)) # (\Mul|Add26A|Result\(14))) # 
-- (\Mul|Add26B|Carry\(13)))) ) ) # ( !\Mul|Add26A|Result\(13) & ( (!\Mul|Add22|Result\(10) & (\Mul|Add26B|Carry\(13) & (\Mul|Add26A|Result\(14) & \Mul|Add22|Result\(9)))) # (\Mul|Add22|Result\(10) & (((\Mul|Add26B|Carry\(13) & \Mul|Add22|Result\(9))) # 
-- (\Mul|Add26A|Result\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000000110001011100010111001111110001011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Carry\(13),
	datab => \Mul|Add22|ALT_INV_Result\(10),
	datac => \Mul|Add26A|ALT_INV_Result\(14),
	datad => \Mul|Add22|ALT_INV_Result\(9),
	dataf => \Mul|Add26A|ALT_INV_Result\(13),
	combout => \Mul|Add26B|Carry\(15));

-- Location: LABCELL_X106_Y46_N36
\Mul|FPP5|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP11|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & (!\Registers_ALU[10]~input_o\)) # (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[11]~input_o\))))) # 
-- (\Registers_ALU[41]~input_o\ & (((!\Registers_ALU[11]~input_o\) # (\Registers_ALU[42]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (((\Registers_ALU[11]~input_o\ & \Registers_ALU[42]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & ((\Registers_ALU[11]~input_o\))) # (\Registers_ALU[42]~input_o\ & (\Registers_ALU[10]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100011101000000110001110110111000111100111011100011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[10]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[11]~input_o\,
	datad => \ALT_INV_Registers_ALU[42]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP11|PartialProduct~combout\);

-- Location: LABCELL_X106_Y46_N54
\Mul|FPP4|BPP13|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP13|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[13]~input_o\ $ (!\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\)) # 
-- (\Registers_ALU[12]~input_o\))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[12]~input_o\ & ((\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[13]~input_o\ $ 
-- (!\Registers_ALU[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110111000000000111011100000011101111100110001110111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[12]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP13|PartialProduct~combout\);

-- Location: LABCELL_X106_Y46_N42
\Mul|Add26A|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(15) = ( \Mul|Add26A|Carry\(14) & ( !\Mul|FPP5|BPP11|PartialProduct~combout\ $ (!\Mul|FPP4|BPP13|PartialProduct~combout\ $ (((\Mul|FPP5|BPP10|PartialProduct~combout\ & \Mul|FPP4|BPP12|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|Add26A|Carry\(14) & ( !\Mul|FPP5|BPP11|PartialProduct~combout\ $ (!\Mul|FPP4|BPP13|PartialProduct~combout\ $ (((\Mul|FPP4|BPP12|PartialProduct~combout\) # (\Mul|FPP5|BPP10|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010101011010011010010101101001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP11|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP10|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP4|BPP13|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP4|BPP12|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(14),
	combout => \Mul|Add26A|Result\(15));

-- Location: LABCELL_X104_Y46_N33
\Mul|FPP7|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP7|PartialProduct~combout\ = ( \Registers_ALU[7]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[45]~input_o\ & ((\Registers_ALU[46]~input_o\))) # (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[46]~input_o\) # 
-- (\Registers_ALU[6]~input_o\))))) # (\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[45]~input_o\ & (!\Registers_ALU[6]~input_o\ & !\Registers_ALU[46]~input_o\)) # (\Registers_ALU[45]~input_o\ & ((\Registers_ALU[46]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[7]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[45]~input_o\ & (\Registers_ALU[6]~input_o\ & \Registers_ALU[46]~input_o\))) # (\Registers_ALU[47]~input_o\ & (((!\Registers_ALU[6]~input_o\) # (\Registers_ALU[46]~input_o\)) # 
-- (\Registers_ALU[45]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010111010100010101011101100010100110110110001010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[6]~input_o\,
	datad => \ALT_INV_Registers_ALU[46]~input_o\,
	dataf => \ALT_INV_Registers_ALU[7]~input_o\,
	combout => \Mul|FPP7|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N12
\Mul|FPP6|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP9|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[8]~input_o\)) # (\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[9]~input_o\))))) # 
-- (\Registers_ALU[44]~input_o\ & (((!\Registers_ALU[9]~input_o\)) # (\Registers_ALU[43]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (\Registers_ALU[43]~input_o\ & ((\Registers_ALU[9]~input_o\)))) # 
-- (\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[43]~input_o\ & ((\Registers_ALU[9]~input_o\))) # (\Registers_ALU[43]~input_o\ & (\Registers_ALU[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100111000000010110011111110111100100011111011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[44]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X111_Y45_N6
\Mul|Add22|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(11) = ( \Mul|Add22|Carry\(10) & ( (\Mul|FPP7|BPP6|PartialProduct~combout\) # (\Mul|FPP6|BPP8|PartialProduct~combout\) ) ) # ( !\Mul|Add22|Carry\(10) & ( (\Mul|FPP6|BPP8|PartialProduct~combout\ & \Mul|FPP7|BPP6|PartialProduct~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP6|BPP8|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP7|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry\(10),
	combout => \Mul|Add22|Carry\(11));

-- Location: LABCELL_X104_Y46_N36
\Mul|Add22|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(11) = ( \Mul|Add22|Carry\(11) & ( !\Mul|FPP7|BPP7|PartialProduct~combout\ $ (\Mul|FPP6|BPP9|PartialProduct~combout\) ) ) # ( !\Mul|Add22|Carry\(11) & ( !\Mul|FPP7|BPP7|PartialProduct~combout\ $ (!\Mul|FPP6|BPP9|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP7|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP6|BPP9|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry\(11),
	combout => \Mul|Add22|Result\(11));

-- Location: LABCELL_X105_Y46_N48
\Mul|Add26B|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(15) = ( \Mul|Add22|Result\(11) & ( !\Mul|Add26B|Carry\(15) $ (\Mul|Add26A|Result\(15)) ) ) # ( !\Mul|Add22|Result\(11) & ( !\Mul|Add26B|Carry\(15) $ (!\Mul|Add26A|Result\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add26B|ALT_INV_Carry\(15),
	datad => \Mul|Add26A|ALT_INV_Result\(15),
	dataf => \Mul|Add22|ALT_INV_Result\(11),
	combout => \Mul|Add26B|Result\(15));

-- Location: LABCELL_X110_Y46_N0
\Mul|Add32C|Carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~4_combout\ = ( \Mul|Add32B|Carry~8_combout\ & ( \Mul|Add26B|Result\(14) & ( !\Mul|Add32B|Carry~10_combout\ $ (((!\Mul|Add32A|Result\(19) & !\Mul|Add30|Result\(17)))) ) ) ) # ( !\Mul|Add32B|Carry~8_combout\ & ( \Mul|Add26B|Result\(14) & ( 
-- !\Mul|Add32B|Carry~10_combout\ $ (((!\Mul|Add32A|Result\(19) & ((!\Mul|Add32B|Carry~9_combout\) # (!\Mul|Add30|Result\(17)))) # (\Mul|Add32A|Result\(19) & (!\Mul|Add32B|Carry~9_combout\ & !\Mul|Add30|Result\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010111111010000101111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Result\(19),
	datab => \Mul|Add32B|ALT_INV_Carry~9_combout\,
	datac => \Mul|Add30|ALT_INV_Result\(17),
	datad => \Mul|Add32B|ALT_INV_Carry~10_combout\,
	datae => \Mul|Add32B|ALT_INV_Carry~8_combout\,
	dataf => \Mul|Add26B|ALT_INV_Result\(14),
	combout => \Mul|Add32C|Carry~4_combout\);

-- Location: LABCELL_X110_Y46_N6
\Mul|Add32C|Carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~5_combout\ = ( \Mul|Add32B|Result\(18) & ( \Mul|Add26B|Result\(12) & ( (\Mul|Add32C|Carry~3_combout\ & ((\Mul|Add32B|Result\(19)) # (\Mul|Add26B|Result\(13)))) ) ) ) # ( !\Mul|Add32B|Result\(18) & ( \Mul|Add26B|Result\(12) & ( 
-- (\Mul|Add32C|Carry~3_combout\ & ((!\Mul|Add26B|Result\(13) & (\Mul|Add32C|Carry\(18) & \Mul|Add32B|Result\(19))) # (\Mul|Add26B|Result\(13) & ((\Mul|Add32B|Result\(19)) # (\Mul|Add32C|Carry\(18)))))) ) ) ) # ( \Mul|Add32B|Result\(18) & ( 
-- !\Mul|Add26B|Result\(12) & ( (\Mul|Add32C|Carry~3_combout\ & ((!\Mul|Add26B|Result\(13) & (\Mul|Add32C|Carry\(18) & \Mul|Add32B|Result\(19))) # (\Mul|Add26B|Result\(13) & ((\Mul|Add32B|Result\(19)) # (\Mul|Add32C|Carry\(18)))))) ) ) ) # ( 
-- !\Mul|Add32B|Result\(18) & ( !\Mul|Add26B|Result\(12) & ( (\Mul|Add32C|Carry~3_combout\ & (\Mul|Add26B|Result\(13) & \Mul|Add32B|Result\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000010001010100000001000101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Carry~3_combout\,
	datab => \Mul|Add26B|ALT_INV_Result\(13),
	datac => \Mul|Add32C|ALT_INV_Carry\(18),
	datad => \Mul|Add32B|ALT_INV_Result\(19),
	datae => \Mul|Add32B|ALT_INV_Result\(18),
	dataf => \Mul|Add26B|ALT_INV_Result\(12),
	combout => \Mul|Add32C|Carry~5_combout\);

-- Location: LABCELL_X110_Y44_N6
\Mul|FPP3|BPP15|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP15|PartialProduct~combout\ = ( \Registers_ALU[15]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\ & (!\Registers_ALU[14]~input_o\ & \Registers_ALU[39]~input_o\)) # (\Registers_ALU[37]~input_o\ & 
-- ((!\Registers_ALU[39]~input_o\))))) # (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[39]~input_o\))) # (\Registers_ALU[37]~input_o\ & ((\Registers_ALU[39]~input_o\) # (\Registers_ALU[14]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[15]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[14]~input_o\) # (\Registers_ALU[37]~input_o\)))) # (\Registers_ALU[38]~input_o\ & (((\Registers_ALU[14]~input_o\ & 
-- \Registers_ALU[37]~input_o\)) # (\Registers_ALU[39]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111011111000000011101111101011011100001010101101110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[38]~input_o\,
	datab => \ALT_INV_Registers_ALU[14]~input_o\,
	datac => \ALT_INV_Registers_ALU[37]~input_o\,
	datad => \ALT_INV_Registers_ALU[39]~input_o\,
	dataf => \ALT_INV_Registers_ALU[15]~input_o\,
	combout => \Mul|FPP3|BPP15|PartialProduct~combout\);

-- Location: MLABCELL_X109_Y46_N24
\Mul|Add30|Carry[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(18) = ( \Mul|FPP3|BPP12|PartialProduct~combout\ & ( (!\Mul|FPP2|BPP15|PartialProduct~combout\ & (\Mul|FPP3|BPP13|PartialProduct~combout\ & ((!\Mul|Add30|Carry\(16)) # (\Mul|FPP2|BPP14|PartialProduct~combout\)))) # 
-- (\Mul|FPP2|BPP15|PartialProduct~combout\ & ((!\Mul|Add30|Carry\(16)) # ((\Mul|FPP3|BPP13|PartialProduct~combout\) # (\Mul|FPP2|BPP14|PartialProduct~combout\)))) ) ) # ( !\Mul|FPP3|BPP12|PartialProduct~combout\ & ( (!\Mul|FPP2|BPP15|PartialProduct~combout\ 
-- & (!\Mul|Add30|Carry\(16) & (\Mul|FPP2|BPP14|PartialProduct~combout\ & \Mul|FPP3|BPP13|PartialProduct~combout\))) # (\Mul|FPP2|BPP15|PartialProduct~combout\ & (((!\Mul|Add30|Carry\(16) & \Mul|FPP2|BPP14|PartialProduct~combout\)) # 
-- (\Mul|FPP3|BPP13|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000101111000000100010111100001011101111110000101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry\(16),
	datab => \Mul|FPP2|BPP14|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP2|BPP15|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP3|BPP13|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP3|BPP12|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry\(18));

-- Location: LABCELL_X110_Y44_N42
\Mul|FPP2|BPP17|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP17|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( \Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[17]~input_o\ $ (!\Registers_ALU[37]~input_o\)) # (\Registers_ALU[36]~input_o\) ) ) ) # ( !\Registers_ALU[35]~input_o\ & ( 
-- \Registers_ALU[16]~input_o\ & ( (\Registers_ALU[36]~input_o\ & (!\Registers_ALU[17]~input_o\ $ (!\Registers_ALU[37]~input_o\))) ) ) ) # ( \Registers_ALU[35]~input_o\ & ( !\Registers_ALU[16]~input_o\ & ( !\Registers_ALU[37]~input_o\ $ 
-- (((!\Registers_ALU[17]~input_o\) # (\Registers_ALU[36]~input_o\))) ) ) ) # ( !\Registers_ALU[35]~input_o\ & ( !\Registers_ALU[16]~input_o\ & ( !\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[36]~input_o\) # (!\Registers_ALU[17]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110001011010010110100010100000101000111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[17]~input_o\,
	datac => \ALT_INV_Registers_ALU[37]~input_o\,
	datae => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[16]~input_o\,
	combout => \Mul|FPP2|BPP17|PartialProduct~combout\);

-- Location: LABCELL_X110_Y44_N3
\Mul|Add30|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(19) = ( \Mul|FPP2|BPP17|PartialProduct~combout\ & ( !\Mul|FPP3|BPP15|PartialProduct~combout\ $ (((!\Mul|FPP2|BPP16|PartialProduct~combout\ & (\Mul|FPP3|BPP14|PartialProduct~combout\ & \Mul|Add30|Carry\(18))) # 
-- (\Mul|FPP2|BPP16|PartialProduct~combout\ & ((\Mul|Add30|Carry\(18)) # (\Mul|FPP3|BPP14|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP2|BPP17|PartialProduct~combout\ & ( !\Mul|FPP3|BPP15|PartialProduct~combout\ $ (((!\Mul|FPP2|BPP16|PartialProduct~combout\ 
-- & ((!\Mul|FPP3|BPP14|PartialProduct~combout\) # (!\Mul|Add30|Carry\(18)))) # (\Mul|FPP2|BPP16|PartialProduct~combout\ & (!\Mul|FPP3|BPP14|PartialProduct~combout\ & !\Mul|Add30|Carry\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001111000000111100111100011100001100001111110000110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP16|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP3|BPP14|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP15|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry\(18),
	dataf => \Mul|FPP2|BPP17|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(19));

-- Location: LABCELL_X107_Y46_N36
\Mul|FPP1|BPP19|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP19|PartialProduct~combout\ = ( \Registers_ALU[18]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[19]~input_o\)))) # (\Registers_ALU[34]~input_o\ & 
-- ((!\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[19]~input_o\)) # (\Registers_ALU[33]~input_o\))) ) ) # ( !\Registers_ALU[18]~input_o\ & ( !\Registers_ALU[35]~input_o\ $ (((!\Registers_ALU[19]~input_o\) # (!\Registers_ALU[34]~input_o\ $ 
-- (\Registers_ALU[33]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000111001001101100011100100010100011111010001010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[34]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[18]~input_o\,
	combout => \Mul|FPP1|BPP19|PartialProduct~combout\);

-- Location: LABCELL_X107_Y46_N45
\Mul|Add32A|Carry~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~15_combout\ = ( \Registers_ALU[20]~input_o\ & ( !\Mul|FPP1|BPP19|PartialProduct~combout\ $ (((!\Registers_ALU[32]~input_o\) # (!\Registers_ALU[21]~input_o\ $ (\Registers_ALU[33]~input_o\)))) ) ) # ( !\Registers_ALU[20]~input_o\ & ( 
-- !\Mul|FPP1|BPP19|PartialProduct~combout\ $ (!\Registers_ALU[33]~input_o\ $ (((\Registers_ALU[21]~input_o\ & \Registers_ALU[32]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100101010110010110010101011001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP19|ALT_INV_PartialProduct~combout\,
	datab => \ALT_INV_Registers_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[32]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[20]~input_o\,
	combout => \Mul|Add32A|Carry~15_combout\);

-- Location: LABCELL_X107_Y46_N12
\Mul|Add32A|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(21) = ( \Mul|FPP1|BPP18|PartialProduct~combout\ & ( \Mul|FPP1|BPP17|PartialProduct~combout\ & ( !\Mul|Add32A|Carry~15_combout\ $ (((\Mul|Add32A|Carry\(19) & (!\Mul|FPP0|BPP19|PartialProduct~0_combout\ & 
-- !\Mul|FPP0|BPP20|PartialProduct~0_combout\)))) ) ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout\ & ( \Mul|FPP1|BPP17|PartialProduct~combout\ & ( !\Mul|Add32A|Carry~15_combout\ $ (((!\Mul|FPP0|BPP20|PartialProduct~0_combout\) # ((\Mul|Add32A|Carry\(19) & 
-- !\Mul|FPP0|BPP19|PartialProduct~0_combout\)))) ) ) ) # ( \Mul|FPP1|BPP18|PartialProduct~combout\ & ( !\Mul|FPP1|BPP17|PartialProduct~combout\ & ( !\Mul|Add32A|Carry~15_combout\ $ (((!\Mul|FPP0|BPP20|PartialProduct~0_combout\ & 
-- ((!\Mul|FPP0|BPP19|PartialProduct~0_combout\) # (\Mul|Add32A|Carry\(19)))))) ) ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout\ & ( !\Mul|FPP1|BPP17|PartialProduct~combout\ & ( !\Mul|Add32A|Carry~15_combout\ $ 
-- ((((!\Mul|FPP0|BPP19|PartialProduct~0_combout\) # (!\Mul|FPP0|BPP20|PartialProduct~0_combout\)) # (\Mul|Add32A|Carry\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111001001110011100110000110011100111001001110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry\(19),
	datab => \Mul|Add32A|ALT_INV_Carry~15_combout\,
	datac => \Mul|FPP0|BPP19|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP0|BPP20|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|FPP1|BPP18|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP1|BPP17|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(21));

-- Location: MLABCELL_X109_Y46_N18
\Mul|Add32A|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(20) = !\Mul|Add32A|Carry~14_combout\ $ (((!\Mul|Add32A|Carry\(19) & (!\Mul|FPP0|BPP19|PartialProduct~0_combout\ & !\Mul|FPP1|BPP17|PartialProduct~combout\)) # (\Mul|Add32A|Carry\(19) & ((!\Mul|FPP0|BPP19|PartialProduct~0_combout\) # 
-- (!\Mul|FPP1|BPP17|PartialProduct~combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111010100001010111101010000101011110101000010101111010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry\(19),
	datab => \Mul|FPP0|BPP19|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP17|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~14_combout\,
	combout => \Mul|Add32A|Result\(20));

-- Location: MLABCELL_X109_Y46_N48
\Mul|Add32B|Carry[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(21) = ( \Mul|Add32B|Carry~9_combout\ & ( \Mul|Add32A|Result\(20) & ( (!\Mul|Add30|Result\(17) & (!\Mul|Add30|Result\(18) & !\Mul|Add32A|Result\(19))) ) ) ) # ( !\Mul|Add32B|Carry~9_combout\ & ( \Mul|Add32A|Result\(20) & ( 
-- (!\Mul|Add30|Result\(18) & ((!\Mul|Add30|Result\(17) & ((!\Mul|Add32A|Result\(19)) # (!\Mul|Add32B|Carry~8_combout\))) # (\Mul|Add30|Result\(17) & (!\Mul|Add32A|Result\(19) & !\Mul|Add32B|Carry~8_combout\)))) ) ) ) # ( \Mul|Add32B|Carry~9_combout\ & ( 
-- !\Mul|Add32A|Result\(20) & ( (!\Mul|Add30|Result\(18)) # ((!\Mul|Add30|Result\(17) & !\Mul|Add32A|Result\(19))) ) ) ) # ( !\Mul|Add32B|Carry~9_combout\ & ( !\Mul|Add32A|Result\(20) & ( (!\Mul|Add30|Result\(18)) # ((!\Mul|Add30|Result\(17) & 
-- ((!\Mul|Add32A|Result\(19)) # (!\Mul|Add32B|Carry~8_combout\))) # (\Mul|Add30|Result\(17) & (!\Mul|Add32A|Result\(19) & !\Mul|Add32B|Carry~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101100111011001110110011001000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(17),
	datab => \Mul|Add30|ALT_INV_Result\(18),
	datac => \Mul|Add32A|ALT_INV_Result\(19),
	datad => \Mul|Add32B|ALT_INV_Carry~8_combout\,
	datae => \Mul|Add32B|ALT_INV_Carry~9_combout\,
	dataf => \Mul|Add32A|ALT_INV_Result\(20),
	combout => \Mul|Add32B|Carry\(21));

-- Location: LABCELL_X105_Y45_N24
\Mul|Add32B|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(21) = ( \Mul|Add32A|Result\(21) & ( \Mul|Add32B|Carry\(21) & ( !\Mul|Add30|Result\(19) ) ) ) # ( !\Mul|Add32A|Result\(21) & ( \Mul|Add32B|Carry\(21) & ( \Mul|Add30|Result\(19) ) ) ) # ( \Mul|Add32A|Result\(21) & ( 
-- !\Mul|Add32B|Carry\(21) & ( \Mul|Add30|Result\(19) ) ) ) # ( !\Mul|Add32A|Result\(21) & ( !\Mul|Add32B|Carry\(21) & ( !\Mul|Add30|Result\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000011110000111100001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add30|ALT_INV_Result\(19),
	datae => \Mul|Add32A|ALT_INV_Result\(21),
	dataf => \Mul|Add32B|ALT_INV_Carry\(21),
	combout => \Mul|Add32B|Result\(21));

-- Location: LABCELL_X105_Y45_N45
\Mul|Add32C|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(21) = ( \Mul|Add32B|Result\(21) & ( !\Mul|Add26B|Result\(15) $ (((\Mul|Add32C|Carry~5_combout\) # (\Mul|Add32C|Carry~4_combout\))) ) ) # ( !\Mul|Add32B|Result\(21) & ( !\Mul|Add26B|Result\(15) $ (((!\Mul|Add32C|Carry~4_combout\ & 
-- !\Mul|Add32C|Carry~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001101010011010100110101010010101100101011001010110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(15),
	datab => \Mul|Add32C|ALT_INV_Carry~4_combout\,
	datac => \Mul|Add32C|ALT_INV_Carry~5_combout\,
	dataf => \Mul|Add32B|ALT_INV_Result\(21),
	combout => \Mul|Add32C|Result\(21));

-- Location: LABCELL_X110_Y46_N54
\Mul|Add32D|Carry[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry\(21) = ( \Mul|Add32C|Carry\(20) & ( \Mul|Add32C|Result\(19) & ( (!\Mul|Add18B|Result\(6) & (!\Mul|Add32C|Carry~3_combout\ & ((\Mul|Add18B|Result\(5)) # (\Mul|Add32D|Carry\(19))))) # (\Mul|Add18B|Result\(6) & 
-- (((!\Mul|Add32C|Carry~3_combout\) # (\Mul|Add18B|Result\(5))) # (\Mul|Add32D|Carry\(19)))) ) ) ) # ( !\Mul|Add32C|Carry\(20) & ( \Mul|Add32C|Result\(19) & ( (!\Mul|Add18B|Result\(6) & (\Mul|Add32C|Carry~3_combout\ & ((\Mul|Add18B|Result\(5)) # 
-- (\Mul|Add32D|Carry\(19))))) # (\Mul|Add18B|Result\(6) & (((\Mul|Add18B|Result\(5)) # (\Mul|Add32C|Carry~3_combout\)) # (\Mul|Add32D|Carry\(19)))) ) ) ) # ( \Mul|Add32C|Carry\(20) & ( !\Mul|Add32C|Result\(19) & ( (!\Mul|Add18B|Result\(6) & 
-- (\Mul|Add32D|Carry\(19) & (!\Mul|Add32C|Carry~3_combout\ & \Mul|Add18B|Result\(5)))) # (\Mul|Add18B|Result\(6) & ((!\Mul|Add32C|Carry~3_combout\) # ((\Mul|Add32D|Carry\(19) & \Mul|Add18B|Result\(5))))) ) ) ) # ( !\Mul|Add32C|Carry\(20) & ( 
-- !\Mul|Add32C|Result\(19) & ( (!\Mul|Add18B|Result\(6) & (\Mul|Add32D|Carry\(19) & (\Mul|Add32C|Carry~3_combout\ & \Mul|Add18B|Result\(5)))) # (\Mul|Add18B|Result\(6) & (((\Mul|Add32D|Carry\(19) & \Mul|Add18B|Result\(5))) # (\Mul|Add32C|Carry~3_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010111010100000111000100010111010111110111000111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(6),
	datab => \Mul|Add32D|ALT_INV_Carry\(19),
	datac => \Mul|Add32C|ALT_INV_Carry~3_combout\,
	datad => \Mul|Add18B|ALT_INV_Result\(5),
	datae => \Mul|Add32C|ALT_INV_Carry\(20),
	dataf => \Mul|Add32C|ALT_INV_Result\(19),
	combout => \Mul|Add32D|Carry\(21));

-- Location: MLABCELL_X101_Y45_N27
\Mul|Add18B|Carry[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry\(7) = ( \Mul|Add18A|Result\(6) & ( ((\Registers_ALU[0]~input_o\ & (!\Registers_ALU[52]~input_o\ $ (!\Registers_ALU[51]~input_o\)))) # (\Mul|Add18B|Carry~1_combout\) ) ) # ( !\Mul|Add18A|Result\(6) & ( (\Mul|Add18B|Carry~1_combout\ & 
-- (\Registers_ALU[0]~input_o\ & (!\Registers_ALU[52]~input_o\ $ (!\Registers_ALU[51]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000010000000010000001000110111001110110011011100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[52]~input_o\,
	datab => \Mul|Add18B|ALT_INV_Carry~1_combout\,
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Registers_ALU[51]~input_o\,
	dataf => \Mul|Add18A|ALT_INV_Result\(6),
	combout => \Mul|Add18B|Carry\(7));

-- Location: MLABCELL_X101_Y45_N15
\Mul|FPP9|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP3|PartialProduct~combout\ = ( \Registers_ALU[49]~input_o\ & ( (!\Registers_ALU[50]~input_o\ & (!\Registers_ALU[51]~input_o\ $ (((!\Registers_ALU[3]~input_o\))))) # (\Registers_ALU[50]~input_o\ & (((\Registers_ALU[2]~input_o\)) # 
-- (\Registers_ALU[51]~input_o\))) ) ) # ( !\Registers_ALU[49]~input_o\ & ( (!\Registers_ALU[50]~input_o\ & (\Registers_ALU[51]~input_o\ & (!\Registers_ALU[2]~input_o\))) # (\Registers_ALU[50]~input_o\ & (!\Registers_ALU[51]~input_o\ $ 
-- (((!\Registers_ALU[3]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101001010010001010100101001010111101001110101011110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[2]~input_o\,
	datac => \ALT_INV_Registers_ALU[50]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[49]~input_o\,
	combout => \Mul|FPP9|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N27
\Mul|FPP8|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP5|PartialProduct~combout\ = ( \Registers_ALU[4]~input_o\ & ( \Registers_ALU[49]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (!\Registers_ALU[5]~input_o\ & \Registers_ALU[48]~input_o\)) # (\Registers_ALU[47]~input_o\ & 
-- ((!\Registers_ALU[5]~input_o\) # (\Registers_ALU[48]~input_o\))) ) ) ) # ( !\Registers_ALU[4]~input_o\ & ( \Registers_ALU[49]~input_o\ & ( (!\Registers_ALU[5]~input_o\) # (!\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)) ) ) ) # ( 
-- \Registers_ALU[4]~input_o\ & ( !\Registers_ALU[49]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[5]~input_o\ & \Registers_ALU[48]~input_o\)) # (\Registers_ALU[47]~input_o\ & ((\Registers_ALU[48]~input_o\) # (\Registers_ALU[5]~input_o\))) ) 
-- ) ) # ( !\Registers_ALU[4]~input_o\ & ( !\Registers_ALU[49]~input_o\ & ( (\Registers_ALU[5]~input_o\ & (!\Registers_ALU[47]~input_o\ $ (!\Registers_ALU[48]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000101110001011111101101111011010100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_Registers_ALU[5]~input_o\,
	datac => \ALT_INV_Registers_ALU[48]~input_o\,
	datae => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_Registers_ALU[49]~input_o\,
	combout => \Mul|FPP8|BPP5|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y45_N21
\Mul|Add18A|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(7) = ( \Mul|FPP8|BPP4|PartialProduct~combout\ & ( !\Mul|FPP9|BPP3|PartialProduct~combout\ $ (!\Mul|FPP8|BPP5|PartialProduct~combout\ $ (((\Mul|Add18A|Carry\(6)) # (\Mul|FPP9|BPP2|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|FPP8|BPP4|PartialProduct~combout\ & ( !\Mul|FPP9|BPP3|PartialProduct~combout\ $ (!\Mul|FPP8|BPP5|PartialProduct~combout\ $ (((\Mul|FPP9|BPP2|PartialProduct~combout\ & \Mul|Add18A|Carry\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001000111101110000101111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP9|BPP2|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add18A|ALT_INV_Carry\(6),
	datac => \Mul|FPP9|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP8|BPP5|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP8|BPP4|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Result\(7));

-- Location: MLABCELL_X101_Y45_N45
\Mul|Add14|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(3) = ( \Registers_ALU[52]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (!\Registers_ALU[1]~input_o\ $ (((!\Registers_ALU[0]~input_o\) # (!\Registers_ALU[53]~input_o\))))) # (\Registers_ALU[51]~input_o\ & (\Registers_ALU[0]~input_o\ & 
-- ((!\Registers_ALU[53]~input_o\)))) ) ) # ( !\Registers_ALU[52]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (\Registers_ALU[0]~input_o\ & ((\Registers_ALU[53]~input_o\)))) # (\Registers_ALU[51]~input_o\ & (!\Registers_ALU[1]~input_o\ $ 
-- (((!\Registers_ALU[0]~input_o\) # (!\Registers_ALU[53]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110110000001010011011000011011001010000001101100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[0]~input_o\,
	datac => \ALT_INV_Registers_ALU[1]~input_o\,
	datad => \ALT_INV_Registers_ALU[53]~input_o\,
	dataf => \ALT_INV_Registers_ALU[52]~input_o\,
	combout => \Mul|Add14|Result\(3));

-- Location: MLABCELL_X101_Y45_N0
\Mul|Add18B|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(7) = ( \Mul|Add14|Result\(3) & ( !\Mul|Add18B|Carry\(7) $ (\Mul|Add18A|Result\(7)) ) ) # ( !\Mul|Add14|Result\(3) & ( !\Mul|Add18B|Carry\(7) $ (!\Mul|Add18A|Result\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010101011010010110101010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Carry\(7),
	datac => \Mul|Add18A|ALT_INV_Result\(7),
	datae => \Mul|Add14|ALT_INV_Result\(3),
	combout => \Mul|Add18B|Result\(7));

-- Location: LABCELL_X105_Y45_N36
\Mul|Add32D|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(21) = ( \Mul|Add18B|Result\(7) & ( !\Mul|Add32C|Result\(21) $ (\Mul|Add32D|Carry\(21)) ) ) # ( !\Mul|Add18B|Result\(7) & ( !\Mul|Add32C|Result\(21) $ (!\Mul|Add32D|Carry\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add32C|ALT_INV_Result\(21),
	datac => \Mul|Add32D|ALT_INV_Carry\(21),
	dataf => \Mul|Add18B|ALT_INV_Result\(7),
	combout => \Mul|Add32D|Result\(21));

-- Location: LABCELL_X38_Y43_N6
\LS|D21~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D21~feeder_combout\ = ( LSRDataIn(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(21),
	combout => \LS|D21~feeder_combout\);

-- Location: FF_X38_Y43_N8
\LS|D21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D21~feeder_combout\,
	asdata => \LS|D20~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D21~q\);

-- Location: LABCELL_X39_Y43_N27
\ALU_Registers[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]~16_combout\ = ( !\ASR|D21~q\ & ( (!\LSR|D21~q\ & !\LS|D21~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|ALT_INV_D21~q\,
	datab => \LS|ALT_INV_D21~q\,
	dataf => \ASR|ALT_INV_D21~q\,
	combout => \ALU_Registers[21]~16_combout\);

-- Location: LABCELL_X39_Y45_N33
\ALU_Registers[21]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]~17_combout\ = ( \ALU_Registers[21]~16_combout\ & ( (!\Control_ALU[31]~input_o\ & (\ALU_Registers[21]~93_combout\ & ((!\Control_ALU[23]~input_o\)))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(21))))) ) ) # ( 
-- !\ALU_Registers[21]~16_combout\ & ( (!\Control_ALU[31]~input_o\ & (((\Control_ALU[23]~input_o\)) # (\ALU_Registers[21]~93_combout\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001111110011010100111111001101010011000000110101001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[21]~93_combout\,
	datab => \Mul|Add32D|ALT_INV_Result\(21),
	datac => \ALT_INV_Control_ALU[31]~input_o\,
	datad => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ALT_INV_ALU_Registers[21]~16_combout\,
	combout => \ALU_Registers[21]~17_combout\);

-- Location: LABCELL_X39_Y45_N30
\ALU_Registers[21]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]$latch~combout\ = ( \ALU_Registers[21]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[21]~17_combout\) ) ) # ( !\ALU_Registers[21]$latch~combout\ & ( (\ALU_Registers[21]~17_combout\ & \ALU_Registers[31]~3_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[21]~17_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[21]$latch~combout\,
	combout => \ALU_Registers[21]$latch~combout\);

-- Location: LABCELL_X38_Y45_N21
\LS|D22~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D22~feeder_combout\ = ( LSRDataIn(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(22),
	combout => \LS|D22~feeder_combout\);

-- Location: FF_X38_Y45_N23
\LS|D22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D22~feeder_combout\,
	asdata => \LS|D21~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D22~q\);

-- Location: LABCELL_X105_Y45_N42
\Mul|Add32C|Carry[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(22) = ( \Mul|Add32B|Result\(21) & ( (!\Mul|Add26B|Result\(15) & (!\Mul|Add32C|Carry~4_combout\ & !\Mul|Add32C|Carry~5_combout\)) ) ) # ( !\Mul|Add32B|Result\(21) & ( (!\Mul|Add26B|Result\(15)) # ((!\Mul|Add32C|Carry~4_combout\ & 
-- !\Mul|Add32C|Carry~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010101010111011101010101010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(15),
	datab => \Mul|Add32C|ALT_INV_Carry~4_combout\,
	datad => \Mul|Add32C|ALT_INV_Carry~5_combout\,
	dataf => \Mul|Add32B|ALT_INV_Result\(21),
	combout => \Mul|Add32C|Carry\(22));

-- Location: LABCELL_X107_Y46_N18
\Mul|Add32A|Carry~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~17_combout\ = ( \Mul|FPP1|BPP18|PartialProduct~combout\ & ( \Mul|FPP1|BPP17|PartialProduct~combout\ & ( (\Mul|Add32A|Carry~15_combout\ & ((!\Mul|Add32A|Carry\(19)) # ((\Mul|FPP0|BPP20|PartialProduct~0_combout\) # 
-- (\Mul|FPP0|BPP19|PartialProduct~0_combout\)))) ) ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout\ & ( \Mul|FPP1|BPP17|PartialProduct~combout\ & ( (\Mul|Add32A|Carry~15_combout\ & (\Mul|FPP0|BPP20|PartialProduct~0_combout\ & ((!\Mul|Add32A|Carry\(19)) # 
-- (\Mul|FPP0|BPP19|PartialProduct~0_combout\)))) ) ) ) # ( \Mul|FPP1|BPP18|PartialProduct~combout\ & ( !\Mul|FPP1|BPP17|PartialProduct~combout\ & ( (\Mul|Add32A|Carry~15_combout\ & (((!\Mul|Add32A|Carry\(19) & \Mul|FPP0|BPP19|PartialProduct~0_combout\)) # 
-- (\Mul|FPP0|BPP20|PartialProduct~0_combout\))) ) ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout\ & ( !\Mul|FPP1|BPP17|PartialProduct~combout\ & ( (!\Mul|Add32A|Carry\(19) & (\Mul|Add32A|Carry~15_combout\ & (\Mul|FPP0|BPP19|PartialProduct~0_combout\ & 
-- \Mul|FPP0|BPP20|PartialProduct~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000100011001100000000001000110010001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry\(19),
	datab => \Mul|Add32A|ALT_INV_Carry~15_combout\,
	datac => \Mul|FPP0|BPP19|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP0|BPP20|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|FPP1|BPP18|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP1|BPP17|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry~17_combout\);

-- Location: LABCELL_X107_Y46_N42
\Mul|Add32A|Carry~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~16_combout\ = ( \Registers_ALU[32]~input_o\ & ( (\Mul|FPP1|BPP19|PartialProduct~combout\ & (!\Registers_ALU[21]~input_o\ $ (!\Registers_ALU[33]~input_o\))) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Mul|FPP1|BPP19|PartialProduct~combout\ 
-- & (!\Registers_ALU[20]~input_o\ & \Registers_ALU[33]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000010001010001000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP19|ALT_INV_PartialProduct~combout\,
	datab => \ALT_INV_Registers_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[20]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|Add32A|Carry~16_combout\);

-- Location: LABCELL_X107_Y46_N3
\Mul|FPP0|BPP22|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP22|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[22]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[21]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[22]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP22|PartialProduct~0_combout\);

-- Location: LABCELL_X107_Y46_N39
\Mul|FPP1|BPP20|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP20|PartialProduct~combout\ = ( \Registers_ALU[20]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (\Registers_ALU[33]~input_o\)) # (\Registers_ALU[35]~input_o\ & (!\Registers_ALU[33]~input_o\ & 
-- !\Registers_ALU[19]~input_o\)))) # (\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[33]~input_o\) # (\Registers_ALU[19]~input_o\))) # (\Registers_ALU[35]~input_o\ & (\Registers_ALU[33]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[20]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[19]~input_o\) # (\Registers_ALU[33]~input_o\)))) # (\Registers_ALU[34]~input_o\ & (((\Registers_ALU[33]~input_o\ & 
-- \Registers_ALU[19]~input_o\)) # (\Registers_ALU[35]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010111001100110001011101101001010011010110100101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[34]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[33]~input_o\,
	datad => \ALT_INV_Registers_ALU[19]~input_o\,
	dataf => \ALT_INV_Registers_ALU[20]~input_o\,
	combout => \Mul|FPP1|BPP20|PartialProduct~combout\);

-- Location: LABCELL_X107_Y46_N27
\Mul|Add32A|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(22) = ( \Mul|FPP1|BPP20|PartialProduct~combout\ & ( !\Mul|FPP0|BPP22|PartialProduct~0_combout\ $ (((\Mul|Add32A|Carry~16_combout\) # (\Mul|Add32A|Carry~17_combout\))) ) ) # ( !\Mul|FPP1|BPP20|PartialProduct~combout\ & ( 
-- !\Mul|FPP0|BPP22|PartialProduct~0_combout\ $ (((!\Mul|Add32A|Carry~17_combout\ & !\Mul|Add32A|Carry~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111110100000010111111010000010100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~17_combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~16_combout\,
	datad => \Mul|FPP0|BPP22|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP20|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(22));

-- Location: LABCELL_X110_Y44_N12
\Mul|Add30|Carry[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(20) = ( \Mul|FPP2|BPP17|PartialProduct~combout\ & ( ((!\Mul|FPP2|BPP16|PartialProduct~combout\ & (\Mul|FPP3|BPP14|PartialProduct~combout\ & \Mul|Add30|Carry\(18))) # (\Mul|FPP2|BPP16|PartialProduct~combout\ & ((\Mul|Add30|Carry\(18)) # 
-- (\Mul|FPP3|BPP14|PartialProduct~combout\)))) # (\Mul|FPP3|BPP15|PartialProduct~combout\) ) ) # ( !\Mul|FPP2|BPP17|PartialProduct~combout\ & ( (\Mul|FPP3|BPP15|PartialProduct~combout\ & ((!\Mul|FPP2|BPP16|PartialProduct~combout\ & 
-- (\Mul|FPP3|BPP14|PartialProduct~combout\ & \Mul|Add30|Carry\(18))) # (\Mul|FPP2|BPP16|PartialProduct~combout\ & ((\Mul|Add30|Carry\(18)) # (\Mul|FPP3|BPP14|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011100011111011111110001111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP16|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP3|BPP14|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP15|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry\(18),
	dataf => \Mul|FPP2|BPP17|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry\(20));

-- Location: LABCELL_X110_Y44_N24
\Mul|FPP3|BPP16|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP16|PartialProduct~combout\ = ( \Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[39]~input_o\ & ((\Registers_ALU[38]~input_o\))) # (\Registers_ALU[39]~input_o\ & (!\Registers_ALU[15]~input_o\ & 
-- !\Registers_ALU[38]~input_o\)))) # (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[38]~input_o\) # (\Registers_ALU[15]~input_o\))) # (\Registers_ALU[39]~input_o\ & ((\Registers_ALU[38]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[15]~input_o\) # (\Registers_ALU[38]~input_o\)))) # (\Registers_ALU[37]~input_o\ & (((\Registers_ALU[15]~input_o\ & 
-- \Registers_ALU[38]~input_o\)) # (\Registers_ALU[39]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110111001100010011011101100100100111010110010010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[39]~input_o\,
	datac => \ALT_INV_Registers_ALU[15]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[16]~input_o\,
	combout => \Mul|FPP3|BPP16|PartialProduct~combout\);

-- Location: LABCELL_X110_Y44_N30
\Mul|FPP2|BPP18|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP18|PartialProduct~combout\ = ( \Registers_ALU[17]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (\Registers_ALU[35]~input_o\ & (!\Registers_ALU[18]~input_o\ $ (!\Registers_ALU[37]~input_o\)))) # (\Registers_ALU[36]~input_o\ & 
-- ((!\Registers_ALU[18]~input_o\ $ (!\Registers_ALU[37]~input_o\)) # (\Registers_ALU[35]~input_o\))) ) ) # ( !\Registers_ALU[17]~input_o\ & ( !\Registers_ALU[37]~input_o\ $ (((!\Registers_ALU[18]~input_o\) # (!\Registers_ALU[36]~input_o\ $ 
-- (\Registers_ALU[35]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000101101000111100010110100010100011111010001010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[18]~input_o\,
	datac => \ALT_INV_Registers_ALU[37]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[17]~input_o\,
	combout => \Mul|FPP2|BPP18|PartialProduct~combout\);

-- Location: LABCELL_X110_Y44_N54
\Mul|Add30|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(20) = ( \Mul|FPP2|BPP18|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(20) $ (\Mul|FPP3|BPP16|PartialProduct~combout\) ) ) # ( !\Mul|FPP2|BPP18|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(20) $ 
-- (!\Mul|FPP3|BPP16|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add30|ALT_INV_Carry\(20),
	datac => \Mul|FPP3|BPP16|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP18|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(20));

-- Location: LABCELL_X106_Y46_N3
\Mul|FPP5|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP12|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[11]~input_o\))) # (\Registers_ALU[41]~input_o\ & (!\Registers_ALU[12]~input_o\)))) # 
-- (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[12]~input_o\) # ((\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & (\Registers_ALU[12]~input_o\ & (\Registers_ALU[41]~input_o\))) # 
-- (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[41]~input_o\ & (\Registers_ALU[12]~input_o\)) # (\Registers_ALU[41]~input_o\ & ((\Registers_ALU[11]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010111000101000001011111101011001010111110101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[12]~input_o\,
	datab => \ALT_INV_Registers_ALU[42]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP12|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N36
\Mul|FPP4|BPP14|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP14|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[14]~input_o\ $ (((!\Registers_ALU[41]~input_o\))))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\) # 
-- (\Registers_ALU[13]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (((!\Registers_ALU[13]~input_o\ & \Registers_ALU[41]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[14]~input_o\ $ 
-- (((!\Registers_ALU[41]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111100010000100011110001001000111101110110100011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[14]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP14|PartialProduct~combout\);

-- Location: LABCELL_X105_Y46_N21
\Mul|Add26A|Carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~5_combout\ = !\Mul|FPP5|BPP12|PartialProduct~combout\ $ (!\Mul|FPP4|BPP14|PartialProduct~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP12|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP4|BPP14|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry~5_combout\);

-- Location: LABCELL_X104_Y46_N30
\Mul|FPP7|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP8|PartialProduct~combout\ = ( \Registers_ALU[8]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[45]~input_o\ & (\Registers_ALU[46]~input_o\)) # (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[46]~input_o\) # 
-- (\Registers_ALU[7]~input_o\))))) # (\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[45]~input_o\ & (!\Registers_ALU[46]~input_o\ & !\Registers_ALU[7]~input_o\)) # (\Registers_ALU[45]~input_o\ & (\Registers_ALU[46]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[8]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[45]~input_o\ & (\Registers_ALU[46]~input_o\ & \Registers_ALU[7]~input_o\))) # (\Registers_ALU[47]~input_o\ & (((!\Registers_ALU[7]~input_o\) # (\Registers_ALU[46]~input_o\)) # 
-- (\Registers_ALU[45]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010111010101010001011101101001001010110110100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[46]~input_o\,
	datad => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[8]~input_o\,
	combout => \Mul|FPP7|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N15
\Mul|FPP6|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP10|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[9]~input_o\)) # (\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[10]~input_o\))))) # 
-- (\Registers_ALU[44]~input_o\ & (((!\Registers_ALU[10]~input_o\)) # (\Registers_ALU[43]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (\Registers_ALU[43]~input_o\ & ((\Registers_ALU[10]~input_o\)))) # 
-- (\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[43]~input_o\ & ((\Registers_ALU[10]~input_o\))) # (\Registers_ALU[43]~input_o\ & (\Registers_ALU[9]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100111000000010110011111110111100100011111011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[44]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[9]~input_o\,
	datad => \ALT_INV_Registers_ALU[10]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP10|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N6
\Mul|Add22|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(12) = ( \Mul|FPP6|BPP10|PartialProduct~combout\ & ( !\Mul|FPP7|BPP8|PartialProduct~combout\ $ (((!\Mul|FPP7|BPP7|PartialProduct~combout\ & (\Mul|FPP6|BPP9|PartialProduct~combout\ & \Mul|Add22|Carry\(11))) # 
-- (\Mul|FPP7|BPP7|PartialProduct~combout\ & ((\Mul|Add22|Carry\(11)) # (\Mul|FPP6|BPP9|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP6|BPP10|PartialProduct~combout\ & ( !\Mul|FPP7|BPP8|PartialProduct~combout\ $ (((!\Mul|FPP7|BPP7|PartialProduct~combout\ & 
-- ((!\Mul|FPP6|BPP9|PartialProduct~combout\) # (!\Mul|Add22|Carry\(11)))) # (\Mul|FPP7|BPP7|PartialProduct~combout\ & (!\Mul|FPP6|BPP9|PartialProduct~combout\ & !\Mul|Add22|Carry\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100011101000000101111110100000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP7|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP6|BPP9|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add22|ALT_INV_Carry\(11),
	datad => \Mul|FPP7|BPP8|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP10|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(12));

-- Location: LABCELL_X106_Y46_N45
\Mul|Add26A|Carry[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(16) = ( \Mul|Add26A|Carry\(14) & ( (!\Mul|FPP5|BPP11|PartialProduct~combout\ & (\Mul|FPP5|BPP10|PartialProduct~combout\ & (\Mul|FPP4|BPP12|PartialProduct~combout\ & \Mul|FPP4|BPP13|PartialProduct~combout\))) # 
-- (\Mul|FPP5|BPP11|PartialProduct~combout\ & (((\Mul|FPP5|BPP10|PartialProduct~combout\ & \Mul|FPP4|BPP12|PartialProduct~combout\)) # (\Mul|FPP4|BPP13|PartialProduct~combout\))) ) ) # ( !\Mul|Add26A|Carry\(14) & ( (!\Mul|FPP5|BPP11|PartialProduct~combout\ & 
-- (\Mul|FPP4|BPP13|PartialProduct~combout\ & ((\Mul|FPP4|BPP12|PartialProduct~combout\) # (\Mul|FPP5|BPP10|PartialProduct~combout\)))) # (\Mul|FPP5|BPP11|PartialProduct~combout\ & (((\Mul|FPP4|BPP13|PartialProduct~combout\) # 
-- (\Mul|FPP4|BPP12|PartialProduct~combout\)) # (\Mul|FPP5|BPP10|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101111111000101010111111100000001010101110000000101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP11|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP10|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP4|BPP12|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP4|BPP13|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(14),
	combout => \Mul|Add26A|Carry\(16));

-- Location: LABCELL_X105_Y46_N24
\Mul|Add26B|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(16) = ( \Mul|Add22|Result\(12) & ( \Mul|Add26A|Carry\(16) & ( !\Mul|Add26A|Carry~5_combout\ $ (((!\Mul|Add26B|Carry\(15) & ((!\Mul|Add22|Result\(11)) # (!\Mul|Add26A|Result\(15)))) # (\Mul|Add26B|Carry\(15) & (!\Mul|Add22|Result\(11) & 
-- !\Mul|Add26A|Result\(15))))) ) ) ) # ( !\Mul|Add22|Result\(12) & ( \Mul|Add26A|Carry\(16) & ( !\Mul|Add26A|Carry~5_combout\ $ (((!\Mul|Add26B|Carry\(15) & (\Mul|Add22|Result\(11) & \Mul|Add26A|Result\(15))) # (\Mul|Add26B|Carry\(15) & 
-- ((\Mul|Add26A|Result\(15)) # (\Mul|Add22|Result\(11)))))) ) ) ) # ( \Mul|Add22|Result\(12) & ( !\Mul|Add26A|Carry\(16) & ( !\Mul|Add26A|Carry~5_combout\ $ (((!\Mul|Add26B|Carry\(15) & (\Mul|Add22|Result\(11) & \Mul|Add26A|Result\(15))) # 
-- (\Mul|Add26B|Carry\(15) & ((\Mul|Add26A|Result\(15)) # (\Mul|Add22|Result\(11)))))) ) ) ) # ( !\Mul|Add22|Result\(12) & ( !\Mul|Add26A|Carry\(16) & ( !\Mul|Add26A|Carry~5_combout\ $ (((!\Mul|Add26B|Carry\(15) & ((!\Mul|Add22|Result\(11)) # 
-- (!\Mul|Add26A|Result\(15)))) # (\Mul|Add26B|Carry\(15) & (!\Mul|Add22|Result\(11) & !\Mul|Add26A|Result\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010101010011001010110101001100101010101011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry~5_combout\,
	datab => \Mul|Add26B|ALT_INV_Carry\(15),
	datac => \Mul|Add22|ALT_INV_Result\(11),
	datad => \Mul|Add26A|ALT_INV_Result\(15),
	datae => \Mul|Add22|ALT_INV_Result\(12),
	dataf => \Mul|Add26A|ALT_INV_Carry\(16),
	combout => \Mul|Add26B|Result\(16));

-- Location: LABCELL_X105_Y45_N54
\Mul|Add32C|Carry~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~6_combout\ = ( \Mul|Add32A|Result\(21) & ( \Mul|Add32B|Carry\(21) & ( !\Mul|Add30|Result\(19) $ (!\Mul|Add32A|Result\(22) $ (!\Mul|Add30|Result\(20) $ (!\Mul|Add26B|Result\(16)))) ) ) ) # ( !\Mul|Add32A|Result\(21) & ( 
-- \Mul|Add32B|Carry\(21) & ( !\Mul|Add32A|Result\(22) $ (!\Mul|Add30|Result\(20) $ (\Mul|Add26B|Result\(16))) ) ) ) # ( \Mul|Add32A|Result\(21) & ( !\Mul|Add32B|Carry\(21) & ( !\Mul|Add32A|Result\(22) $ (!\Mul|Add30|Result\(20) $ (!\Mul|Add26B|Result\(16))) 
-- ) ) ) # ( !\Mul|Add32A|Result\(21) & ( !\Mul|Add32B|Carry\(21) & ( !\Mul|Add30|Result\(19) $ (!\Mul|Add32A|Result\(22) $ (!\Mul|Add30|Result\(20) $ (!\Mul|Add26B|Result\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110110000110011110000111100110000110110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(19),
	datab => \Mul|Add32A|ALT_INV_Result\(22),
	datac => \Mul|Add30|ALT_INV_Result\(20),
	datad => \Mul|Add26B|ALT_INV_Result\(16),
	datae => \Mul|Add32A|ALT_INV_Result\(21),
	dataf => \Mul|Add32B|ALT_INV_Carry\(21),
	combout => \Mul|Add32C|Carry~6_combout\);

-- Location: IOIBUF_X121_Y38_N21
\Registers_ALU[55]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(55),
	o => \Registers_ALU[55]~input_o\);

-- Location: MLABCELL_X101_Y45_N18
\Mul|Add18A|Carry[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(8) = ( \Mul|FPP9|BPP3|PartialProduct~combout\ & ( ((!\Mul|FPP9|BPP2|PartialProduct~combout\ & (\Mul|Add18A|Carry\(6) & \Mul|FPP8|BPP4|PartialProduct~combout\)) # (\Mul|FPP9|BPP2|PartialProduct~combout\ & 
-- ((\Mul|FPP8|BPP4|PartialProduct~combout\) # (\Mul|Add18A|Carry\(6))))) # (\Mul|FPP8|BPP5|PartialProduct~combout\) ) ) # ( !\Mul|FPP9|BPP3|PartialProduct~combout\ & ( (\Mul|FPP8|BPP5|PartialProduct~combout\ & ((!\Mul|FPP9|BPP2|PartialProduct~combout\ & 
-- (\Mul|Add18A|Carry\(6) & \Mul|FPP8|BPP4|PartialProduct~combout\)) # (\Mul|FPP9|BPP2|PartialProduct~combout\ & ((\Mul|FPP8|BPP4|PartialProduct~combout\) # (\Mul|Add18A|Carry\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100010111111111110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP9|BPP2|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add18A|ALT_INV_Carry\(6),
	datac => \Mul|FPP8|BPP4|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP8|BPP5|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP9|BPP3|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry\(8));

-- Location: MLABCELL_X101_Y45_N30
\Mul|FPP9|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP4|PartialProduct~combout\ = ( \Registers_ALU[50]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (!\Registers_ALU[51]~input_o\ $ (((!\Registers_ALU[4]~input_o\))))) # (\Registers_ALU[49]~input_o\ & (((\Registers_ALU[3]~input_o\)) # 
-- (\Registers_ALU[51]~input_o\))) ) ) # ( !\Registers_ALU[50]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[51]~input_o\ & (!\Registers_ALU[3]~input_o\))) # (\Registers_ALU[49]~input_o\ & (!\Registers_ALU[51]~input_o\ $ 
-- (((!\Registers_ALU[4]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101001010010001010100101001010111101001110101011110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[3]~input_o\,
	datac => \ALT_INV_Registers_ALU[49]~input_o\,
	datad => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_Registers_ALU[50]~input_o\,
	combout => \Mul|FPP9|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X50_Y45_N15
\Mul|FPP8|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP6|PartialProduct~combout\ = ( \Registers_ALU[49]~input_o\ & ( \Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[48]~input_o\ & !\Registers_ALU[6]~input_o\)) # (\Registers_ALU[47]~input_o\ & 
-- ((!\Registers_ALU[6]~input_o\) # (\Registers_ALU[48]~input_o\))) ) ) ) # ( !\Registers_ALU[49]~input_o\ & ( \Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[48]~input_o\ & \Registers_ALU[6]~input_o\)) # 
-- (\Registers_ALU[47]~input_o\ & ((\Registers_ALU[6]~input_o\) # (\Registers_ALU[48]~input_o\))) ) ) ) # ( \Registers_ALU[49]~input_o\ & ( !\Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[6]~input_o\) # (!\Registers_ALU[47]~input_o\ $ 
-- (\Registers_ALU[48]~input_o\)) ) ) ) # ( !\Registers_ALU[49]~input_o\ & ( !\Registers_ALU[5]~input_o\ & ( (\Registers_ALU[6]~input_o\ & (!\Registers_ALU[47]~input_o\ $ (!\Registers_ALU[48]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110111110011111100100010111000101110111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_Registers_ALU[48]~input_o\,
	datac => \ALT_INV_Registers_ALU[6]~input_o\,
	datae => \ALT_INV_Registers_ALU[49]~input_o\,
	dataf => \ALT_INV_Registers_ALU[5]~input_o\,
	combout => \Mul|FPP8|BPP6|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y45_N39
\Mul|Add18A|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(8) = ( \Mul|FPP8|BPP6|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(8) $ (\Mul|FPP9|BPP4|PartialProduct~combout\) ) ) # ( !\Mul|FPP8|BPP6|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(8) $ (!\Mul|FPP9|BPP4|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry\(8),
	datab => \Mul|FPP9|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP8|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Result\(8));

-- Location: IOIBUF_X96_Y0_N35
\Registers_ALU[54]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(54),
	o => \Registers_ALU[54]~input_o\);

-- Location: LABCELL_X98_Y45_N27
\Mul|BD11|Select_M\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|BD11|Select_M~combout\ = ( \Registers_ALU[53]~input_o\ & ( !\Registers_ALU[54]~input_o\ ) ) # ( !\Registers_ALU[53]~input_o\ & ( \Registers_ALU[54]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Registers_ALU[54]~input_o\,
	dataf => \ALT_INV_Registers_ALU[53]~input_o\,
	combout => \Mul|BD11|Select_M~combout\);

-- Location: MLABCELL_X101_Y45_N6
\Mul|FPP10|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP2|PartialProduct~combout\ = ( \Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[52]~input_o\ & (!\Registers_ALU[1]~input_o\ & \Registers_ALU[53]~input_o\)) # (\Registers_ALU[52]~input_o\ & 
-- ((!\Registers_ALU[53]~input_o\))))) # (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[52]~input_o\ & ((!\Registers_ALU[53]~input_o\))) # (\Registers_ALU[52]~input_o\ & ((\Registers_ALU[53]~input_o\) # (\Registers_ALU[1]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[1]~input_o\) # (\Registers_ALU[52]~input_o\)))) # (\Registers_ALU[51]~input_o\ & (((\Registers_ALU[1]~input_o\ & \Registers_ALU[52]~input_o\)) 
-- # (\Registers_ALU[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111011111000000011101111101011011100001010101101110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[52]~input_o\,
	datad => \ALT_INV_Registers_ALU[53]~input_o\,
	dataf => \ALT_INV_Registers_ALU[2]~input_o\,
	combout => \Mul|FPP10|BPP2|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y45_N9
\Mul|Add14|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~0_combout\ = ( \Registers_ALU[52]~input_o\ & ( (\Registers_ALU[53]~input_o\ & (((!\Registers_ALU[1]~input_o\ & !\Registers_ALU[0]~input_o\)) # (\Registers_ALU[51]~input_o\))) ) ) # ( !\Registers_ALU[52]~input_o\ & ( 
-- (!\Registers_ALU[0]~input_o\ & (\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[51]~input_o\) # (!\Registers_ALU[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000000001110000000000000110101010000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \ALT_INV_Registers_ALU[53]~input_o\,
	dataf => \ALT_INV_Registers_ALU[52]~input_o\,
	combout => \Mul|Add14|Carry~0_combout\);

-- Location: MLABCELL_X101_Y45_N48
\Mul|Add14|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(4) = ( \Mul|Add14|Carry~0_combout\ & ( !\Mul|FPP10|BPP2|PartialProduct~combout\ $ (!\Registers_ALU[55]~input_o\ $ (((\Mul|BD11|Select_M~combout\ & \Registers_ALU[0]~input_o\)))) ) ) # ( !\Mul|Add14|Carry~0_combout\ & ( 
-- !\Mul|FPP10|BPP2|PartialProduct~combout\ $ (!\Registers_ALU[55]~input_o\ $ (((!\Mul|BD11|Select_M~combout\) # (!\Registers_ALU[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001110010110110000111001011000111100011010010011110001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD11|ALT_INV_Select_M~combout\,
	datab => \Mul|FPP10|BPP2|ALT_INV_PartialProduct~combout\,
	datac => \ALT_INV_Registers_ALU[55]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \Mul|Add14|ALT_INV_Carry~0_combout\,
	combout => \Mul|Add14|Result\(4));

-- Location: MLABCELL_X101_Y45_N54
\Mul|Add18B|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(8) = ( \Mul|Add14|Result\(4) & ( !\Mul|Add18A|Result\(8) $ (((!\Mul|Add18B|Carry\(7) & (\Mul|Add18A|Result\(7) & \Mul|Add14|Result\(3))) # (\Mul|Add18B|Carry\(7) & ((\Mul|Add14|Result\(3)) # (\Mul|Add18A|Result\(7)))))) ) ) # ( 
-- !\Mul|Add14|Result\(4) & ( !\Mul|Add18A|Result\(8) $ (((!\Mul|Add18B|Carry\(7) & ((!\Mul|Add18A|Result\(7)) # (!\Mul|Add14|Result\(3)))) # (\Mul|Add18B|Carry\(7) & (!\Mul|Add18A|Result\(7) & !\Mul|Add14|Result\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001101100001101100110110011001001100100111100100110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Carry\(7),
	datab => \Mul|Add18A|ALT_INV_Result\(8),
	datac => \Mul|Add18A|ALT_INV_Result\(7),
	datad => \Mul|Add14|ALT_INV_Result\(3),
	dataf => \Mul|Add14|ALT_INV_Result\(4),
	combout => \Mul|Add18B|Result\(8));

-- Location: LABCELL_X105_Y45_N39
\Mul|Add18C|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~0_combout\ = ( \Mul|Add18B|Result\(8) & ( !\Registers_ALU[55]~input_o\ ) ) # ( !\Mul|Add18B|Result\(8) & ( \Registers_ALU[55]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \Mul|Add18B|ALT_INV_Result\(8),
	combout => \Mul|Add18C|Carry~0_combout\);

-- Location: LABCELL_X105_Y45_N48
\Mul|Add32D|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(22) = ( \Mul|Add32D|Carry\(21) & ( \Mul|Add18C|Carry~0_combout\ & ( !\Mul|Add32C|Carry\(22) $ (!\Mul|Add32C|Carry~6_combout\ $ (((\Mul|Add32C|Result\(21)) # (\Mul|Add18B|Result\(7))))) ) ) ) # ( !\Mul|Add32D|Carry\(21) & ( 
-- \Mul|Add18C|Carry~0_combout\ & ( !\Mul|Add32C|Carry\(22) $ (!\Mul|Add32C|Carry~6_combout\ $ (((\Mul|Add18B|Result\(7) & \Mul|Add32C|Result\(21))))) ) ) ) # ( \Mul|Add32D|Carry\(21) & ( !\Mul|Add18C|Carry~0_combout\ & ( !\Mul|Add32C|Carry\(22) $ 
-- (!\Mul|Add32C|Carry~6_combout\ $ (((!\Mul|Add18B|Result\(7) & !\Mul|Add32C|Result\(21))))) ) ) ) # ( !\Mul|Add32D|Carry\(21) & ( !\Mul|Add18C|Carry~0_combout\ & ( !\Mul|Add32C|Carry\(22) $ (!\Mul|Add32C|Carry~6_combout\ $ (((!\Mul|Add18B|Result\(7)) # 
-- (!\Mul|Add32C|Result\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001110010110100101100011110000111100011010010110100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(7),
	datab => \Mul|Add32C|ALT_INV_Carry\(22),
	datac => \Mul|Add32C|ALT_INV_Carry~6_combout\,
	datad => \Mul|Add32C|ALT_INV_Result\(21),
	datae => \Mul|Add32D|ALT_INV_Carry\(21),
	dataf => \Mul|Add18C|ALT_INV_Carry~0_combout\,
	combout => \Mul|Add32D|Result\(22));

-- Location: LABCELL_X37_Y45_N9
\InputXORB[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[22]~22_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[54]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[54]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[22]~22_combout\);

-- Location: MLABCELL_X36_Y46_N42
\InputXORB[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(22) = ( InputXORB(22) & ( (!ALURegSelector(1)) # (\InputXORB[22]~22_combout\) ) ) # ( !InputXORB(22) & ( (ALURegSelector(1) & \InputXORB[22]~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ALURegSelector(1),
	datad => \ALT_INV_InputXORB[22]~22_combout\,
	dataf => ALT_INV_InputXORB(22),
	combout => InputXORB(22));

-- Location: LABCELL_X37_Y44_N0
\InputANDB[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[22]~23_combout\ = ( \Control_ALU[30]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) # ( !\Control_ALU[30]~input_o\ & ( (!AndBselector(1) & ((\Registers_ALU[54]~input_o\))) # (AndBselector(1) & (\IR_ALU[24]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[54]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \InputANDB[22]~23_combout\);

-- Location: LABCELL_X37_Y44_N3
\InputANDB[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(22) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[22]~23_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[22]~23_combout\,
	datad => ALT_INV_InputANDB(22),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(22));

-- Location: MLABCELL_X46_Y46_N27
\AdderInputB[22]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[22]~76_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\AdderInputB[19]~69_combout\ & (!\IR_ALU[15]~input_o\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[54]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[54]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100100010001100110010000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[19]~68_combout\,
	datab => \ALT_INV_AdderInputB[19]~69_combout\,
	datac => \ALT_INV_IR_ALU[15]~input_o\,
	datad => \ALT_INV_Registers_ALU[54]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[22]~76_combout\);

-- Location: MLABCELL_X46_Y46_N18
\AdderInputB[22]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[22]~77_combout\ = ( \Control_ALU[21]~input_o\ & ( \Registers_ALU[54]~input_o\ ) ) # ( !\Control_ALU[21]~input_o\ & ( (!\Control_ALU[14]~input_o\ & (!\AdderInputB[22]~76_combout\)) # (\Control_ALU[14]~input_o\ & ((!\IR_ALU[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110100000101011111010000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[22]~76_combout\,
	datab => \ALT_INV_Registers_ALU[54]~input_o\,
	datac => \ALT_INV_Control_ALU[14]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[21]~input_o\,
	combout => \AdderInputB[22]~77_combout\);

-- Location: MLABCELL_X46_Y46_N21
\AdderInputB[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(22) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[22]~77_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[22]~77_combout\,
	datad => ALT_INV_AdderInputB(22),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(22));

-- Location: IOIBUF_X111_Y0_N18
\PC_ALU[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(22),
	o => \PC_ALU[22]~input_o\);

-- Location: LABCELL_X44_Y45_N9
\AdderInputA[22]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[22]~24_combout\ = ( AddrASelector(1) & ( \PC_ALU[22]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[22]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_PC_ALU[22]~input_o\,
	datad => \ALT_INV_Registers_ALU[22]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[22]~24_combout\);

-- Location: LABCELL_X44_Y45_N6
\AdderInputA[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(22) = ( \AdderInputA[22]~24_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(22)) ) ) # ( !\AdderInputA[22]~24_combout\ & ( (AdderInputA(22) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(22),
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[22]~24_combout\,
	combout => AdderInputA(22));

-- Location: LABCELL_X43_Y46_N12
\CRAA32|Carry[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(22) = ( AdderInputB(20) & ( \CRAA32|Carry~8_combout\ & ( (!AdderInputB(21) & !AdderInputA(21)) ) ) ) # ( !AdderInputB(20) & ( \CRAA32|Carry~8_combout\ & ( (!AdderInputA(20) & ((!AdderInputB(21)) # (!AdderInputA(21)))) # (AdderInputA(20) & 
-- (!AdderInputB(21) & !AdderInputA(21))) ) ) ) # ( AdderInputB(20) & ( !\CRAA32|Carry~8_combout\ & ( (!AdderInputB(21) & ((!AdderInputA(21)) # ((!\CRAA32|Carry~7_combout\ & !AdderInputA(20))))) # (AdderInputB(21) & (!\CRAA32|Carry~7_combout\ & 
-- (!AdderInputA(20) & !AdderInputA(21)))) ) ) ) # ( !AdderInputB(20) & ( !\CRAA32|Carry~8_combout\ & ( (!AdderInputB(21) & ((!\CRAA32|Carry~7_combout\) # ((!AdderInputA(20)) # (!AdderInputA(21))))) # (AdderInputB(21) & (!AdderInputA(21) & 
-- ((!\CRAA32|Carry~7_combout\) # (!AdderInputA(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011100000111110001000000011111100110000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Carry~7_combout\,
	datab => ALT_INV_AdderInputA(20),
	datac => ALT_INV_AdderInputB(21),
	datad => ALT_INV_AdderInputA(21),
	datae => ALT_INV_AdderInputB(20),
	dataf => \CRAA32|ALT_INV_Carry~8_combout\,
	combout => \CRAA32|Carry\(22));

-- Location: LABCELL_X42_Y46_N48
\CRAA32|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(22) = ( \CRAA32|Carry\(22) & ( !AdderInputB(22) $ (!AdderInputA(22)) ) ) # ( !\CRAA32|Carry\(22) & ( !AdderInputB(22) $ (AdderInputA(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001100111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputB(22),
	datac => ALT_INV_AdderInputA(22),
	dataf => \CRAA32|ALT_INV_Carry\(22),
	combout => \CRAA32|Result\(22));

-- Location: LABCELL_X37_Y46_N24
\InputORB[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[22]~23_combout\ = ( \IR_ALU[24]~input_o\ & ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\) # (\IR_ALU[12]~input_o\) ) ) ) # ( !\IR_ALU[24]~input_o\ & ( OrBselector(1) & ( (\IR_ALU[12]~input_o\ & \Control_ALU[29]~input_o\) ) ) ) # ( 
-- \IR_ALU[24]~input_o\ & ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[54]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) ) # ( !\IR_ALU[24]~input_o\ & ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & 
-- ((\Registers_ALU[54]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datac => \ALT_INV_Control_ALU[29]~input_o\,
	datad => \ALT_INV_Registers_ALU[54]~input_o\,
	datae => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[22]~23_combout\);

-- Location: MLABCELL_X36_Y46_N33
\InputORB[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(22) = ( \InputORB[22]~23_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(22)) ) ) # ( !\InputORB[22]~23_combout\ & ( (InputORB(22) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputORB(22),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[22]~23_combout\,
	combout => InputORB(22));

-- Location: MLABCELL_X36_Y46_N36
\ALU_Registers[22]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~89_combout\ = ( !\Registers_ALU[22]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((((\ALU_Registers[31]~1_combout\ & \CRAA32|Result\(22)))))) # (\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\ & (((InputORB(22))))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(22))))) ) ) # ( \Registers_ALU[22]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputANDB(22))) # (\ALU_Registers[31]~1_combout\ & ((\CRAA32|Result\(22))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(22)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100010001010111110100010000000101101110110101111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~0_combout\,
	datab => ALT_INV_InputXORB(22),
	datac => ALT_INV_InputANDB(22),
	datad => \ALT_INV_ALU_Registers[31]~1_combout\,
	datae => \ALT_INV_Registers_ALU[22]~input_o\,
	dataf => \CRAA32|ALT_INV_Result\(22),
	datag => ALT_INV_InputORB(22),
	combout => \ALU_Registers[22]~89_combout\);

-- Location: MLABCELL_X36_Y46_N0
\ALU_Registers[22]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~85_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (\ALU_Registers[22]~89_combout\)) # (\Control_ALU[31]~input_o\ & (((!\Mul|Add32D|Result\(22)))))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D22~q\)) # (\LSR|D22~q\)) # (\LS|D22~q\))) # (\Control_ALU[31]~input_o\ & ((((!\Mul|Add32D|Result\(22)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111100001100011111110100110000111111000011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LS|ALT_INV_D22~q\,
	datab => \ALT_INV_Control_ALU[31]~input_o\,
	datac => \LSR|ALT_INV_D22~q\,
	datad => \Mul|Add32D|ALT_INV_Result\(22),
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D22~q\,
	datag => \ALT_INV_ALU_Registers[22]~89_combout\,
	combout => \ALU_Registers[22]~85_combout\);

-- Location: MLABCELL_X36_Y46_N45
\ALU_Registers[22]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[22]~85_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[22]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[22]~85_combout\,
	datad => \ALT_INV_ALU_Registers[22]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[22]$latch~combout\);

-- Location: IOIBUF_X65_Y0_N41
\PC_ALU[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(23),
	o => \PC_ALU[23]~input_o\);

-- Location: LABCELL_X43_Y45_N21
\AdderInputA[23]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[23]~25_combout\ = ( AddrASelector(1) & ( \PC_ALU[23]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[23]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PC_ALU[23]~input_o\,
	datac => \ALT_INV_Registers_ALU[23]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[23]~25_combout\);

-- Location: LABCELL_X43_Y45_N18
\AdderInputA[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(23) = ( \AdderInputA[23]~25_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(23)) ) ) # ( !\AdderInputA[23]~25_combout\ & ( (AdderInputA(23) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(23),
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[23]~25_combout\,
	combout => AdderInputA(23));

-- Location: LABCELL_X47_Y46_N24
\AdderInputB[23]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[23]~78_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\IR_ALU[16]~input_o\ & (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[55]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[55]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000110000001111000010000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[16]~input_o\,
	datab => \ALT_INV_AdderInputB[19]~68_combout\,
	datac => \ALT_INV_AdderInputB[19]~69_combout\,
	datad => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[23]~78_combout\);

-- Location: LABCELL_X47_Y46_N6
\AdderInputB[23]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[23]~79_combout\ = ( \Control_ALU[14]~input_o\ & ( (!\Control_ALU[21]~input_o\ & (!\IR_ALU[24]~input_o\)) # (\Control_ALU[21]~input_o\ & ((\Registers_ALU[55]~input_o\))) ) ) # ( !\Control_ALU[14]~input_o\ & ( (!\Control_ALU[21]~input_o\ & 
-- (!\AdderInputB[23]~78_combout\)) # (\Control_ALU[21]~input_o\ & ((\Registers_ALU[55]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110011110000001111001110001000101110111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_AdderInputB[23]~78_combout\,
	datad => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \ALT_INV_Control_ALU[14]~input_o\,
	combout => \AdderInputB[23]~79_combout\);

-- Location: LABCELL_X47_Y46_N27
\AdderInputB[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(23) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[23]~79_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[23]~79_combout\,
	datad => ALT_INV_AdderInputB(23),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(23));

-- Location: LABCELL_X43_Y45_N33
\CRAA32|Carry[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(23) = ( \CRAA32|Carry\(22) & ( (AdderInputA(22) & AdderInputB(22)) ) ) # ( !\CRAA32|Carry\(22) & ( (AdderInputB(22)) # (AdderInputA(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(22),
	datab => ALT_INV_AdderInputB(22),
	dataf => \CRAA32|ALT_INV_Carry\(22),
	combout => \CRAA32|Carry\(23));

-- Location: LABCELL_X43_Y45_N15
\CRAA32|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(23) = ( \CRAA32|Carry\(23) & ( !AdderInputA(23) $ (AdderInputB(23)) ) ) # ( !\CRAA32|Carry\(23) & ( !AdderInputA(23) $ (!AdderInputB(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(23),
	datac => ALT_INV_AdderInputB(23),
	dataf => \CRAA32|ALT_INV_Carry\(23),
	combout => \CRAA32|Result\(23));

-- Location: LABCELL_X37_Y45_N0
\InputANDB[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[23]~24_combout\ = ( \IR_ALU[12]~input_o\ & ( ((!AndBselector(1) & (\Registers_ALU[55]~input_o\)) # (AndBselector(1) & ((\IR_ALU[24]~input_o\)))) # (\Control_ALU[30]~input_o\) ) ) # ( !\IR_ALU[12]~input_o\ & ( (!\Control_ALU[30]~input_o\ & 
-- ((!AndBselector(1) & (\Registers_ALU[55]~input_o\)) # (AndBselector(1) & ((\IR_ALU[24]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \ALT_INV_Registers_ALU[55]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => ALT_INV_AndBselector(1),
	dataf => \ALT_INV_IR_ALU[12]~input_o\,
	combout => \InputANDB[23]~24_combout\);

-- Location: LABCELL_X38_Y44_N54
\InputANDB[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(23) = ( InputANDB(23) & ( (!\InputANDB[0]~1_combout\) # (\InputANDB[23]~24_combout\) ) ) # ( !InputANDB(23) & ( (\InputANDB[0]~1_combout\ & \InputANDB[23]~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputANDB[0]~1_combout\,
	datac => \ALT_INV_InputANDB[23]~24_combout\,
	datae => ALT_INV_InputANDB(23),
	combout => InputANDB(23));

-- Location: LABCELL_X43_Y44_N18
\InputXORB[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[23]~23_combout\ = ( \Registers_ALU[55]~input_o\ & ( \Control_ALU[24]~input_o\ ) ) # ( \Registers_ALU[55]~input_o\ & ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) ) ) # ( !\Registers_ALU[55]~input_o\ & ( !\Control_ALU[24]~input_o\ & ( 
-- \IR_ALU[24]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	datae => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[23]~23_combout\);

-- Location: LABCELL_X38_Y45_N18
\InputXORB[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(23) = (!ALURegSelector(1) & (InputXORB(23))) # (ALURegSelector(1) & ((\InputXORB[23]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ALURegSelector(1),
	datac => ALT_INV_InputXORB(23),
	datad => \ALT_INV_InputXORB[23]~23_combout\,
	combout => InputXORB(23));

-- Location: LABCELL_X38_Y45_N12
\InputORB[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[23]~24_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[55]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[55]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[23]~24_combout\);

-- Location: LABCELL_X38_Y45_N15
\InputORB[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(23) = ( \InputORB[23]~24_combout\ & ( (InputORB(23)) # (\InputORB[0]~1_combout\) ) ) # ( !\InputORB[23]~24_combout\ & ( (!\InputORB[0]~1_combout\ & InputORB(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputORB[0]~1_combout\,
	datad => ALT_INV_InputORB(23),
	dataf => \ALT_INV_InputORB[23]~24_combout\,
	combout => InputORB(23));

-- Location: LABCELL_X38_Y45_N0
\ALU_Registers[23]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]~81_combout\ = ( !\Registers_ALU[23]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(23) & (\ALU_Registers[31]~0_combout\))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(23))) # 
-- (\ALU_Registers[31]~0_combout\ & ((InputXORB(23))))))) ) ) # ( \Registers_ALU[23]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(23))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ 
-- & (\CRAA32|Result\(23))) # (\ALU_Registers[31]~0_combout\ & ((!InputXORB(23))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001100000111011111111100010001001111110001110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(23),
	datab => \ALT_INV_ALU_Registers[31]~1_combout\,
	datac => ALT_INV_InputANDB(23),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[23]~input_o\,
	dataf => ALT_INV_InputXORB(23),
	datag => ALT_INV_InputORB(23),
	combout => \ALU_Registers[23]~81_combout\);

-- Location: LABCELL_X106_Y46_N0
\Mul|FPP5|BPP13|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP13|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[41]~input_o\ & (!\Registers_ALU[12]~input_o\)) # (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[13]~input_o\))))) # 
-- (\Registers_ALU[42]~input_o\ & (((!\Registers_ALU[13]~input_o\) # (\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & (((\Registers_ALU[13]~input_o\ & \Registers_ALU[41]~input_o\)))) # 
-- (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[41]~input_o\ & ((\Registers_ALU[13]~input_o\))) # (\Registers_ALU[41]~input_o\ & (\Registers_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100011101000000110001110110111000111100111011100011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[12]~input_o\,
	datab => \ALT_INV_Registers_ALU[42]~input_o\,
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP13|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N39
\Mul|FPP4|BPP15|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP15|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[15]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\)) # 
-- (\Registers_ALU[14]~input_o\))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[14]~input_o\ & (\Registers_ALU[41]~input_o\))) # (\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[41]~input_o\ $ 
-- (!\Registers_ALU[15]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100111000000010110011100000011111110100110001111111010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[14]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP15|PartialProduct~combout\);

-- Location: LABCELL_X105_Y46_N51
\Mul|Add26A|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(17) = ( \Mul|FPP4|BPP15|PartialProduct~combout\ & ( !\Mul|FPP5|BPP13|PartialProduct~combout\ $ (((!\Mul|FPP5|BPP12|PartialProduct~combout\ & (\Mul|FPP4|BPP14|PartialProduct~combout\ & \Mul|Add26A|Carry\(16))) # 
-- (\Mul|FPP5|BPP12|PartialProduct~combout\ & ((\Mul|Add26A|Carry\(16)) # (\Mul|FPP4|BPP14|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP4|BPP15|PartialProduct~combout\ & ( !\Mul|FPP5|BPP13|PartialProduct~combout\ $ 
-- (((!\Mul|FPP5|BPP12|PartialProduct~combout\ & ((!\Mul|FPP4|BPP14|PartialProduct~combout\) # (!\Mul|Add26A|Carry\(16)))) # (\Mul|FPP5|BPP12|PartialProduct~combout\ & (!\Mul|FPP4|BPP14|PartialProduct~combout\ & !\Mul|Add26A|Carry\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100011101000000101111110100000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP12|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP4|BPP14|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add26A|ALT_INV_Carry\(16),
	datad => \Mul|FPP5|BPP13|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP4|BPP15|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(17));

-- Location: LABCELL_X104_Y46_N9
\Mul|Add22|Carry[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(13) = ( \Mul|Add22|Carry\(11) & ( (!\Mul|FPP6|BPP10|PartialProduct~combout\ & (\Mul|FPP7|BPP8|PartialProduct~combout\ & ((\Mul|FPP6|BPP9|PartialProduct~combout\) # (\Mul|FPP7|BPP7|PartialProduct~combout\)))) # 
-- (\Mul|FPP6|BPP10|PartialProduct~combout\ & (((\Mul|FPP7|BPP8|PartialProduct~combout\) # (\Mul|FPP6|BPP9|PartialProduct~combout\)) # (\Mul|FPP7|BPP7|PartialProduct~combout\))) ) ) # ( !\Mul|Add22|Carry\(11) & ( (!\Mul|FPP6|BPP10|PartialProduct~combout\ & 
-- (\Mul|FPP7|BPP7|PartialProduct~combout\ & (\Mul|FPP6|BPP9|PartialProduct~combout\ & \Mul|FPP7|BPP8|PartialProduct~combout\))) # (\Mul|FPP6|BPP10|PartialProduct~combout\ & (((\Mul|FPP7|BPP7|PartialProduct~combout\ & \Mul|FPP6|BPP9|PartialProduct~combout\)) 
-- # (\Mul|FPP7|BPP8|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111100000111011111110000011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP7|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP6|BPP9|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP6|BPP10|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP7|BPP8|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry\(11),
	combout => \Mul|Add22|Carry\(13));

-- Location: LABCELL_X104_Y46_N39
\Mul|FPP7|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP9|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & ((!\Registers_ALU[9]~input_o\ $ (!\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[47]~input_o\)) # 
-- (\Registers_ALU[8]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (!\Registers_ALU[8]~input_o\ & ((\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[46]~input_o\ & ((!\Registers_ALU[9]~input_o\ $ 
-- (!\Registers_ALU[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000111100000010100011110000111100010111110011110001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[8]~input_o\,
	datab => \ALT_INV_Registers_ALU[9]~input_o\,
	datac => \ALT_INV_Registers_ALU[47]~input_o\,
	datad => \ALT_INV_Registers_ALU[46]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N51
\Mul|FPP6|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP11|PartialProduct~combout\ = ( \Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[45]~input_o\ $ (!\Registers_ALU[11]~input_o\)))) # (\Registers_ALU[43]~input_o\ & (((\Registers_ALU[45]~input_o\)) # 
-- (\Registers_ALU[10]~input_o\))) ) ) # ( !\Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[10]~input_o\ & (\Registers_ALU[45]~input_o\))) # (\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[45]~input_o\ $ 
-- (!\Registers_ALU[11]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110111110001110011011111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[10]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[44]~input_o\,
	combout => \Mul|FPP6|BPP11|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N45
\Mul|Add22|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(13) = ( \Mul|FPP6|BPP11|PartialProduct~combout\ & ( !\Mul|Add22|Carry\(13) $ (\Mul|FPP7|BPP9|PartialProduct~combout\) ) ) # ( !\Mul|FPP6|BPP11|PartialProduct~combout\ & ( !\Mul|Add22|Carry\(13) $ 
-- (!\Mul|FPP7|BPP9|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add22|ALT_INV_Carry\(13),
	datad => \Mul|FPP7|BPP9|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP11|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(13));

-- Location: LABCELL_X105_Y46_N42
\Mul|Add26B|Carry[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(17) = ( \Mul|Add22|Result\(12) & ( \Mul|Add26A|Carry\(16) & ( (!\Mul|Add26A|Carry~5_combout\) # ((!\Mul|Add26B|Carry\(15) & (\Mul|Add22|Result\(11) & \Mul|Add26A|Result\(15))) # (\Mul|Add26B|Carry\(15) & ((\Mul|Add26A|Result\(15)) # 
-- (\Mul|Add22|Result\(11))))) ) ) ) # ( !\Mul|Add22|Result\(12) & ( \Mul|Add26A|Carry\(16) & ( (!\Mul|Add26A|Carry~5_combout\ & ((!\Mul|Add26B|Carry\(15) & (\Mul|Add22|Result\(11) & \Mul|Add26A|Result\(15))) # (\Mul|Add26B|Carry\(15) & 
-- ((\Mul|Add26A|Result\(15)) # (\Mul|Add22|Result\(11)))))) ) ) ) # ( \Mul|Add22|Result\(12) & ( !\Mul|Add26A|Carry\(16) & ( ((!\Mul|Add26B|Carry\(15) & (\Mul|Add22|Result\(11) & \Mul|Add26A|Result\(15))) # (\Mul|Add26B|Carry\(15) & 
-- ((\Mul|Add26A|Result\(15)) # (\Mul|Add22|Result\(11))))) # (\Mul|Add26A|Carry~5_combout\) ) ) ) # ( !\Mul|Add22|Result\(12) & ( !\Mul|Add26A|Carry\(16) & ( (\Mul|Add26A|Carry~5_combout\ & ((!\Mul|Add26B|Carry\(15) & (\Mul|Add22|Result\(11) & 
-- \Mul|Add26A|Result\(15))) # (\Mul|Add26B|Carry\(15) & ((\Mul|Add26A|Result\(15)) # (\Mul|Add22|Result\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101010101110111111100000010001010101010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry~5_combout\,
	datab => \Mul|Add26B|ALT_INV_Carry\(15),
	datac => \Mul|Add22|ALT_INV_Result\(11),
	datad => \Mul|Add26A|ALT_INV_Result\(15),
	datae => \Mul|Add22|ALT_INV_Result\(12),
	dataf => \Mul|Add26A|ALT_INV_Carry\(16),
	combout => \Mul|Add26B|Carry\(17));

-- Location: LABCELL_X105_Y46_N36
\Mul|Add26B|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(17) = ( \Mul|Add26B|Carry\(17) & ( !\Mul|Add26A|Result\(17) $ (\Mul|Add22|Result\(13)) ) ) # ( !\Mul|Add26B|Carry\(17) & ( !\Mul|Add26A|Result\(17) $ (!\Mul|Add22|Result\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(17),
	datac => \Mul|Add22|ALT_INV_Result\(13),
	dataf => \Mul|Add26B|ALT_INV_Carry\(17),
	combout => \Mul|Add26B|Result\(17));

-- Location: LABCELL_X105_Y45_N15
\Mul|Add32B|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(22) = ( \Mul|Add30|Result\(20) & ( \Mul|Add32B|Carry\(21) & ( !\Mul|Add32A|Result\(22) $ (((\Mul|Add30|Result\(19) & \Mul|Add32A|Result\(21)))) ) ) ) # ( !\Mul|Add30|Result\(20) & ( \Mul|Add32B|Carry\(21) & ( !\Mul|Add32A|Result\(22) $ 
-- (((!\Mul|Add30|Result\(19)) # (!\Mul|Add32A|Result\(21)))) ) ) ) # ( \Mul|Add30|Result\(20) & ( !\Mul|Add32B|Carry\(21) & ( !\Mul|Add32A|Result\(22) $ (((\Mul|Add32A|Result\(21)) # (\Mul|Add30|Result\(19)))) ) ) ) # ( !\Mul|Add30|Result\(20) & ( 
-- !\Mul|Add32B|Carry\(21) & ( !\Mul|Add32A|Result\(22) $ (((!\Mul|Add30|Result\(19) & !\Mul|Add32A|Result\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000100001111000011100011110000111101110000111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(19),
	datab => \Mul|Add32A|ALT_INV_Result\(21),
	datac => \Mul|Add32A|ALT_INV_Result\(22),
	datae => \Mul|Add30|ALT_INV_Result\(20),
	dataf => \Mul|Add32B|ALT_INV_Carry\(21),
	combout => \Mul|Add32B|Result\(22));

-- Location: LABCELL_X105_Y45_N18
\Mul|Add32C|Carry[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(23) = ( \Mul|Add32C|Carry~5_combout\ & ( \Mul|Add32B|Result\(22) & ( (!\Mul|Add26B|Result\(15) & (!\Mul|Add32B|Result\(21) & !\Mul|Add26B|Result\(16))) ) ) ) # ( !\Mul|Add32C|Carry~5_combout\ & ( \Mul|Add32B|Result\(22) & ( 
-- (!\Mul|Add26B|Result\(16) & ((!\Mul|Add26B|Result\(15) & ((!\Mul|Add32C|Carry~4_combout\) # (!\Mul|Add32B|Result\(21)))) # (\Mul|Add26B|Result\(15) & (!\Mul|Add32C|Carry~4_combout\ & !\Mul|Add32B|Result\(21))))) ) ) ) # ( \Mul|Add32C|Carry~5_combout\ & ( 
-- !\Mul|Add32B|Result\(22) & ( (!\Mul|Add26B|Result\(16)) # ((!\Mul|Add26B|Result\(15) & !\Mul|Add32B|Result\(21))) ) ) ) # ( !\Mul|Add32C|Carry~5_combout\ & ( !\Mul|Add32B|Result\(22) & ( (!\Mul|Add26B|Result\(16)) # ((!\Mul|Add26B|Result\(15) & 
-- ((!\Mul|Add32C|Carry~4_combout\) # (!\Mul|Add32B|Result\(21)))) # (\Mul|Add26B|Result\(15) & (!\Mul|Add32C|Carry~4_combout\ & !\Mul|Add32B|Result\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101000111111111010000011101000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(15),
	datab => \Mul|Add32C|ALT_INV_Carry~4_combout\,
	datac => \Mul|Add32B|ALT_INV_Result\(21),
	datad => \Mul|Add26B|ALT_INV_Result\(16),
	datae => \Mul|Add32C|ALT_INV_Carry~5_combout\,
	dataf => \Mul|Add32B|ALT_INV_Result\(22),
	combout => \Mul|Add32C|Carry\(23));

-- Location: LABCELL_X107_Y46_N6
\Mul|FPP0|BPP23|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP23|PartialProduct~0_combout\ = ( \Registers_ALU[22]~input_o\ & ( (\Registers_ALU[32]~input_o\ & (!\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[23]~input_o\))) ) ) # ( !\Registers_ALU[22]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ 
-- (((!\Registers_ALU[32]~input_o\) # (!\Registers_ALU[23]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010110010101100101011000010010000100100001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datac => \ALT_INV_Registers_ALU[23]~input_o\,
	dataf => \ALT_INV_Registers_ALU[22]~input_o\,
	combout => \Mul|FPP0|BPP23|PartialProduct~0_combout\);

-- Location: LABCELL_X107_Y46_N0
\Mul|FPP1|BPP21|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP21|PartialProduct~combout\ = ( \Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (!\Registers_ALU[21]~input_o\ $ (((!\Registers_ALU[35]~input_o\))))) # (\Registers_ALU[33]~input_o\ & (((\Registers_ALU[35]~input_o\) # 
-- (\Registers_ALU[20]~input_o\)))) ) ) # ( !\Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (((!\Registers_ALU[20]~input_o\ & \Registers_ALU[35]~input_o\)))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[21]~input_o\ $ 
-- (((!\Registers_ALU[35]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111100100000100011110010000100111110111010010011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[20]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[34]~input_o\,
	combout => \Mul|FPP1|BPP21|PartialProduct~combout\);

-- Location: LABCELL_X108_Y46_N45
\Mul|Add32A|Carry~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~18_combout\ = ( \Mul|FPP1|BPP21|PartialProduct~combout\ & ( !\Mul|FPP0|BPP23|PartialProduct~0_combout\ ) ) # ( !\Mul|FPP1|BPP21|PartialProduct~combout\ & ( \Mul|FPP0|BPP23|PartialProduct~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Mul|FPP0|BPP23|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP21|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry~18_combout\);

-- Location: LABCELL_X110_Y44_N27
\Mul|FPP3|BPP17|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP17|PartialProduct~combout\ = ( \Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[39]~input_o\ $ (!\Registers_ALU[17]~input_o\)))) # (\Registers_ALU[37]~input_o\ & 
-- ((!\Registers_ALU[39]~input_o\ $ (!\Registers_ALU[17]~input_o\)) # (\Registers_ALU[38]~input_o\))) ) ) # ( !\Registers_ALU[16]~input_o\ & ( !\Registers_ALU[39]~input_o\ $ (((!\Registers_ALU[17]~input_o\) # (!\Registers_ALU[37]~input_o\ $ 
-- (\Registers_ALU[38]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000111001001101100011100100010100011111010001010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[39]~input_o\,
	datac => \ALT_INV_Registers_ALU[17]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[16]~input_o\,
	combout => \Mul|FPP3|BPP17|PartialProduct~combout\);

-- Location: LABCELL_X110_Y44_N33
\Mul|FPP2|BPP19|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP19|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[18]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[19]~input_o\))))) # 
-- (\Registers_ALU[36]~input_o\ & (((!\Registers_ALU[19]~input_o\) # (\Registers_ALU[35]~input_o\)))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (((\Registers_ALU[19]~input_o\ & \Registers_ALU[35]~input_o\)))) # 
-- (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((\Registers_ALU[19]~input_o\))) # (\Registers_ALU[35]~input_o\ & (\Registers_ALU[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100011011000001010001101111011000111101011101100011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[18]~input_o\,
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP19|PartialProduct~combout\);

-- Location: LABCELL_X110_Y44_N57
\Mul|Add30|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(21) = ( \Mul|FPP2|BPP19|PartialProduct~combout\ & ( !\Mul|FPP3|BPP17|PartialProduct~combout\ $ (((!\Mul|FPP3|BPP16|PartialProduct~combout\ & (\Mul|Add30|Carry\(20) & \Mul|FPP2|BPP18|PartialProduct~combout\)) # 
-- (\Mul|FPP3|BPP16|PartialProduct~combout\ & ((\Mul|FPP2|BPP18|PartialProduct~combout\) # (\Mul|Add30|Carry\(20)))))) ) ) # ( !\Mul|FPP2|BPP19|PartialProduct~combout\ & ( !\Mul|FPP3|BPP17|PartialProduct~combout\ $ (((!\Mul|FPP3|BPP16|PartialProduct~combout\ 
-- & ((!\Mul|Add30|Carry\(20)) # (!\Mul|FPP2|BPP18|PartialProduct~combout\))) # (\Mul|FPP3|BPP16|PartialProduct~combout\ & (!\Mul|Add30|Carry\(20) & !\Mul|FPP2|BPP18|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100011101000000101111110100000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP16|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add30|ALT_INV_Carry\(20),
	datac => \Mul|FPP2|BPP18|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP3|BPP17|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP19|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(21));

-- Location: LABCELL_X107_Y46_N54
\Mul|Add32B|Carry~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~11_combout\ = ( \Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( \Mul|Add30|Result\(21) & ( !\Mul|Add32A|Carry~18_combout\ $ ((((\Mul|Add32A|Carry~16_combout\) # (\Mul|Add32A|Carry~17_combout\)) # (\Mul|FPP1|BPP20|PartialProduct~combout\))) 
-- ) ) ) # ( !\Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( \Mul|Add30|Result\(21) & ( !\Mul|Add32A|Carry~18_combout\ $ (((\Mul|FPP1|BPP20|PartialProduct~combout\ & ((\Mul|Add32A|Carry~16_combout\) # (\Mul|Add32A|Carry~17_combout\))))) ) ) ) # ( 
-- \Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( !\Mul|Add30|Result\(21) & ( !\Mul|Add32A|Carry~18_combout\ $ (((!\Mul|FPP1|BPP20|PartialProduct~combout\ & (!\Mul|Add32A|Carry~17_combout\ & !\Mul|Add32A|Carry~16_combout\)))) ) ) ) # ( 
-- !\Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( !\Mul|Add30|Result\(21) & ( !\Mul|Add32A|Carry~18_combout\ $ (((!\Mul|FPP1|BPP20|PartialProduct~combout\) # ((!\Mul|Add32A|Carry~17_combout\ & !\Mul|Add32A|Carry~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001100110011010101010101010101001100110011001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~18_combout\,
	datab => \Mul|FPP1|BPP20|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~17_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~16_combout\,
	datae => \Mul|FPP0|BPP22|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add30|ALT_INV_Result\(21),
	combout => \Mul|Add32B|Carry~11_combout\);

-- Location: LABCELL_X105_Y45_N0
\Mul|Add32B|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(23) = ( \Mul|Add30|Result\(20) & ( \Mul|Add32B|Carry\(21) & ( !\Mul|Add32B|Carry~11_combout\ $ (((!\Mul|Add32A|Result\(22) & ((!\Mul|Add30|Result\(19)) # (!\Mul|Add32A|Result\(21)))))) ) ) ) # ( !\Mul|Add30|Result\(20) & ( 
-- \Mul|Add32B|Carry\(21) & ( !\Mul|Add32B|Carry~11_combout\ $ (((!\Mul|Add32A|Result\(22)) # ((!\Mul|Add30|Result\(19)) # (!\Mul|Add32A|Result\(21))))) ) ) ) # ( \Mul|Add30|Result\(20) & ( !\Mul|Add32B|Carry\(21) & ( !\Mul|Add32B|Carry~11_combout\ $ 
-- (((!\Mul|Add32A|Result\(22) & (!\Mul|Add30|Result\(19) & !\Mul|Add32A|Result\(21))))) ) ) ) # ( !\Mul|Add30|Result\(20) & ( !\Mul|Add32B|Carry\(21) & ( !\Mul|Add32B|Carry~11_combout\ $ (((!\Mul|Add32A|Result\(22)) # ((!\Mul|Add30|Result\(19) & 
-- !\Mul|Add32A|Result\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001100110011010101010101001010101010101100110011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~11_combout\,
	datab => \Mul|Add32A|ALT_INV_Result\(22),
	datac => \Mul|Add30|ALT_INV_Result\(19),
	datad => \Mul|Add32A|ALT_INV_Result\(21),
	datae => \Mul|Add30|ALT_INV_Result\(20),
	dataf => \Mul|Add32B|ALT_INV_Carry\(21),
	combout => \Mul|Add32B|Result\(23));

-- Location: LABCELL_X99_Y45_N3
\Mul|Add32C|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(23) = !\Mul|Add26B|Result\(17) $ (!\Mul|Add32C|Carry\(23) $ (!\Mul|Add32B|Result\(23)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110100110010110011010011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(17),
	datab => \Mul|Add32C|ALT_INV_Carry\(23),
	datad => \Mul|Add32B|ALT_INV_Result\(23),
	combout => \Mul|Add32C|Result\(23));

-- Location: LABCELL_X99_Y45_N12
\Mul|Add18C|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~1_combout\ = ( !\Mul|Add18B|Result\(8) & ( \Registers_ALU[55]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \Mul|Add18B|ALT_INV_Result\(8),
	combout => \Mul|Add18C|Carry~1_combout\);

-- Location: MLABCELL_X101_Y45_N33
\Mul|FPP10|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP3|PartialProduct~combout\ = ( \Registers_ALU[52]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (!\Registers_ALU[3]~input_o\ $ (((!\Registers_ALU[53]~input_o\))))) # (\Registers_ALU[51]~input_o\ & (((\Registers_ALU[53]~input_o\) # 
-- (\Registers_ALU[2]~input_o\)))) ) ) # ( !\Registers_ALU[52]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (((!\Registers_ALU[2]~input_o\ & \Registers_ALU[53]~input_o\)))) # (\Registers_ALU[51]~input_o\ & (!\Registers_ALU[3]~input_o\ $ 
-- (((!\Registers_ALU[53]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111100100000100011110010000100111110111010010011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[3]~input_o\,
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datad => \ALT_INV_Registers_ALU[53]~input_o\,
	dataf => \ALT_INV_Registers_ALU[52]~input_o\,
	combout => \Mul|FPP10|BPP3|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y45_N51
\Mul|Add14|Carry[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry\(5) = ( \Registers_ALU[55]~input_o\ & ( (!\Mul|FPP10|BPP2|PartialProduct~combout\ & (\Mul|Add14|Carry~0_combout\ & ((!\Mul|BD11|Select_M~combout\) # (!\Registers_ALU[0]~input_o\)))) # (\Mul|FPP10|BPP2|PartialProduct~combout\ & 
-- ((!\Mul|BD11|Select_M~combout\) # ((!\Registers_ALU[0]~input_o\) # (\Mul|Add14|Carry~0_combout\)))) ) ) # ( !\Registers_ALU[55]~input_o\ & ( (!\Mul|FPP10|BPP2|PartialProduct~combout\ & (\Mul|BD11|Select_M~combout\ & (\Mul|Add14|Carry~0_combout\ & 
-- \Registers_ALU[0]~input_o\))) # (\Mul|FPP10|BPP2|PartialProduct~combout\ & (((\Mul|BD11|Select_M~combout\ & \Registers_ALU[0]~input_o\)) # (\Mul|Add14|Carry~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000000110001011100111111001010110011111100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD11|ALT_INV_Select_M~combout\,
	datab => \Mul|FPP10|BPP2|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add14|ALT_INV_Carry~0_combout\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[55]~input_o\,
	combout => \Mul|Add14|Carry\(5));

-- Location: LABCELL_X98_Y45_N42
\Mul|FPP11|BPP1|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP1|PartialProduct~combout\ = ( \Registers_ALU[1]~input_o\ & ( (!\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[55]~input_o\ & (\Registers_ALU[54]~input_o\)) # (\Registers_ALU[55]~input_o\ & (!\Registers_ALU[54]~input_o\ & 
-- !\Registers_ALU[0]~input_o\)))) # (\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[55]~input_o\ & ((!\Registers_ALU[54]~input_o\) # (\Registers_ALU[0]~input_o\))) # (\Registers_ALU[55]~input_o\ & (\Registers_ALU[54]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[1]~input_o\ & ( (!\Registers_ALU[53]~input_o\ & (\Registers_ALU[55]~input_o\ & ((!\Registers_ALU[0]~input_o\) # (\Registers_ALU[54]~input_o\)))) # (\Registers_ALU[53]~input_o\ & (((\Registers_ALU[54]~input_o\ & \Registers_ALU[0]~input_o\)) 
-- # (\Registers_ALU[55]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010111001100110001011101101001010011010110100101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[53]~input_o\,
	datab => \ALT_INV_Registers_ALU[55]~input_o\,
	datac => \ALT_INV_Registers_ALU[54]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|FPP11|BPP1|PartialProduct~combout\);

-- Location: LABCELL_X98_Y45_N45
\Mul|Add14|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(5) = ( \Mul|FPP11|BPP1|PartialProduct~combout\ & ( !\Mul|FPP10|BPP3|PartialProduct~combout\ $ (\Mul|Add14|Carry\(5)) ) ) # ( !\Mul|FPP11|BPP1|PartialProduct~combout\ & ( !\Mul|FPP10|BPP3|PartialProduct~combout\ $ (!\Mul|Add14|Carry\(5)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP10|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add14|ALT_INV_Carry\(5),
	dataf => \Mul|FPP11|BPP1|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Result\(5));

-- Location: MLABCELL_X101_Y45_N57
\Mul|Add18B|Carry[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry\(9) = ( \Mul|Add14|Result\(4) & ( (\Mul|Add18A|Result\(8) & ((!\Mul|Add18B|Carry\(7) & (\Mul|Add14|Result\(3) & \Mul|Add18A|Result\(7))) # (\Mul|Add18B|Carry\(7) & ((\Mul|Add18A|Result\(7)) # (\Mul|Add14|Result\(3)))))) ) ) # ( 
-- !\Mul|Add14|Result\(4) & ( ((!\Mul|Add18B|Carry\(7) & (\Mul|Add14|Result\(3) & \Mul|Add18A|Result\(7))) # (\Mul|Add18B|Carry\(7) & ((\Mul|Add18A|Result\(7)) # (\Mul|Add14|Result\(3))))) # (\Mul|Add18A|Result\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011101111111001101110111111100000001000100110000000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Carry\(7),
	datab => \Mul|Add18A|ALT_INV_Result\(8),
	datac => \Mul|Add14|ALT_INV_Result\(3),
	datad => \Mul|Add18A|ALT_INV_Result\(7),
	dataf => \Mul|Add14|ALT_INV_Result\(4),
	combout => \Mul|Add18B|Carry\(9));

-- Location: MLABCELL_X101_Y45_N36
\Mul|Add18A|Carry[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(9) = ( \Mul|FPP8|BPP6|PartialProduct~combout\ & ( (\Mul|FPP9|BPP4|PartialProduct~combout\) # (\Mul|Add18A|Carry\(8)) ) ) # ( !\Mul|FPP8|BPP6|PartialProduct~combout\ & ( (\Mul|Add18A|Carry\(8) & \Mul|FPP9|BPP4|PartialProduct~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry\(8),
	datab => \Mul|FPP9|BPP4|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP8|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry\(9));

-- Location: LABCELL_X100_Y45_N51
\Mul|FPP9|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP5|PartialProduct~combout\ = ( \Registers_ALU[49]~input_o\ & ( (!\Registers_ALU[50]~input_o\ & (!\Registers_ALU[51]~input_o\ $ ((!\Registers_ALU[5]~input_o\)))) # (\Registers_ALU[50]~input_o\ & (((\Registers_ALU[4]~input_o\)) # 
-- (\Registers_ALU[51]~input_o\))) ) ) # ( !\Registers_ALU[49]~input_o\ & ( (!\Registers_ALU[50]~input_o\ & (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[4]~input_o\)))) # (\Registers_ALU[50]~input_o\ & (!\Registers_ALU[51]~input_o\ $ 
-- ((!\Registers_ALU[5]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010010010101100001001001011001011110110101100101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[50]~input_o\,
	datac => \ALT_INV_Registers_ALU[5]~input_o\,
	datad => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => \ALT_INV_Registers_ALU[49]~input_o\,
	combout => \Mul|FPP9|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N42
\Mul|FPP8|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP7|PartialProduct~combout\ = ( \Registers_ALU[7]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[48]~input_o\ & ((\Registers_ALU[47]~input_o\))) # (\Registers_ALU[48]~input_o\ & ((!\Registers_ALU[47]~input_o\) # 
-- (\Registers_ALU[6]~input_o\))))) # (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[48]~input_o\ & (!\Registers_ALU[6]~input_o\ & !\Registers_ALU[47]~input_o\)) # (\Registers_ALU[48]~input_o\ & ((\Registers_ALU[47]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[7]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[48]~input_o\ & (\Registers_ALU[6]~input_o\ & \Registers_ALU[47]~input_o\))) # (\Registers_ALU[49]~input_o\ & (((!\Registers_ALU[6]~input_o\) # (\Registers_ALU[47]~input_o\)) # 
-- (\Registers_ALU[48]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010111010100010101011101100010100110110110001010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[48]~input_o\,
	datac => \ALT_INV_Registers_ALU[6]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[7]~input_o\,
	combout => \Mul|FPP8|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N45
\Mul|Add18A|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(9) = ( \Mul|FPP8|BPP7|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(9) $ (\Mul|FPP9|BPP5|PartialProduct~combout\) ) ) # ( !\Mul|FPP8|BPP7|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(9) $ (!\Mul|FPP9|BPP5|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add18A|ALT_INV_Carry\(9),
	datad => \Mul|FPP9|BPP5|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP8|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Result\(9));

-- Location: LABCELL_X99_Y45_N33
\Mul|Add18B|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(9) = ( \Mul|Add18A|Result\(9) & ( !\Mul|Add14|Result\(5) $ (\Mul|Add18B|Carry\(9)) ) ) # ( !\Mul|Add18A|Result\(9) & ( !\Mul|Add14|Result\(5) $ (!\Mul|Add18B|Carry\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|ALT_INV_Result\(5),
	datac => \Mul|Add18B|ALT_INV_Carry\(9),
	dataf => \Mul|Add18A|ALT_INV_Result\(9),
	combout => \Mul|Add18B|Result\(9));

-- Location: LABCELL_X99_Y45_N57
\Mul|Add18C|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Result\(9) = ( \Mul|Add18B|Result\(9) & ( !\Mul|Add18C|Carry~1_combout\ ) ) # ( !\Mul|Add18B|Result\(9) & ( \Mul|Add18C|Carry~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add18C|ALT_INV_Carry~1_combout\,
	dataf => \Mul|Add18B|ALT_INV_Result\(9),
	combout => \Mul|Add18C|Result\(9));

-- Location: LABCELL_X105_Y45_N30
\Mul|Add32D|Carry[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry\(23) = ( \Mul|Add32D|Carry\(21) & ( \Mul|Add18C|Carry~0_combout\ & ( (!\Mul|Add18B|Result\(7) & (\Mul|Add32C|Result\(21) & (!\Mul|Add32C|Carry\(22) $ (\Mul|Add32C|Carry~6_combout\)))) # (\Mul|Add18B|Result\(7) & (!\Mul|Add32C|Carry\(22) 
-- $ ((\Mul|Add32C|Carry~6_combout\)))) ) ) ) # ( !\Mul|Add32D|Carry\(21) & ( \Mul|Add18C|Carry~0_combout\ & ( (\Mul|Add18B|Result\(7) & (\Mul|Add32C|Result\(21) & (!\Mul|Add32C|Carry\(22) $ (\Mul|Add32C|Carry~6_combout\)))) ) ) ) # ( \Mul|Add32D|Carry\(21) 
-- & ( !\Mul|Add18C|Carry~0_combout\ & ( ((!\Mul|Add32C|Carry\(22) $ (\Mul|Add32C|Carry~6_combout\)) # (\Mul|Add32C|Result\(21))) # (\Mul|Add18B|Result\(7)) ) ) ) # ( !\Mul|Add32D|Carry\(21) & ( !\Mul|Add18C|Carry~0_combout\ & ( (!\Mul|Add18B|Result\(7) & 
-- (!\Mul|Add32C|Carry\(22) $ ((\Mul|Add32C|Carry~6_combout\)))) # (\Mul|Add18B|Result\(7) & ((!\Mul|Add32C|Carry\(22) $ (\Mul|Add32C|Carry~6_combout\)) # (\Mul|Add32C|Result\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111010111110101111111111100000000010000010100000111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(7),
	datab => \Mul|Add32C|ALT_INV_Carry\(22),
	datac => \Mul|Add32C|ALT_INV_Carry~6_combout\,
	datad => \Mul|Add32C|ALT_INV_Result\(21),
	datae => \Mul|Add32D|ALT_INV_Carry\(21),
	dataf => \Mul|Add18C|ALT_INV_Carry~0_combout\,
	combout => \Mul|Add32D|Carry\(23));

-- Location: LABCELL_X99_Y45_N54
\Mul|Add32D|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(23) = !\Mul|Add32C|Result\(23) $ (!\Mul|Add18C|Result\(9) $ (\Mul|Add32D|Carry\(23)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Result\(23),
	datab => \Mul|Add18C|ALT_INV_Result\(9),
	datac => \Mul|Add32D|ALT_INV_Carry\(23),
	combout => \Mul|Add32D|Result\(23));

-- Location: LABCELL_X38_Y45_N9
\LS|D23~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D23~feeder_combout\ = LSRDataIn(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_LSRDataIn(23),
	combout => \LS|D23~feeder_combout\);

-- Location: FF_X38_Y45_N11
\LS|D23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D23~feeder_combout\,
	asdata => \LS|D22~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D23~q\);

-- Location: LABCELL_X38_Y45_N6
\ALU_Registers[23]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]~18_combout\ = ( !\LSR|D23~q\ & ( (!\LS|D23~q\ & !\ASR|D23~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LS|ALT_INV_D23~q\,
	datac => \ASR|ALT_INV_D23~q\,
	dataf => \LSR|ALT_INV_D23~q\,
	combout => \ALU_Registers[23]~18_combout\);

-- Location: LABCELL_X38_Y45_N45
\ALU_Registers[23]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]~19_combout\ = ( \ALU_Registers[23]~18_combout\ & ( (!\Control_ALU[31]~input_o\ & (!\Control_ALU[23]~input_o\ & (\ALU_Registers[23]~81_combout\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(23))))) ) ) # ( 
-- !\ALU_Registers[23]~18_combout\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[23]~81_combout\)) # (\Control_ALU[23]~input_o\))) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100001111011101110000111100100010000011110010001000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[23]~input_o\,
	datab => \ALT_INV_ALU_Registers[23]~81_combout\,
	datac => \Mul|Add32D|ALT_INV_Result\(23),
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	dataf => \ALT_INV_ALU_Registers[23]~18_combout\,
	combout => \ALU_Registers[23]~19_combout\);

-- Location: LABCELL_X38_Y45_N42
\ALU_Registers[23]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]$latch~combout\ = ( \ALU_Registers[23]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[23]~19_combout\) ) ) # ( !\ALU_Registers[23]$latch~combout\ & ( (\ALU_Registers[31]~3_combout\ & \ALU_Registers[23]~19_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[31]~3_combout\,
	datad => \ALT_INV_ALU_Registers[23]~19_combout\,
	dataf => \ALT_INV_ALU_Registers[23]$latch~combout\,
	combout => \ALU_Registers[23]$latch~combout\);

-- Location: LABCELL_X99_Y45_N0
\Mul|Add32C|Carry[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(24) = (!\Mul|Add26B|Result\(17) & (!\Mul|Add32C|Carry\(23) & \Mul|Add32B|Result\(23))) # (\Mul|Add26B|Result\(17) & ((!\Mul|Add32C|Carry\(23)) # (\Mul|Add32B|Result\(23))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101001101010011010100110101001101010011010100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(17),
	datab => \Mul|Add32C|ALT_INV_Carry\(23),
	datac => \Mul|Add32B|ALT_INV_Result\(23),
	combout => \Mul|Add32C|Carry\(24));

-- Location: LABCELL_X105_Y45_N6
\Mul|Add32B|Carry~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~13_combout\ = ( \Mul|Add30|Result\(20) & ( \Mul|Add32B|Carry\(21) & ( (\Mul|Add32B|Carry~11_combout\ & (((\Mul|Add30|Result\(19) & \Mul|Add32A|Result\(21))) # (\Mul|Add32A|Result\(22)))) ) ) ) # ( !\Mul|Add30|Result\(20) & ( 
-- \Mul|Add32B|Carry\(21) & ( (\Mul|Add32B|Carry~11_combout\ & (\Mul|Add32A|Result\(22) & (\Mul|Add30|Result\(19) & \Mul|Add32A|Result\(21)))) ) ) ) # ( \Mul|Add30|Result\(20) & ( !\Mul|Add32B|Carry\(21) & ( (\Mul|Add32B|Carry~11_combout\ & 
-- (((\Mul|Add32A|Result\(21)) # (\Mul|Add30|Result\(19))) # (\Mul|Add32A|Result\(22)))) ) ) ) # ( !\Mul|Add30|Result\(20) & ( !\Mul|Add32B|Carry\(21) & ( (\Mul|Add32B|Carry~11_combout\ & (\Mul|Add32A|Result\(22) & ((\Mul|Add32A|Result\(21)) # 
-- (\Mul|Add30|Result\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000101010101010100000000000000010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~11_combout\,
	datab => \Mul|Add32A|ALT_INV_Result\(22),
	datac => \Mul|Add30|ALT_INV_Result\(19),
	datad => \Mul|Add32A|ALT_INV_Result\(21),
	datae => \Mul|Add30|ALT_INV_Result\(20),
	dataf => \Mul|Add32B|ALT_INV_Carry\(21),
	combout => \Mul|Add32B|Carry~13_combout\);

-- Location: LABCELL_X107_Y46_N48
\Mul|Add32B|Carry~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~12_combout\ = ( \Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( \Mul|Add30|Result\(21) & ( !\Mul|Add32A|Carry~18_combout\ $ (((!\Mul|FPP1|BPP20|PartialProduct~combout\ & (!\Mul|Add32A|Carry~17_combout\ & !\Mul|Add32A|Carry~16_combout\)))) 
-- ) ) ) # ( !\Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( \Mul|Add30|Result\(21) & ( !\Mul|Add32A|Carry~18_combout\ $ (((!\Mul|FPP1|BPP20|PartialProduct~combout\) # ((!\Mul|Add32A|Carry~17_combout\ & !\Mul|Add32A|Carry~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010110011001100110101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~18_combout\,
	datab => \Mul|FPP1|BPP20|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~17_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~16_combout\,
	datae => \Mul|FPP0|BPP22|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add30|ALT_INV_Result\(21),
	combout => \Mul|Add32B|Carry~12_combout\);

-- Location: LABCELL_X110_Y44_N36
\Mul|Add30|Carry[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(22) = ( \Mul|FPP3|BPP17|PartialProduct~combout\ & ( \Mul|Add30|Carry\(20) & ( ((\Mul|FPP2|BPP19|PartialProduct~combout\) # (\Mul|FPP2|BPP18|PartialProduct~combout\)) # (\Mul|FPP3|BPP16|PartialProduct~combout\) ) ) ) # ( 
-- !\Mul|FPP3|BPP17|PartialProduct~combout\ & ( \Mul|Add30|Carry\(20) & ( (\Mul|FPP2|BPP19|PartialProduct~combout\ & ((\Mul|FPP2|BPP18|PartialProduct~combout\) # (\Mul|FPP3|BPP16|PartialProduct~combout\))) ) ) ) # ( \Mul|FPP3|BPP17|PartialProduct~combout\ & 
-- ( !\Mul|Add30|Carry\(20) & ( ((\Mul|FPP3|BPP16|PartialProduct~combout\ & \Mul|FPP2|BPP18|PartialProduct~combout\)) # (\Mul|FPP2|BPP19|PartialProduct~combout\) ) ) ) # ( !\Mul|FPP3|BPP17|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(20) & ( 
-- (\Mul|FPP3|BPP16|PartialProduct~combout\ & (\Mul|FPP2|BPP18|PartialProduct~combout\ & \Mul|FPP2|BPP19|PartialProduct~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000111110001111100000111000001110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP16|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP18|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP2|BPP19|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP3|BPP17|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry\(20),
	combout => \Mul|Add30|Carry\(22));

-- Location: LABCELL_X108_Y44_N12
\Mul|FPP2|BPP20|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP20|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[19]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[20]~input_o\))))) # 
-- (\Registers_ALU[36]~input_o\ & (((!\Registers_ALU[20]~input_o\)) # (\Registers_ALU[35]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (\Registers_ALU[35]~input_o\ & ((\Registers_ALU[20]~input_o\)))) # 
-- (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((\Registers_ALU[20]~input_o\))) # (\Registers_ALU[35]~input_o\ & (\Registers_ALU[19]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100111000000010110011111110111100100011111011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	datad => \ALT_INV_Registers_ALU[20]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP20|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N54
\Mul|FPP3|BPP18|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP18|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[17]~input_o\))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[18]~input_o\)))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[18]~input_o\) # ((\Registers_ALU[38]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[18]~input_o\ & ((\Registers_ALU[38]~input_o\)))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & (\Registers_ALU[18]~input_o\)) # (\Registers_ALU[38]~input_o\ & ((\Registers_ALU[17]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000111000100010100011111100010101110111110001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[18]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[17]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP18|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N24
\Mul|Add30|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(22) = !\Mul|Add30|Carry\(22) $ (!\Mul|FPP2|BPP20|PartialProduct~combout\ $ (\Mul|FPP3|BPP18|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry\(22),
	datab => \Mul|FPP2|BPP20|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP18|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(22));

-- Location: LABCELL_X107_Y46_N30
\Mul|Add32A|Carry[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry\(24) = ( \Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( \Mul|FPP0|BPP23|PartialProduct~0_combout\ & ( (!\Mul|FPP1|BPP21|PartialProduct~combout\ & (!\Mul|Add32A|Carry~16_combout\ & (!\Mul|Add32A|Carry~17_combout\ & 
-- !\Mul|FPP1|BPP20|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( \Mul|FPP0|BPP23|PartialProduct~0_combout\ & ( (!\Mul|FPP1|BPP21|PartialProduct~combout\ & ((!\Mul|FPP1|BPP20|PartialProduct~combout\) # 
-- ((!\Mul|Add32A|Carry~16_combout\ & !\Mul|Add32A|Carry~17_combout\)))) ) ) ) # ( \Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( !\Mul|FPP0|BPP23|PartialProduct~0_combout\ & ( (!\Mul|FPP1|BPP21|PartialProduct~combout\) # ((!\Mul|Add32A|Carry~16_combout\ & 
-- (!\Mul|Add32A|Carry~17_combout\ & !\Mul|FPP1|BPP20|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP0|BPP22|PartialProduct~0_combout\ & ( !\Mul|FPP0|BPP23|PartialProduct~0_combout\ & ( (!\Mul|FPP1|BPP21|PartialProduct~combout\) # 
-- ((!\Mul|FPP1|BPP20|PartialProduct~combout\) # ((!\Mul|Add32A|Carry~16_combout\ & !\Mul|Add32A|Carry~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101010111010101010101010101010100000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP21|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add32A|ALT_INV_Carry~16_combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~17_combout\,
	datad => \Mul|FPP1|BPP20|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP0|BPP22|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP0|BPP23|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry\(24));

-- Location: LABCELL_X104_Y44_N18
\Mul|FPP0|BPP24|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP24|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( \Registers_ALU[33]~input_o\ & ( !\Registers_ALU[24]~input_o\ ) ) ) # ( !\Registers_ALU[32]~input_o\ & ( \Registers_ALU[33]~input_o\ & ( !\Registers_ALU[23]~input_o\ ) ) ) # ( 
-- \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ & ( \Registers_ALU[24]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[23]~input_o\,
	datae => \ALT_INV_Registers_ALU[32]~input_o\,
	dataf => \ALT_INV_Registers_ALU[33]~input_o\,
	combout => \Mul|FPP0|BPP24|PartialProduct~0_combout\);

-- Location: LABCELL_X104_Y44_N51
\Mul|FPP1|BPP22|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP22|PartialProduct~combout\ = ( \Registers_ALU[22]~input_o\ & ( \Registers_ALU[33]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\))) # (\Registers_ALU[34]~input_o\ & ((\Registers_ALU[35]~input_o\) # 
-- (\Registers_ALU[21]~input_o\))) ) ) ) # ( !\Registers_ALU[22]~input_o\ & ( \Registers_ALU[33]~input_o\ & ( ((\Registers_ALU[21]~input_o\ & \Registers_ALU[34]~input_o\)) # (\Registers_ALU[35]~input_o\) ) ) ) # ( \Registers_ALU[22]~input_o\ & ( 
-- !\Registers_ALU[33]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (!\Registers_ALU[21]~input_o\ & \Registers_ALU[35]~input_o\)) # (\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[35]~input_o\))) ) ) ) # ( !\Registers_ALU[22]~input_o\ & ( 
-- !\Registers_ALU[33]~input_o\ & ( (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[21]~input_o\) # (\Registers_ALU[34]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011001100111000100000010001111111111101110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[21]~input_o\,
	datab => \ALT_INV_Registers_ALU[34]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	datae => \ALT_INV_Registers_ALU[22]~input_o\,
	dataf => \ALT_INV_Registers_ALU[33]~input_o\,
	combout => \Mul|FPP1|BPP22|PartialProduct~combout\);

-- Location: LABCELL_X105_Y44_N51
\Mul|Add32A|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(24) = ( \Mul|FPP1|BPP22|PartialProduct~combout\ & ( !\Mul|Add32A|Carry\(24) $ (!\Mul|FPP0|BPP24|PartialProduct~0_combout\) ) ) # ( !\Mul|FPP1|BPP22|PartialProduct~combout\ & ( !\Mul|Add32A|Carry\(24) $ 
-- (\Mul|FPP0|BPP24|PartialProduct~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100101100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry\(24),
	datab => \Mul|FPP0|BPP24|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP22|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(24));

-- Location: LABCELL_X104_Y46_N48
\Mul|FPP7|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP10|PartialProduct~combout\ = ( \Registers_ALU[9]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[10]~input_o\ $ (!\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[45]~input_o\ & 
-- ((!\Registers_ALU[10]~input_o\ $ (!\Registers_ALU[47]~input_o\)) # (\Registers_ALU[46]~input_o\))) ) ) # ( !\Registers_ALU[9]~input_o\ & ( !\Registers_ALU[47]~input_o\ $ (((!\Registers_ALU[10]~input_o\) # (!\Registers_ALU[45]~input_o\ $ 
-- (\Registers_ALU[46]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001001011000111100100101100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[10]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[47]~input_o\,
	datad => \ALT_INV_Registers_ALU[46]~input_o\,
	dataf => \ALT_INV_Registers_ALU[9]~input_o\,
	combout => \Mul|FPP7|BPP10|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N42
\Mul|FPP6|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP12|PartialProduct~combout\ = ( \Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[45]~input_o\ & ((\Registers_ALU[43]~input_o\))) # (\Registers_ALU[45]~input_o\ & (!\Registers_ALU[11]~input_o\ & 
-- !\Registers_ALU[43]~input_o\)))) # (\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[43]~input_o\) # (\Registers_ALU[11]~input_o\))) # (\Registers_ALU[45]~input_o\ & ((\Registers_ALU[43]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[11]~input_o\) # (\Registers_ALU[43]~input_o\)))) # (\Registers_ALU[44]~input_o\ & (((\Registers_ALU[11]~input_o\ & 
-- \Registers_ALU[43]~input_o\)) # (\Registers_ALU[45]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110111001100010011011101100100100111010110010010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[44]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[11]~input_o\,
	datad => \ALT_INV_Registers_ALU[43]~input_o\,
	dataf => \ALT_INV_Registers_ALU[12]~input_o\,
	combout => \Mul|FPP6|BPP12|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N24
\Mul|Add22|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(14) = ( \Mul|Add22|Carry\(13) & ( !\Mul|FPP7|BPP10|PartialProduct~combout\ $ (!\Mul|FPP6|BPP12|PartialProduct~combout\ $ (((\Mul|FPP7|BPP9|PartialProduct~combout\) # (\Mul|FPP6|BPP11|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|Add22|Carry\(13) & ( !\Mul|FPP7|BPP10|PartialProduct~combout\ $ (!\Mul|FPP6|BPP12|PartialProduct~combout\ $ (((\Mul|FPP6|BPP11|PartialProduct~combout\ & \Mul|FPP7|BPP9|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001000111101110000101111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP11|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP7|BPP9|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP7|BPP10|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP6|BPP12|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add22|ALT_INV_Carry\(13),
	combout => \Mul|Add22|Result\(14));

-- Location: LABCELL_X105_Y46_N18
\Mul|Add26A|Carry[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(18) = ( \Mul|Add26A|Carry\(16) & ( (!\Mul|FPP4|BPP15|PartialProduct~combout\ & (\Mul|FPP5|BPP13|PartialProduct~combout\ & ((\Mul|FPP4|BPP14|PartialProduct~combout\) # (\Mul|FPP5|BPP12|PartialProduct~combout\)))) # 
-- (\Mul|FPP4|BPP15|PartialProduct~combout\ & (((\Mul|FPP5|BPP13|PartialProduct~combout\) # (\Mul|FPP4|BPP14|PartialProduct~combout\)) # (\Mul|FPP5|BPP12|PartialProduct~combout\))) ) ) # ( !\Mul|Add26A|Carry\(16) & ( (!\Mul|FPP4|BPP15|PartialProduct~combout\ 
-- & (\Mul|FPP5|BPP12|PartialProduct~combout\ & (\Mul|FPP4|BPP14|PartialProduct~combout\ & \Mul|FPP5|BPP13|PartialProduct~combout\))) # (\Mul|FPP4|BPP15|PartialProduct~combout\ & (((\Mul|FPP5|BPP12|PartialProduct~combout\ & 
-- \Mul|FPP4|BPP14|PartialProduct~combout\)) # (\Mul|FPP5|BPP13|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111100000111011111110000011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP12|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP4|BPP14|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP4|BPP15|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP5|BPP13|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(16),
	combout => \Mul|Add26A|Carry\(18));

-- Location: MLABCELL_X101_Y46_N6
\Mul|FPP4|BPP16|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP16|PartialProduct~combout\ = ( \Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[41]~input_o\ & ((\Registers_ALU[40]~input_o\))) # (\Registers_ALU[41]~input_o\ & (!\Registers_ALU[15]~input_o\ & 
-- !\Registers_ALU[40]~input_o\)))) # (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[40]~input_o\) # (\Registers_ALU[15]~input_o\))) # (\Registers_ALU[41]~input_o\ & ((\Registers_ALU[40]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[15]~input_o\) # (\Registers_ALU[40]~input_o\)))) # (\Registers_ALU[39]~input_o\ & (((\Registers_ALU[15]~input_o\ & 
-- \Registers_ALU[40]~input_o\)) # (\Registers_ALU[41]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110111001100010011011101100100100111010110010010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[15]~input_o\,
	datad => \ALT_INV_Registers_ALU[40]~input_o\,
	dataf => \ALT_INV_Registers_ALU[16]~input_o\,
	combout => \Mul|FPP4|BPP16|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N0
\Mul|FPP5|BPP14|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP14|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[13]~input_o\))) # (\Registers_ALU[42]~input_o\ & (!\Registers_ALU[14]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[14]~input_o\) # ((\Registers_ALU[42]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (\Registers_ALU[14]~input_o\ & ((\Registers_ALU[42]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & (\Registers_ALU[14]~input_o\)) # (\Registers_ALU[42]~input_o\ & ((\Registers_ALU[13]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000111000100010100011111100010101110111110001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[14]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	datad => \ALT_INV_Registers_ALU[42]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP14|PartialProduct~combout\);

-- Location: LABCELL_X102_Y46_N3
\Mul|Add26A|Carry~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~6_combout\ = ( !\Mul|FPP4|BPP16|PartialProduct~combout\ & ( \Mul|FPP5|BPP14|PartialProduct~combout\ ) ) # ( \Mul|FPP4|BPP16|PartialProduct~combout\ & ( !\Mul|FPP5|BPP14|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Mul|FPP4|BPP16|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP14|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry~6_combout\);

-- Location: LABCELL_X105_Y46_N30
\Mul|Add26B|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(18) = ( \Mul|Add26A|Carry~6_combout\ & ( \Mul|Add22|Result\(13) & ( !\Mul|Add22|Result\(14) $ (!\Mul|Add26A|Carry\(18) $ (((!\Mul|Add26A|Result\(17) & !\Mul|Add26B|Carry\(17))))) ) ) ) # ( !\Mul|Add26A|Carry~6_combout\ & ( 
-- \Mul|Add22|Result\(13) & ( !\Mul|Add22|Result\(14) $ (!\Mul|Add26A|Carry\(18) $ (((\Mul|Add26B|Carry\(17)) # (\Mul|Add26A|Result\(17))))) ) ) ) # ( \Mul|Add26A|Carry~6_combout\ & ( !\Mul|Add22|Result\(13) & ( !\Mul|Add22|Result\(14) $ 
-- (!\Mul|Add26A|Carry\(18) $ (((!\Mul|Add26A|Result\(17)) # (!\Mul|Add26B|Carry\(17))))) ) ) ) # ( !\Mul|Add26A|Carry~6_combout\ & ( !\Mul|Add22|Result\(13) & ( !\Mul|Add22|Result\(14) $ (!\Mul|Add26A|Carry\(18) $ (((\Mul|Add26A|Result\(17) & 
-- \Mul|Add26B|Carry\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001110000111001011001101001110000111001011000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(17),
	datab => \Mul|Add22|ALT_INV_Result\(14),
	datac => \Mul|Add26A|ALT_INV_Carry\(18),
	datad => \Mul|Add26B|ALT_INV_Carry\(17),
	datae => \Mul|Add26A|ALT_INV_Carry~6_combout\,
	dataf => \Mul|Add22|ALT_INV_Result\(13),
	combout => \Mul|Add26B|Result\(18));

-- Location: LABCELL_X105_Y44_N33
\Mul|Add32C|Carry~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~7_combout\ = ( \Mul|Add26B|Result\(18) & ( !\Mul|Add30|Result\(22) $ (!\Mul|Add32A|Result\(24) $ (((!\Mul|Add32B|Carry~13_combout\ & !\Mul|Add32B|Carry~12_combout\)))) ) ) # ( !\Mul|Add26B|Result\(18) & ( !\Mul|Add30|Result\(22) $ 
-- (!\Mul|Add32A|Result\(24) $ (((\Mul|Add32B|Carry~12_combout\) # (\Mul|Add32B|Carry~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100010000111011110001000011110000111011110001000011101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~13_combout\,
	datab => \Mul|Add32B|ALT_INV_Carry~12_combout\,
	datac => \Mul|Add30|ALT_INV_Result\(22),
	datad => \Mul|Add32A|ALT_INV_Result\(24),
	dataf => \Mul|Add26B|ALT_INV_Result\(18),
	combout => \Mul|Add32C|Carry~7_combout\);

-- Location: LABCELL_X99_Y45_N36
\Mul|Add18B|Carry[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry\(10) = ( \Mul|Add14|Result\(5) & ( (\Mul|Add18B|Carry\(9)) # (\Mul|Add18A|Result\(9)) ) ) # ( !\Mul|Add14|Result\(5) & ( (\Mul|Add18A|Result\(9) & \Mul|Add18B|Carry\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add18A|ALT_INV_Result\(9),
	datad => \Mul|Add18B|ALT_INV_Carry\(9),
	dataf => \Mul|Add14|ALT_INV_Result\(5),
	combout => \Mul|Add18B|Carry\(10));

-- Location: LABCELL_X98_Y45_N9
\Mul|FPP10|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP4|PartialProduct~combout\ = ( \Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[52]~input_o\ & ((!\Registers_ALU[3]~input_o\))) # (\Registers_ALU[52]~input_o\ & (!\Registers_ALU[4]~input_o\)))) # 
-- (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[4]~input_o\) # ((\Registers_ALU[52]~input_o\)))) ) ) # ( !\Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (\Registers_ALU[4]~input_o\ & ((\Registers_ALU[52]~input_o\)))) # 
-- (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[52]~input_o\ & (\Registers_ALU[4]~input_o\)) # (\Registers_ALU[52]~input_o\ & ((\Registers_ALU[3]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000111000100010100011111100010101110111110001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[4]~input_o\,
	datab => \ALT_INV_Registers_ALU[51]~input_o\,
	datac => \ALT_INV_Registers_ALU[3]~input_o\,
	datad => \ALT_INV_Registers_ALU[52]~input_o\,
	dataf => \ALT_INV_Registers_ALU[53]~input_o\,
	combout => \Mul|FPP10|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X98_Y45_N36
\Mul|FPP11|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP2|PartialProduct~combout\ = ( \Registers_ALU[1]~input_o\ & ( (!\Registers_ALU[53]~input_o\ & (\Registers_ALU[54]~input_o\ & (!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[55]~input_o\)))) # (\Registers_ALU[53]~input_o\ & 
-- ((!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[55]~input_o\)) # (\Registers_ALU[54]~input_o\))) ) ) # ( !\Registers_ALU[1]~input_o\ & ( !\Registers_ALU[55]~input_o\ $ (((!\Registers_ALU[2]~input_o\) # (!\Registers_ALU[53]~input_o\ $ 
-- (\Registers_ALU[54]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011101101000100101110110100010111010011010001011101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[53]~input_o\,
	datab => \ALT_INV_Registers_ALU[2]~input_o\,
	datac => \ALT_INV_Registers_ALU[54]~input_o\,
	datad => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|FPP11|BPP2|PartialProduct~combout\);

-- Location: LABCELL_X98_Y45_N39
\Mul|Add14|Carry[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry\(6) = ( \Mul|FPP11|BPP1|PartialProduct~combout\ & ( (\Mul|Add14|Carry\(5)) # (\Mul|FPP10|BPP3|PartialProduct~combout\) ) ) # ( !\Mul|FPP11|BPP1|PartialProduct~combout\ & ( (\Mul|FPP10|BPP3|PartialProduct~combout\ & \Mul|Add14|Carry\(5)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP10|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add14|ALT_INV_Carry\(5),
	dataf => \Mul|FPP11|BPP1|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Carry\(6));

-- Location: LABCELL_X98_Y45_N3
\Mul|Add14|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(6) = ( \Mul|Add14|Carry\(6) & ( !\Mul|FPP10|BPP4|PartialProduct~combout\ $ (\Mul|FPP11|BPP2|PartialProduct~combout\) ) ) # ( !\Mul|Add14|Carry\(6) & ( !\Mul|FPP10|BPP4|PartialProduct~combout\ $ (!\Mul|FPP11|BPP2|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP10|BPP4|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP11|BPP2|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add14|ALT_INV_Carry\(6),
	combout => \Mul|Add14|Result\(6));

-- Location: MLABCELL_X101_Y45_N12
\Mul|Add18A|Carry[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(10) = ( \Mul|FPP9|BPP5|PartialProduct~combout\ & ( (\Mul|FPP8|BPP7|PartialProduct~combout\) # (\Mul|Add18A|Carry\(9)) ) ) # ( !\Mul|FPP9|BPP5|PartialProduct~combout\ & ( (\Mul|Add18A|Carry\(9) & \Mul|FPP8|BPP7|PartialProduct~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add18A|ALT_INV_Carry\(9),
	datad => \Mul|FPP8|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP9|BPP5|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry\(10));

-- Location: LABCELL_X100_Y45_N6
\Mul|FPP8|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP8|PartialProduct~combout\ = ( \Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ ((!\Registers_ALU[8]~input_o\)))) # (\Registers_ALU[47]~input_o\ & (((\Registers_ALU[7]~input_o\)) # 
-- (\Registers_ALU[49]~input_o\))) ) ) # ( !\Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[7]~input_o\)))) # (\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ 
-- ((!\Registers_ALU[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001100110010100000110011001100110010111110110011001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[8]~input_o\,
	datac => \ALT_INV_Registers_ALU[7]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N15
\Mul|FPP9|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP6|PartialProduct~combout\ = ( \Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[50]~input_o\ & (!\Registers_ALU[6]~input_o\ $ (!\Registers_ALU[51]~input_o\)))) # (\Registers_ALU[49]~input_o\ & 
-- ((!\Registers_ALU[6]~input_o\ $ (!\Registers_ALU[51]~input_o\)) # (\Registers_ALU[50]~input_o\))) ) ) # ( !\Registers_ALU[5]~input_o\ & ( !\Registers_ALU[51]~input_o\ $ (((!\Registers_ALU[6]~input_o\) # (!\Registers_ALU[49]~input_o\ $ 
-- (\Registers_ALU[50]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011111001000001101111100100010111011100010001011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[50]~input_o\,
	datac => \ALT_INV_Registers_ALU[6]~input_o\,
	datad => \ALT_INV_Registers_ALU[51]~input_o\,
	dataf => \ALT_INV_Registers_ALU[5]~input_o\,
	combout => \Mul|FPP9|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N21
\Mul|Add18A|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(10) = ( \Mul|FPP9|BPP6|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(10) $ (\Mul|FPP8|BPP8|PartialProduct~combout\) ) ) # ( !\Mul|FPP9|BPP6|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(10) $ 
-- (!\Mul|FPP8|BPP8|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry\(10),
	datac => \Mul|FPP8|BPP8|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP9|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Result\(10));

-- Location: LABCELL_X99_Y45_N15
\Mul|Add18B|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(10) = !\Mul|Add18B|Carry\(10) $ (!\Mul|Add14|Result\(6) $ (\Mul|Add18A|Result\(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Carry\(10),
	datac => \Mul|Add14|ALT_INV_Result\(6),
	datad => \Mul|Add18A|ALT_INV_Result\(10),
	combout => \Mul|Add18B|Result\(10));

-- Location: IOIBUF_X121_Y30_N55
\Registers_ALU[56]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(56),
	o => \Registers_ALU[56]~input_o\);

-- Location: LABCELL_X99_Y45_N6
\Mul|Add18C|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Result\(10) = ( \Registers_ALU[0]~input_o\ & ( \Mul|Add18C|Carry~1_combout\ & ( !\Mul|Add18B|Result\(9) $ (!\Mul|Add18B|Result\(10) $ (!\Registers_ALU[56]~input_o\ $ (!\Registers_ALU[55]~input_o\))) ) ) ) # ( !\Registers_ALU[0]~input_o\ & ( 
-- \Mul|Add18C|Carry~1_combout\ & ( !\Mul|Add18B|Result\(9) $ (!\Mul|Add18B|Result\(10)) ) ) ) # ( \Registers_ALU[0]~input_o\ & ( !\Mul|Add18C|Carry~1_combout\ & ( !\Mul|Add18B|Result\(10) $ (!\Registers_ALU[56]~input_o\ $ (\Registers_ALU[55]~input_o\)) ) ) 
-- ) # ( !\Registers_ALU[0]~input_o\ & ( !\Mul|Add18C|Carry~1_combout\ & ( \Mul|Add18B|Result\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001111001100001101100110011001100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(9),
	datab => \Mul|Add18B|ALT_INV_Result\(10),
	datac => \ALT_INV_Registers_ALU[56]~input_o\,
	datad => \ALT_INV_Registers_ALU[55]~input_o\,
	datae => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \Mul|Add18C|ALT_INV_Carry~1_combout\,
	combout => \Mul|Add18C|Result\(10));

-- Location: LABCELL_X99_Y45_N24
\Mul|Add32D|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(24) = ( \Mul|Add18C|Result\(9) & ( \Mul|Add32D|Carry\(23) & ( !\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\ $ (!\Mul|Add18C|Result\(10))) ) ) ) # ( !\Mul|Add18C|Result\(9) & ( \Mul|Add32D|Carry\(23) & ( 
-- !\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\ $ (!\Mul|Add32C|Result\(23) $ (!\Mul|Add18C|Result\(10)))) ) ) ) # ( \Mul|Add18C|Result\(9) & ( !\Mul|Add32D|Carry\(23) & ( !\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\ $ 
-- (!\Mul|Add32C|Result\(23) $ (!\Mul|Add18C|Result\(10)))) ) ) ) # ( !\Mul|Add18C|Result\(9) & ( !\Mul|Add32D|Carry\(23) & ( !\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\ $ (\Mul|Add18C|Result\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011010011001011001101001100101101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Carry\(24),
	datab => \Mul|Add32C|ALT_INV_Carry~7_combout\,
	datac => \Mul|Add32C|ALT_INV_Result\(23),
	datad => \Mul|Add18C|ALT_INV_Result\(10),
	datae => \Mul|Add18C|ALT_INV_Result\(9),
	dataf => \Mul|Add32D|ALT_INV_Carry\(23),
	combout => \Mul|Add32D|Result\(24));

-- Location: LABCELL_X38_Y43_N57
\LS|D24~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D24~feeder_combout\ = ( LSRDataIn(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(24),
	combout => \LS|D24~feeder_combout\);

-- Location: FF_X38_Y43_N59
\LS|D24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D24~feeder_combout\,
	asdata => \LS|D23~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D24~q\);

-- Location: LABCELL_X47_Y46_N54
\AdderInputB[24]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[24]~80_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\AdderInputB[19]~69_combout\ & (!\IR_ALU[17]~input_o\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[56]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[56]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110100001101000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[56]~input_o\,
	datab => \ALT_INV_AdderInputB[19]~68_combout\,
	datac => \ALT_INV_AdderInputB[19]~69_combout\,
	datad => \ALT_INV_IR_ALU[17]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[24]~80_combout\);

-- Location: LABCELL_X47_Y46_N9
\AdderInputB[24]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[24]~81_combout\ = ( \Registers_ALU[56]~input_o\ & ( ((!\Control_ALU[14]~input_o\ & ((!\AdderInputB[24]~80_combout\))) # (\Control_ALU[14]~input_o\ & (!\IR_ALU[24]~input_o\))) # (\Control_ALU[21]~input_o\) ) ) # ( !\Registers_ALU[56]~input_o\ 
-- & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\ & ((!\AdderInputB[24]~80_combout\))) # (\Control_ALU[14]~input_o\ & (!\IR_ALU[24]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010001000110000001000100011110011101110111111001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_AdderInputB[24]~80_combout\,
	datad => \ALT_INV_Control_ALU[14]~input_o\,
	dataf => \ALT_INV_Registers_ALU[56]~input_o\,
	combout => \AdderInputB[24]~81_combout\);

-- Location: LABCELL_X47_Y46_N57
\AdderInputB[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(24) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[24]~81_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[24]~81_combout\,
	datad => ALT_INV_AdderInputB(24),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(24));

-- Location: IOIBUF_X37_Y115_N52
\PC_ALU[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(24),
	o => \PC_ALU[24]~input_o\);

-- Location: LABCELL_X43_Y45_N42
\AdderInputA[24]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[24]~26_combout\ = ( AddrASelector(1) & ( \PC_ALU[24]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_PC_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[24]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[24]~26_combout\);

-- Location: LABCELL_X43_Y45_N6
\AdderInputA[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(24) = ( \AdderInputA[24]~26_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(24)) ) ) # ( !\AdderInputA[24]~26_combout\ & ( (AdderInputA(24) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(24),
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[24]~26_combout\,
	combout => AdderInputA(24));

-- Location: LABCELL_X47_Y46_N21
\CRAA32|Carry~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~9_combout\ = ( AdderInputA(24) & ( !AdderInputB(24) ) ) # ( !AdderInputA(24) & ( AdderInputB(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(24),
	dataf => ALT_INV_AdderInputA(24),
	combout => \CRAA32|Carry~9_combout\);

-- Location: LABCELL_X43_Y45_N0
\CRAA32|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(24) = ( \CRAA32|Carry\(23) & ( !\CRAA32|Carry~9_combout\ $ (((!AdderInputA(23) & !AdderInputB(23)))) ) ) # ( !\CRAA32|Carry\(23) & ( !\CRAA32|Carry~9_combout\ $ (((!AdderInputA(23)) # (!AdderInputB(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000011110011110000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputA(23),
	datac => \CRAA32|ALT_INV_Carry~9_combout\,
	datad => ALT_INV_AdderInputB(23),
	dataf => \CRAA32|ALT_INV_Carry\(23),
	combout => \CRAA32|Result\(24));

-- Location: LABCELL_X37_Y44_N15
\InputANDB[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[24]~25_combout\ = ( \IR_ALU[24]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((\Registers_ALU[56]~input_o\) # (AndBselector(1))))) # (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !\IR_ALU[24]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (((!AndBselector(1) & \Registers_ALU[56]~input_o\)))) # (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => \ALT_INV_Control_ALU[30]~input_o\,
	datac => ALT_INV_AndBselector(1),
	datad => \ALT_INV_Registers_ALU[56]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputANDB[24]~25_combout\);

-- Location: LABCELL_X37_Y44_N9
\InputANDB[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(24) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[24]~25_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputANDB[24]~25_combout\,
	datac => ALT_INV_InputANDB(24),
	datae => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(24));

-- Location: LABCELL_X37_Y44_N33
\InputXORB[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[24]~24_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[56]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[56]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[24]~24_combout\);

-- Location: LABCELL_X37_Y45_N42
\InputXORB[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(24) = ( ALURegSelector(1) & ( InputXORB(24) & ( \InputXORB[24]~24_combout\ ) ) ) # ( !ALURegSelector(1) & ( InputXORB(24) ) ) # ( ALURegSelector(1) & ( !InputXORB(24) & ( \InputXORB[24]~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputXORB[24]~24_combout\,
	datae => ALT_INV_ALURegSelector(1),
	dataf => ALT_INV_InputXORB(24),
	combout => InputXORB(24));

-- Location: LABCELL_X37_Y44_N36
\InputORB[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[24]~25_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[56]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[29]~input_o\,
	datab => \ALT_INV_Registers_ALU[56]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[24]~25_combout\);

-- Location: LABCELL_X37_Y44_N30
\InputORB[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(24) = ( \InputORB[24]~25_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(24)) ) ) # ( !\InputORB[24]~25_combout\ & ( (InputORB(24) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(24),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[24]~25_combout\,
	combout => InputORB(24));

-- Location: LABCELL_X38_Y45_N54
\ALU_Registers[24]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[24]~77_combout\ = ( !\Registers_ALU[24]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(24) & (\ALU_Registers[31]~0_combout\))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(24))) # 
-- (\ALU_Registers[31]~0_combout\ & ((InputXORB(24))))))) ) ) # ( \Registers_ALU[24]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(24))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ 
-- & (\CRAA32|Result\(24))) # (\ALU_Registers[31]~0_combout\ & ((!InputXORB(24))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001100000111011111111100010001001111110001110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(24),
	datab => \ALT_INV_ALU_Registers[31]~1_combout\,
	datac => ALT_INV_InputANDB(24),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[24]~input_o\,
	dataf => ALT_INV_InputXORB(24),
	datag => ALT_INV_InputORB(24),
	combout => \ALU_Registers[24]~77_combout\);

-- Location: LABCELL_X38_Y45_N30
\ALU_Registers[24]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[24]~73_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (\ALU_Registers[24]~77_combout\)) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(24)))))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D24~q\)) # (\LSR|D24~q\)) # (\ASR|D24~q\))) # (\Control_ALU[31]~input_o\ & ((((\Mul|Add32D|Result\(24)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111010011000111111100001100001111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|ALT_INV_D24~q\,
	datab => \ALT_INV_Control_ALU[31]~input_o\,
	datac => \LSR|ALT_INV_D24~q\,
	datad => \Mul|Add32D|ALT_INV_Result\(24),
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D24~q\,
	datag => \ALT_INV_ALU_Registers[24]~77_combout\,
	combout => \ALU_Registers[24]~73_combout\);

-- Location: LABCELL_X38_Y45_N36
\ALU_Registers[24]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[24]$latch~combout\ = (!\ALU_Registers[31]~3_combout\ & ((\ALU_Registers[24]$latch~combout\))) # (\ALU_Registers[31]~3_combout\ & (\ALU_Registers[24]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[24]~73_combout\,
	datac => \ALT_INV_ALU_Registers[24]$latch~combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[24]$latch~combout\);

-- Location: LABCELL_X99_Y45_N18
\Mul|Add32D|Carry[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry\(25) = ( \Mul|Add18C|Result\(9) & ( \Mul|Add32D|Carry\(23) & ( (!\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\)) # (\Mul|Add18C|Result\(10)) ) ) ) # ( !\Mul|Add18C|Result\(9) & ( \Mul|Add32D|Carry\(23) & ( 
-- (!\Mul|Add32C|Result\(23) & (\Mul|Add18C|Result\(10) & (!\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\)))) # (\Mul|Add32C|Result\(23) & ((!\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\)) # (\Mul|Add18C|Result\(10)))) ) ) ) # ( 
-- \Mul|Add18C|Result\(9) & ( !\Mul|Add32D|Carry\(23) & ( (!\Mul|Add32C|Result\(23) & (\Mul|Add18C|Result\(10) & (!\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\)))) # (\Mul|Add32C|Result\(23) & ((!\Mul|Add32C|Carry\(24) $ 
-- (!\Mul|Add32C|Carry~7_combout\)) # (\Mul|Add18C|Result\(10)))) ) ) ) # ( !\Mul|Add18C|Result\(9) & ( !\Mul|Add32D|Carry\(23) & ( (\Mul|Add18C|Result\(10) & (!\Mul|Add32C|Carry\(24) $ (!\Mul|Add32C|Carry~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000001100110111100000110011011110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Carry\(24),
	datab => \Mul|Add32C|ALT_INV_Carry~7_combout\,
	datac => \Mul|Add32C|ALT_INV_Result\(23),
	datad => \Mul|Add18C|ALT_INV_Result\(10),
	datae => \Mul|Add18C|ALT_INV_Result\(9),
	dataf => \Mul|Add32D|ALT_INV_Carry\(23),
	combout => \Mul|Add32D|Carry\(25));

-- Location: LABCELL_X108_Y44_N57
\Mul|FPP3|BPP19|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP19|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[18]~input_o\)) # (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[19]~input_o\))))) # 
-- (\Registers_ALU[37]~input_o\ & (((!\Registers_ALU[19]~input_o\) # (\Registers_ALU[38]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (((\Registers_ALU[38]~input_o\ & \Registers_ALU[19]~input_o\)))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & ((\Registers_ALU[19]~input_o\))) # (\Registers_ALU[38]~input_o\ & (\Registers_ALU[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100111101000000010011110110111111100000111011111110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[18]~input_o\,
	datab => \ALT_INV_Registers_ALU[37]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datad => \ALT_INV_Registers_ALU[19]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP19|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N15
\Mul|FPP2|BPP21|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP21|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[20]~input_o\))) # (\Registers_ALU[35]~input_o\ & (!\Registers_ALU[21]~input_o\)))) # 
-- (\Registers_ALU[36]~input_o\ & (((!\Registers_ALU[21]~input_o\)) # (\Registers_ALU[35]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (\Registers_ALU[35]~input_o\ & (\Registers_ALU[21]~input_o\))) # 
-- (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (\Registers_ALU[21]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((\Registers_ALU[20]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010111000001100001011111111001011100011111100101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[36]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[21]~input_o\,
	datad => \ALT_INV_Registers_ALU[20]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP21|PartialProduct~combout\);

-- Location: MLABCELL_X109_Y44_N51
\Mul|Add30|Carry~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~10_combout\ = ( !\Mul|FPP3|BPP19|PartialProduct~combout\ & ( \Mul|FPP2|BPP21|PartialProduct~combout\ ) ) # ( \Mul|FPP3|BPP19|PartialProduct~combout\ & ( !\Mul|FPP2|BPP21|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Mul|FPP3|BPP19|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP21|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~10_combout\);

-- Location: MLABCELL_X109_Y46_N6
\Mul|Add30|Carry~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~9_combout\ = ( \Mul|FPP3|BPP13|PartialProduct~combout\ & ( \Mul|FPP3|BPP12|PartialProduct~combout\ & ( (\Mul|Add30|Carry~7_combout\ & (((!\Mul|Add30|Carry\(16)) # (\Mul|FPP2|BPP14|PartialProduct~combout\)) # 
-- (\Mul|FPP2|BPP15|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP3|BPP13|PartialProduct~combout\ & ( \Mul|FPP3|BPP12|PartialProduct~combout\ & ( (\Mul|FPP2|BPP15|PartialProduct~combout\ & (\Mul|Add30|Carry~7_combout\ & ((!\Mul|Add30|Carry\(16)) # 
-- (\Mul|FPP2|BPP14|PartialProduct~combout\)))) ) ) ) # ( \Mul|FPP3|BPP13|PartialProduct~combout\ & ( !\Mul|FPP3|BPP12|PartialProduct~combout\ & ( (\Mul|Add30|Carry~7_combout\ & (((!\Mul|Add30|Carry\(16) & \Mul|FPP2|BPP14|PartialProduct~combout\)) # 
-- (\Mul|FPP2|BPP15|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP3|BPP13|PartialProduct~combout\ & ( !\Mul|FPP3|BPP12|PartialProduct~combout\ & ( (\Mul|FPP2|BPP15|PartialProduct~combout\ & (\Mul|Add30|Carry~7_combout\ & (!\Mul|Add30|Carry\(16) & 
-- \Mul|FPP2|BPP14|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000100010011000100010000000100010011000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP15|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add30|ALT_INV_Carry~7_combout\,
	datac => \Mul|Add30|ALT_INV_Carry\(16),
	datad => \Mul|FPP2|BPP14|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP3|BPP13|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP3|BPP12|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~9_combout\);

-- Location: LABCELL_X110_Y44_N0
\Mul|Add30|Carry~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~8_combout\ = (\Mul|FPP2|BPP16|PartialProduct~combout\ & \Mul|FPP3|BPP14|PartialProduct~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP16|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP3|BPP14|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~8_combout\);

-- Location: LABCELL_X110_Y44_N18
\Mul|Add30|Carry[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(21) = ( \Mul|Add30|Carry~8_combout\ & ( \Mul|FPP3|BPP15|PartialProduct~combout\ & ( (!\Mul|FPP2|BPP18|PartialProduct~combout\ & !\Mul|FPP3|BPP16|PartialProduct~combout\) ) ) ) # ( !\Mul|Add30|Carry~8_combout\ & ( 
-- \Mul|FPP3|BPP15|PartialProduct~combout\ & ( (!\Mul|FPP2|BPP18|PartialProduct~combout\ & ((!\Mul|FPP3|BPP16|PartialProduct~combout\) # ((!\Mul|Add30|Carry~9_combout\ & !\Mul|FPP2|BPP17|PartialProduct~combout\)))) # (\Mul|FPP2|BPP18|PartialProduct~combout\ 
-- & (!\Mul|Add30|Carry~9_combout\ & (!\Mul|FPP3|BPP16|PartialProduct~combout\ & !\Mul|FPP2|BPP17|PartialProduct~combout\))) ) ) ) # ( \Mul|Add30|Carry~8_combout\ & ( !\Mul|FPP3|BPP15|PartialProduct~combout\ & ( (!\Mul|FPP2|BPP18|PartialProduct~combout\ & 
-- ((!\Mul|FPP3|BPP16|PartialProduct~combout\) # (!\Mul|FPP2|BPP17|PartialProduct~combout\))) # (\Mul|FPP2|BPP18|PartialProduct~combout\ & (!\Mul|FPP3|BPP16|PartialProduct~combout\ & !\Mul|FPP2|BPP17|PartialProduct~combout\)) ) ) ) # ( 
-- !\Mul|Add30|Carry~8_combout\ & ( !\Mul|FPP3|BPP15|PartialProduct~combout\ & ( (!\Mul|FPP2|BPP18|PartialProduct~combout\ & ((!\Mul|Add30|Carry~9_combout\) # ((!\Mul|FPP3|BPP16|PartialProduct~combout\) # (!\Mul|FPP2|BPP17|PartialProduct~combout\)))) # 
-- (\Mul|FPP2|BPP18|PartialProduct~combout\ & (!\Mul|FPP3|BPP16|PartialProduct~combout\ & ((!\Mul|Add30|Carry~9_combout\) # (!\Mul|FPP2|BPP17|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011101000111111001100000011101000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry~9_combout\,
	datab => \Mul|FPP2|BPP18|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP16|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP2|BPP17|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add30|ALT_INV_Carry~8_combout\,
	dataf => \Mul|FPP3|BPP15|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry\(21));

-- Location: MLABCELL_X109_Y44_N33
\Mul|Add30|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(23) = ( \Mul|FPP2|BPP20|PartialProduct~combout\ & ( \Mul|FPP2|BPP19|PartialProduct~combout\ & ( !\Mul|Add30|Carry~10_combout\ $ (((\Mul|Add30|Carry\(21) & (!\Mul|FPP3|BPP17|PartialProduct~combout\ & 
-- !\Mul|FPP3|BPP18|PartialProduct~combout\)))) ) ) ) # ( !\Mul|FPP2|BPP20|PartialProduct~combout\ & ( \Mul|FPP2|BPP19|PartialProduct~combout\ & ( !\Mul|Add30|Carry~10_combout\ $ (((!\Mul|FPP3|BPP18|PartialProduct~combout\) # ((\Mul|Add30|Carry\(21) & 
-- !\Mul|FPP3|BPP17|PartialProduct~combout\)))) ) ) ) # ( \Mul|FPP2|BPP20|PartialProduct~combout\ & ( !\Mul|FPP2|BPP19|PartialProduct~combout\ & ( !\Mul|Add30|Carry~10_combout\ $ (((!\Mul|FPP3|BPP18|PartialProduct~combout\ & 
-- ((!\Mul|FPP3|BPP17|PartialProduct~combout\) # (\Mul|Add30|Carry\(21)))))) ) ) ) # ( !\Mul|FPP2|BPP20|PartialProduct~combout\ & ( !\Mul|FPP2|BPP19|PartialProduct~combout\ & ( !\Mul|Add30|Carry~10_combout\ $ ((((!\Mul|FPP3|BPP17|PartialProduct~combout\) # 
-- (!\Mul|FPP3|BPP18|PartialProduct~combout\)) # (\Mul|Add30|Carry\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011001010110011010101001010101100110101001101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry~10_combout\,
	datab => \Mul|Add30|ALT_INV_Carry\(21),
	datac => \Mul|FPP3|BPP17|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP3|BPP18|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP2|BPP20|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP19|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(23));

-- Location: LABCELL_X104_Y44_N24
\Mul|FPP1|BPP23|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP23|PartialProduct~combout\ = ( \Registers_ALU[34]~input_o\ & ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[23]~input_o\) # (\Registers_ALU[33]~input_o\) ) ) ) # ( !\Registers_ALU[34]~input_o\ & ( \Registers_ALU[35]~input_o\ & ( 
-- (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[22]~input_o\))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[23]~input_o\)) ) ) ) # ( \Registers_ALU[34]~input_o\ & ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & 
-- (\Registers_ALU[23]~input_o\)) # (\Registers_ALU[33]~input_o\ & ((\Registers_ALU[22]~input_o\))) ) ) ) # ( !\Registers_ALU[34]~input_o\ & ( !\Registers_ALU[35]~input_o\ & ( (\Registers_ALU[33]~input_o\ & \Registers_ALU[23]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000010100101111111111010010100001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[23]~input_o\,
	datad => \ALT_INV_Registers_ALU[22]~input_o\,
	datae => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP1|BPP23|PartialProduct~combout\);

-- Location: LABCELL_X106_Y44_N0
\Mul|FPP0|BPP25|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP25|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[25]~input_o\ $ (!\Registers_ALU[33]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (!\Registers_ALU[24]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[25]~input_o\,
	datab => \ALT_INV_Registers_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP25|PartialProduct~0_combout\);

-- Location: LABCELL_X105_Y44_N12
\Mul|Add32B|Carry~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~14_combout\ = ( \Mul|FPP0|BPP25|PartialProduct~0_combout\ & ( \Mul|Add32A|Carry\(24) & ( !\Mul|Add30|Result\(23) $ (!\Mul|FPP1|BPP23|PartialProduct~combout\ $ (((!\Mul|FPP1|BPP22|PartialProduct~combout\) # 
-- (!\Mul|FPP0|BPP24|PartialProduct~0_combout\)))) ) ) ) # ( !\Mul|FPP0|BPP25|PartialProduct~0_combout\ & ( \Mul|Add32A|Carry\(24) & ( !\Mul|Add30|Result\(23) $ (!\Mul|FPP1|BPP23|PartialProduct~combout\ $ (((\Mul|FPP1|BPP22|PartialProduct~combout\ & 
-- \Mul|FPP0|BPP24|PartialProduct~0_combout\)))) ) ) ) # ( \Mul|FPP0|BPP25|PartialProduct~0_combout\ & ( !\Mul|Add32A|Carry\(24) & ( !\Mul|Add30|Result\(23) $ (!\Mul|FPP1|BPP23|PartialProduct~combout\ $ (((!\Mul|FPP1|BPP22|PartialProduct~combout\ & 
-- !\Mul|FPP0|BPP24|PartialProduct~0_combout\)))) ) ) ) # ( !\Mul|FPP0|BPP25|PartialProduct~0_combout\ & ( !\Mul|Add32A|Carry\(24) & ( !\Mul|Add30|Result\(23) $ (!\Mul|FPP1|BPP23|PartialProduct~combout\ $ (((\Mul|FPP0|BPP24|PartialProduct~0_combout\) # 
-- (\Mul|FPP1|BPP22|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100010000111100001110111100000011110111000011110000100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP22|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP0|BPP24|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|Add30|ALT_INV_Result\(23),
	datad => \Mul|FPP1|BPP23|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP0|BPP25|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry\(24),
	combout => \Mul|Add32B|Carry~14_combout\);

-- Location: MLABCELL_X101_Y46_N9
\Mul|FPP4|BPP17|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP17|PartialProduct~combout\ = ( \Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[17]~input_o\)))) # (\Registers_ALU[39]~input_o\ & 
-- ((!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[17]~input_o\)) # (\Registers_ALU[40]~input_o\))) ) ) # ( !\Registers_ALU[16]~input_o\ & ( !\Registers_ALU[41]~input_o\ $ (((!\Registers_ALU[17]~input_o\) # (!\Registers_ALU[39]~input_o\ $ 
-- (\Registers_ALU[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000111001001101100011100100010100011111010001010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[17]~input_o\,
	datad => \ALT_INV_Registers_ALU[40]~input_o\,
	dataf => \ALT_INV_Registers_ALU[16]~input_o\,
	combout => \Mul|FPP4|BPP17|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N3
\Mul|FPP5|BPP15|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP15|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & (!\Registers_ALU[14]~input_o\)) # (\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[15]~input_o\))))) # 
-- (\Registers_ALU[41]~input_o\ & (((!\Registers_ALU[15]~input_o\) # (\Registers_ALU[42]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (((\Registers_ALU[42]~input_o\ & \Registers_ALU[15]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & ((\Registers_ALU[15]~input_o\))) # (\Registers_ALU[42]~input_o\ & (\Registers_ALU[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100111101000000010011110110111111100000111011111110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[14]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datad => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP15|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N54
\Mul|Add26A|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(19) = ( \Mul|FPP4|BPP16|PartialProduct~combout\ & ( !\Mul|FPP4|BPP17|PartialProduct~combout\ $ (!\Mul|FPP5|BPP15|PartialProduct~combout\ $ (((\Mul|Add26A|Carry\(18)) # (\Mul|FPP5|BPP14|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|FPP4|BPP16|PartialProduct~combout\ & ( !\Mul|FPP4|BPP17|PartialProduct~combout\ $ (!\Mul|FPP5|BPP15|PartialProduct~combout\ $ (((\Mul|FPP5|BPP14|PartialProduct~combout\ & \Mul|Add26A|Carry\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001101101100100101101100100100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP14|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP4|BPP17|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add26A|ALT_INV_Carry\(18),
	datad => \Mul|FPP5|BPP15|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP4|BPP16|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(19));

-- Location: LABCELL_X104_Y46_N54
\Mul|FPP7|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP11|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (!\Registers_ALU[11]~input_o\ $ ((!\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[10]~input_o\) # 
-- (\Registers_ALU[47]~input_o\)))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (((\Registers_ALU[47]~input_o\ & !\Registers_ALU[10]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[11]~input_o\ $ 
-- ((!\Registers_ALU[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100110001100000110011001100110001111110110011000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[11]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[10]~input_o\,
	datad => \ALT_INV_Registers_ALU[46]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP11|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N27
\Mul|Add22|Carry[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(15) = ( \Mul|FPP7|BPP10|PartialProduct~combout\ & ( ((!\Mul|FPP6|BPP11|PartialProduct~combout\ & (\Mul|FPP7|BPP9|PartialProduct~combout\ & \Mul|Add22|Carry\(13))) # (\Mul|FPP6|BPP11|PartialProduct~combout\ & ((\Mul|Add22|Carry\(13)) # 
-- (\Mul|FPP7|BPP9|PartialProduct~combout\)))) # (\Mul|FPP6|BPP12|PartialProduct~combout\) ) ) # ( !\Mul|FPP7|BPP10|PartialProduct~combout\ & ( (\Mul|FPP6|BPP12|PartialProduct~combout\ & ((!\Mul|FPP6|BPP11|PartialProduct~combout\ & 
-- (\Mul|FPP7|BPP9|PartialProduct~combout\ & \Mul|Add22|Carry\(13))) # (\Mul|FPP6|BPP11|PartialProduct~combout\ & ((\Mul|Add22|Carry\(13)) # (\Mul|FPP7|BPP9|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100010111111111110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP11|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP7|BPP9|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add22|ALT_INV_Carry\(13),
	datad => \Mul|FPP6|BPP12|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP7|BPP10|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Carry\(15));

-- Location: LABCELL_X99_Y44_N39
\Mul|FPP6|BPP13|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP13|PartialProduct~combout\ = ( \Registers_ALU[12]~input_o\ & ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (!\Registers_ALU[13]~input_o\ & \Registers_ALU[43]~input_o\)) # (\Registers_ALU[44]~input_o\ & 
-- ((!\Registers_ALU[13]~input_o\) # (\Registers_ALU[43]~input_o\))) ) ) ) # ( !\Registers_ALU[12]~input_o\ & ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[13]~input_o\) # (!\Registers_ALU[44]~input_o\ $ (\Registers_ALU[43]~input_o\)) ) ) ) # ( 
-- \Registers_ALU[12]~input_o\ & ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (\Registers_ALU[13]~input_o\ & \Registers_ALU[43]~input_o\)) # (\Registers_ALU[44]~input_o\ & ((\Registers_ALU[43]~input_o\) # (\Registers_ALU[13]~input_o\))) 
-- ) ) ) # ( !\Registers_ALU[12]~input_o\ & ( !\Registers_ALU[45]~input_o\ & ( (\Registers_ALU[13]~input_o\ & (!\Registers_ALU[44]~input_o\ $ (!\Registers_ALU[43]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000101110001011111101101111011010100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[44]~input_o\,
	datab => \ALT_INV_Registers_ALU[13]~input_o\,
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datae => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP13|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N3
\Mul|Add22|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(15) = ( \Mul|Add22|Carry\(15) & ( \Mul|FPP6|BPP13|PartialProduct~combout\ & ( \Mul|FPP7|BPP11|PartialProduct~combout\ ) ) ) # ( !\Mul|Add22|Carry\(15) & ( \Mul|FPP6|BPP13|PartialProduct~combout\ & ( 
-- !\Mul|FPP7|BPP11|PartialProduct~combout\ ) ) ) # ( \Mul|Add22|Carry\(15) & ( !\Mul|FPP6|BPP13|PartialProduct~combout\ & ( !\Mul|FPP7|BPP11|PartialProduct~combout\ ) ) ) # ( !\Mul|Add22|Carry\(15) & ( !\Mul|FPP6|BPP13|PartialProduct~combout\ & ( 
-- \Mul|FPP7|BPP11|PartialProduct~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP7|BPP11|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add22|ALT_INV_Carry\(15),
	dataf => \Mul|FPP6|BPP13|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(15));

-- Location: LABCELL_X111_Y46_N48
\Mul|Add26B|Carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~3_combout\ = ( \Mul|Add26B|Carry\(10) & ( \Mul|Add22|Result\(6) & ( !\Mul|Add22|Result\(7) $ (!\Mul|Add26A|Carry\(11) $ (\Mul|Add26A|Carry~2_combout\)) ) ) ) # ( !\Mul|Add26B|Carry\(10) & ( \Mul|Add22|Result\(6) & ( 
-- (\Mul|Add26A|Result\(10) & (!\Mul|Add22|Result\(7) $ (!\Mul|Add26A|Carry\(11) $ (\Mul|Add26A|Carry~2_combout\)))) ) ) ) # ( \Mul|Add26B|Carry\(10) & ( !\Mul|Add22|Result\(6) & ( (\Mul|Add26A|Result\(10) & (!\Mul|Add22|Result\(7) $ (!\Mul|Add26A|Carry\(11) 
-- $ (\Mul|Add26A|Carry~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100100010000100010010001000010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|ALT_INV_Result\(7),
	datab => \Mul|Add26A|ALT_INV_Result\(10),
	datac => \Mul|Add26A|ALT_INV_Carry\(11),
	datad => \Mul|Add26A|ALT_INV_Carry~2_combout\,
	datae => \Mul|Add26B|ALT_INV_Carry\(10),
	dataf => \Mul|Add22|ALT_INV_Result\(6),
	combout => \Mul|Add26B|Carry~3_combout\);

-- Location: LABCELL_X111_Y46_N9
\Mul|Add26B|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~2_combout\ = ( \Mul|Add22|Result\(7) & ( !\Mul|Add26A|Carry\(11) $ (!\Mul|Add26A|Carry~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry\(11),
	datab => \Mul|Add26A|ALT_INV_Carry~2_combout\,
	dataf => \Mul|Add22|ALT_INV_Result\(7),
	combout => \Mul|Add26B|Carry~2_combout\);

-- Location: LABCELL_X111_Y46_N42
\Mul|Add26B|Carry[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(14) = ( \Mul|Add22|Result\(9) & ( \Mul|Add26B|Carry~2_combout\ & ( (!\Mul|Add26A|Result\(12) & (!\Mul|Add26A|Result\(13) & !\Mul|Add22|Result\(8))) ) ) ) # ( !\Mul|Add22|Result\(9) & ( \Mul|Add26B|Carry~2_combout\ & ( 
-- (!\Mul|Add26A|Result\(13)) # ((!\Mul|Add26A|Result\(12) & !\Mul|Add22|Result\(8))) ) ) ) # ( \Mul|Add22|Result\(9) & ( !\Mul|Add26B|Carry~2_combout\ & ( (!\Mul|Add26A|Result\(13) & ((!\Mul|Add26A|Result\(12) & ((!\Mul|Add26B|Carry~3_combout\) # 
-- (!\Mul|Add22|Result\(8)))) # (\Mul|Add26A|Result\(12) & (!\Mul|Add26B|Carry~3_combout\ & !\Mul|Add22|Result\(8))))) ) ) ) # ( !\Mul|Add22|Result\(9) & ( !\Mul|Add26B|Carry~2_combout\ & ( (!\Mul|Add26A|Result\(13)) # ((!\Mul|Add26A|Result\(12) & 
-- ((!\Mul|Add26B|Carry~3_combout\) # (!\Mul|Add22|Result\(8)))) # (\Mul|Add26A|Result\(12) & (!\Mul|Add26B|Carry~3_combout\ & !\Mul|Add22|Result\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101100110010001000000011101110110011001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(12),
	datab => \Mul|Add26A|ALT_INV_Result\(13),
	datac => \Mul|Add26B|ALT_INV_Carry~3_combout\,
	datad => \Mul|Add22|ALT_INV_Result\(8),
	datae => \Mul|Add22|ALT_INV_Result\(9),
	dataf => \Mul|Add26B|ALT_INV_Carry~2_combout\,
	combout => \Mul|Add26B|Carry\(14));

-- Location: LABCELL_X111_Y46_N39
\Mul|Add26B|Carry[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(16) = ( \Mul|Add26B|Carry\(14) & ( (!\Mul|Add26A|Result\(15) & (\Mul|Add22|Result\(11) & (\Mul|Add22|Result\(10) & \Mul|Add26A|Result\(14)))) # (\Mul|Add26A|Result\(15) & (((\Mul|Add22|Result\(10) & \Mul|Add26A|Result\(14))) # 
-- (\Mul|Add22|Result\(11)))) ) ) # ( !\Mul|Add26B|Carry\(14) & ( (!\Mul|Add26A|Result\(15) & (\Mul|Add22|Result\(11) & ((\Mul|Add26A|Result\(14)) # (\Mul|Add22|Result\(10))))) # (\Mul|Add26A|Result\(15) & (((\Mul|Add26A|Result\(14)) # 
-- (\Mul|Add22|Result\(10))) # (\Mul|Add22|Result\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101110111000101110111011100010001000101110001000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(15),
	datab => \Mul|Add22|ALT_INV_Result\(11),
	datac => \Mul|Add22|ALT_INV_Result\(10),
	datad => \Mul|Add26A|ALT_INV_Result\(14),
	dataf => \Mul|Add26B|ALT_INV_Carry\(14),
	combout => \Mul|Add26B|Carry\(16));

-- Location: LABCELL_X105_Y46_N0
\Mul|Add26B|Carry[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(18) = ( \Mul|Add22|Result\(12) & ( \Mul|Add26A|Result\(17) & ( ((!\Mul|Add26A|Carry\(16) $ (!\Mul|Add26A|Carry~5_combout\)) # (\Mul|Add26B|Carry\(16))) # (\Mul|Add22|Result\(13)) ) ) ) # ( !\Mul|Add22|Result\(12) & ( 
-- \Mul|Add26A|Result\(17) & ( ((\Mul|Add26B|Carry\(16) & (!\Mul|Add26A|Carry\(16) $ (!\Mul|Add26A|Carry~5_combout\)))) # (\Mul|Add22|Result\(13)) ) ) ) # ( \Mul|Add22|Result\(12) & ( !\Mul|Add26A|Result\(17) & ( (\Mul|Add22|Result\(13) & 
-- ((!\Mul|Add26A|Carry\(16) $ (!\Mul|Add26A|Carry~5_combout\)) # (\Mul|Add26B|Carry\(16)))) ) ) ) # ( !\Mul|Add22|Result\(12) & ( !\Mul|Add26A|Result\(17) & ( (\Mul|Add22|Result\(13) & (\Mul|Add26B|Carry\(16) & (!\Mul|Add26A|Carry\(16) $ 
-- (!\Mul|Add26A|Carry~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000101000101010101010101011111010111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|ALT_INV_Result\(13),
	datab => \Mul|Add26A|ALT_INV_Carry\(16),
	datac => \Mul|Add26A|ALT_INV_Carry~5_combout\,
	datad => \Mul|Add26B|ALT_INV_Carry\(16),
	datae => \Mul|Add22|ALT_INV_Result\(12),
	dataf => \Mul|Add26A|ALT_INV_Result\(17),
	combout => \Mul|Add26B|Carry\(18));

-- Location: LABCELL_X105_Y46_N6
\Mul|Add26B|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(19) = ( \Mul|Add26B|Carry\(18) & ( \Mul|Add26A|Carry\(18) & ( !\Mul|Add26A|Result\(19) $ (!\Mul|Add22|Result\(15) $ (((!\Mul|Add26A|Carry~6_combout\) # (\Mul|Add22|Result\(14))))) ) ) ) # ( !\Mul|Add26B|Carry\(18) & ( 
-- \Mul|Add26A|Carry\(18) & ( !\Mul|Add26A|Result\(19) $ (!\Mul|Add22|Result\(15) $ (((!\Mul|Add26A|Carry~6_combout\ & \Mul|Add22|Result\(14))))) ) ) ) # ( \Mul|Add26B|Carry\(18) & ( !\Mul|Add26A|Carry\(18) & ( !\Mul|Add26A|Result\(19) $ 
-- (!\Mul|Add22|Result\(15) $ (((\Mul|Add22|Result\(14)) # (\Mul|Add26A|Carry~6_combout\)))) ) ) ) # ( !\Mul|Add26B|Carry\(18) & ( !\Mul|Add26A|Carry\(18) & ( !\Mul|Add26A|Result\(19) $ (!\Mul|Add22|Result\(15) $ (((\Mul|Add26A|Carry~6_combout\ & 
-- \Mul|Add22|Result\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011010011001100101100110100101101001011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(19),
	datab => \Mul|Add22|ALT_INV_Result\(15),
	datac => \Mul|Add26A|ALT_INV_Carry~6_combout\,
	datad => \Mul|Add22|ALT_INV_Result\(14),
	datae => \Mul|Add26B|ALT_INV_Carry\(18),
	dataf => \Mul|Add26A|ALT_INV_Carry\(18),
	combout => \Mul|Add26B|Result\(19));

-- Location: LABCELL_X105_Y44_N18
\Mul|Add32C|Carry~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~8_combout\ = ( \Mul|Add26B|Result\(19) & ( \Mul|Add30|Result\(22) & ( !\Mul|Add32B|Carry~14_combout\ $ ((((\Mul|Add32A|Result\(24)) # (\Mul|Add32B|Carry~12_combout\)) # (\Mul|Add32B|Carry~13_combout\))) ) ) ) # ( !\Mul|Add26B|Result\(19) 
-- & ( \Mul|Add30|Result\(22) & ( !\Mul|Add32B|Carry~14_combout\ $ (((!\Mul|Add32B|Carry~13_combout\ & (!\Mul|Add32B|Carry~12_combout\ & !\Mul|Add32A|Result\(24))))) ) ) ) # ( \Mul|Add26B|Result\(19) & ( !\Mul|Add30|Result\(22) & ( 
-- !\Mul|Add32B|Carry~14_combout\ $ (((\Mul|Add32A|Result\(24) & ((\Mul|Add32B|Carry~12_combout\) # (\Mul|Add32B|Carry~13_combout\))))) ) ) ) # ( !\Mul|Add26B|Result\(19) & ( !\Mul|Add30|Result\(22) & ( !\Mul|Add32B|Carry~14_combout\ $ 
-- (((!\Mul|Add32A|Result\(24)) # ((!\Mul|Add32B|Carry~13_combout\ & !\Mul|Add32B|Carry~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111111000111110000000011101111111100000001000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~13_combout\,
	datab => \Mul|Add32B|ALT_INV_Carry~12_combout\,
	datac => \Mul|Add32A|ALT_INV_Result\(24),
	datad => \Mul|Add32B|ALT_INV_Carry~14_combout\,
	datae => \Mul|Add26B|ALT_INV_Result\(19),
	dataf => \Mul|Add30|ALT_INV_Result\(22),
	combout => \Mul|Add32C|Carry~8_combout\);

-- Location: LABCELL_X105_Y44_N30
\Mul|Add32B|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(24) = ( \Mul|Add30|Result\(22) & ( !\Mul|Add32A|Result\(24) $ (((\Mul|Add32B|Carry~12_combout\) # (\Mul|Add32B|Carry~13_combout\))) ) ) # ( !\Mul|Add30|Result\(22) & ( !\Mul|Add32A|Result\(24) $ (((!\Mul|Add32B|Carry~13_combout\ & 
-- !\Mul|Add32B|Carry~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100010000111100001111000011110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~13_combout\,
	datab => \Mul|Add32B|ALT_INV_Carry~12_combout\,
	datac => \Mul|Add32A|ALT_INV_Result\(24),
	dataf => \Mul|Add30|ALT_INV_Result\(22),
	combout => \Mul|Add32B|Result\(24));

-- Location: LABCELL_X105_Y44_N36
\Mul|Add32C|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(25) = ( \Mul|Add26B|Result\(17) & ( \Mul|Add32B|Result\(24) & ( !\Mul|Add32C|Carry~8_combout\ $ (((!\Mul|Add26B|Result\(18) & (!\Mul|Add32B|Result\(23) & \Mul|Add32C|Carry\(23))))) ) ) ) # ( !\Mul|Add26B|Result\(17) & ( 
-- \Mul|Add32B|Result\(24) & ( !\Mul|Add32C|Carry~8_combout\ $ (((!\Mul|Add26B|Result\(18) & ((!\Mul|Add32B|Result\(23)) # (\Mul|Add32C|Carry\(23)))))) ) ) ) # ( \Mul|Add26B|Result\(17) & ( !\Mul|Add32B|Result\(24) & ( !\Mul|Add32C|Carry~8_combout\ $ 
-- (((!\Mul|Add26B|Result\(18)) # ((!\Mul|Add32B|Result\(23) & \Mul|Add32C|Carry\(23))))) ) ) ) # ( !\Mul|Add26B|Result\(17) & ( !\Mul|Add32B|Result\(24) & ( !\Mul|Add32C|Carry~8_combout\ $ (((!\Mul|Add26B|Result\(18)) # ((!\Mul|Add32B|Result\(23)) # 
-- (\Mul|Add32C|Carry\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000001111010110100001111001111000010110101111000001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(18),
	datab => \Mul|Add32B|ALT_INV_Result\(23),
	datac => \Mul|Add32C|ALT_INV_Carry~8_combout\,
	datad => \Mul|Add32C|ALT_INV_Carry\(23),
	datae => \Mul|Add26B|ALT_INV_Result\(17),
	dataf => \Mul|Add32B|ALT_INV_Result\(24),
	combout => \Mul|Add32C|Result\(25));

-- Location: LABCELL_X38_Y45_N24
\LS|D25~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D25~feeder_combout\ = LSRDataIn(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_LSRDataIn(25),
	combout => \LS|D25~feeder_combout\);

-- Location: FF_X38_Y45_N26
\LS|D25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D25~feeder_combout\,
	asdata => \LS|D24~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D25~q\);

-- Location: LABCELL_X39_Y45_N9
\ALU_Registers[25]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]~20_combout\ = ( \LSR|D25~q\ ) # ( !\LSR|D25~q\ & ( (\LS|D25~q\) # (\ASR|D25~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|ALT_INV_D25~q\,
	datac => \LS|ALT_INV_D25~q\,
	dataf => \LSR|ALT_INV_D25~q\,
	combout => \ALU_Registers[25]~20_combout\);

-- Location: IOIBUF_X100_Y0_N1
\Registers_ALU[57]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(57),
	o => \Registers_ALU[57]~input_o\);

-- Location: MLABCELL_X53_Y45_N51
\Mul|Add10A|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(3) = ( \Registers_ALU[56]~input_o\ & ( (!\Registers_ALU[55]~input_o\ & (!\Registers_ALU[1]~input_o\ $ (((!\Registers_ALU[57]~input_o\) # (!\Registers_ALU[0]~input_o\))))) # (\Registers_ALU[55]~input_o\ & (((!\Registers_ALU[57]~input_o\ 
-- & \Registers_ALU[0]~input_o\)))) ) ) # ( !\Registers_ALU[56]~input_o\ & ( (!\Registers_ALU[1]~input_o\ & (\Registers_ALU[57]~input_o\ & ((\Registers_ALU[0]~input_o\)))) # (\Registers_ALU[1]~input_o\ & (!\Registers_ALU[55]~input_o\ $ 
-- (((!\Registers_ALU[57]~input_o\) # (!\Registers_ALU[0]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110110000001010011011001010000011011000101000001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[1]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[55]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[56]~input_o\,
	combout => \Mul|Add10A|Result\(3));

-- Location: LABCELL_X98_Y45_N54
\Mul|FPP11|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP3|PartialProduct~combout\ = ( \Registers_ALU[3]~input_o\ & ( (!\Registers_ALU[54]~input_o\ & ((!\Registers_ALU[53]~input_o\ & (!\Registers_ALU[2]~input_o\ & \Registers_ALU[55]~input_o\)) # (\Registers_ALU[53]~input_o\ & 
-- ((!\Registers_ALU[55]~input_o\))))) # (\Registers_ALU[54]~input_o\ & ((!\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[55]~input_o\))) # (\Registers_ALU[53]~input_o\ & ((\Registers_ALU[55]~input_o\) # (\Registers_ALU[2]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[3]~input_o\ & ( (!\Registers_ALU[54]~input_o\ & (\Registers_ALU[55]~input_o\ & ((!\Registers_ALU[2]~input_o\) # (\Registers_ALU[53]~input_o\)))) # (\Registers_ALU[54]~input_o\ & (((\Registers_ALU[2]~input_o\ & \Registers_ALU[53]~input_o\)) 
-- # (\Registers_ALU[55]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111011111000000011101111101011011100001010101101110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[54]~input_o\,
	datab => \ALT_INV_Registers_ALU[2]~input_o\,
	datac => \ALT_INV_Registers_ALU[53]~input_o\,
	datad => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \ALT_INV_Registers_ALU[3]~input_o\,
	combout => \Mul|FPP11|BPP3|PartialProduct~combout\);

-- Location: LABCELL_X98_Y45_N0
\Mul|Add14|Carry[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry\(7) = ( \Mul|Add14|Carry\(6) & ( (\Mul|FPP11|BPP2|PartialProduct~combout\) # (\Mul|FPP10|BPP4|PartialProduct~combout\) ) ) # ( !\Mul|Add14|Carry\(6) & ( (\Mul|FPP10|BPP4|PartialProduct~combout\ & \Mul|FPP11|BPP2|PartialProduct~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP10|BPP4|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP11|BPP2|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add14|ALT_INV_Carry\(6),
	combout => \Mul|Add14|Carry\(7));

-- Location: LABCELL_X98_Y45_N6
\Mul|FPP10|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP5|PartialProduct~combout\ = ( \Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[52]~input_o\ & (!\Registers_ALU[4]~input_o\)) # (\Registers_ALU[52]~input_o\ & ((!\Registers_ALU[5]~input_o\))))) # 
-- (\Registers_ALU[51]~input_o\ & (((!\Registers_ALU[5]~input_o\) # (\Registers_ALU[52]~input_o\)))) ) ) # ( !\Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (((\Registers_ALU[5]~input_o\ & \Registers_ALU[52]~input_o\)))) # 
-- (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[52]~input_o\ & ((\Registers_ALU[5]~input_o\))) # (\Registers_ALU[52]~input_o\ & (\Registers_ALU[4]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100011101000000110001110110111000111100111011100011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[4]~input_o\,
	datab => \ALT_INV_Registers_ALU[51]~input_o\,
	datac => \ALT_INV_Registers_ALU[5]~input_o\,
	datad => \ALT_INV_Registers_ALU[52]~input_o\,
	dataf => \ALT_INV_Registers_ALU[53]~input_o\,
	combout => \Mul|FPP10|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X98_Y45_N57
\Mul|Add14|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(7) = ( \Mul|FPP10|BPP5|PartialProduct~combout\ & ( !\Mul|FPP11|BPP3|PartialProduct~combout\ $ (\Mul|Add14|Carry\(7)) ) ) # ( !\Mul|FPP10|BPP5|PartialProduct~combout\ & ( !\Mul|FPP11|BPP3|PartialProduct~combout\ $ (!\Mul|Add14|Carry\(7)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP11|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add14|ALT_INV_Carry\(7),
	dataf => \Mul|FPP10|BPP5|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Result\(7));

-- Location: LABCELL_X99_Y45_N30
\Mul|Add18B|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry\(11) = (!\Mul|Add14|Result\(6) & (\Mul|Add18B|Carry\(10) & \Mul|Add18A|Result\(10))) # (\Mul|Add14|Result\(6) & ((\Mul|Add18A|Result\(10)) # (\Mul|Add18B|Carry\(10))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add14|ALT_INV_Result\(6),
	datac => \Mul|Add18B|ALT_INV_Carry\(10),
	datad => \Mul|Add18A|ALT_INV_Result\(10),
	combout => \Mul|Add18B|Carry\(11));

-- Location: LABCELL_X100_Y45_N18
\Mul|Add18A|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(11) = ( \Mul|FPP9|BPP6|PartialProduct~combout\ & ( (\Mul|FPP8|BPP8|PartialProduct~combout\) # (\Mul|Add18A|Carry\(10)) ) ) # ( !\Mul|FPP9|BPP6|PartialProduct~combout\ & ( (\Mul|Add18A|Carry\(10) & \Mul|FPP8|BPP8|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry\(10),
	datab => \Mul|FPP8|BPP8|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP9|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry\(11));

-- Location: LABCELL_X100_Y45_N9
\Mul|FPP8|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP9|PartialProduct~combout\ = ( \Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ (((!\Registers_ALU[9]~input_o\))))) # (\Registers_ALU[47]~input_o\ & (((\Registers_ALU[8]~input_o\)) # 
-- (\Registers_ALU[49]~input_o\))) ) ) # ( !\Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[49]~input_o\ & (!\Registers_ALU[8]~input_o\))) # (\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ 
-- (((!\Registers_ALU[9]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001011010010001000101101001011010011101110101101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[8]~input_o\,
	datac => \ALT_INV_Registers_ALU[9]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N48
\Mul|FPP9|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP7|PartialProduct~combout\ = ( \Registers_ALU[7]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[50]~input_o\ & (\Registers_ALU[49]~input_o\)) # (\Registers_ALU[50]~input_o\ & ((!\Registers_ALU[49]~input_o\) # 
-- (\Registers_ALU[6]~input_o\))))) # (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[50]~input_o\ & (!\Registers_ALU[49]~input_o\ & !\Registers_ALU[6]~input_o\)) # (\Registers_ALU[50]~input_o\ & (\Registers_ALU[49]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[7]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (\Registers_ALU[50]~input_o\ & (\Registers_ALU[49]~input_o\ & \Registers_ALU[6]~input_o\))) # (\Registers_ALU[51]~input_o\ & (((!\Registers_ALU[6]~input_o\) # (\Registers_ALU[49]~input_o\)) # 
-- (\Registers_ALU[50]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010111010101010001011101101001001010110110100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[50]~input_o\,
	datac => \ALT_INV_Registers_ALU[49]~input_o\,
	datad => \ALT_INV_Registers_ALU[6]~input_o\,
	dataf => \ALT_INV_Registers_ALU[7]~input_o\,
	combout => \Mul|FPP9|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N3
\Mul|Add18A|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(11) = ( \Mul|FPP9|BPP7|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(11) $ (\Mul|FPP8|BPP9|PartialProduct~combout\) ) ) # ( !\Mul|FPP9|BPP7|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(11) $ 
-- (!\Mul|FPP8|BPP9|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry\(11),
	datab => \Mul|FPP8|BPP9|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP9|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Result\(11));

-- Location: LABCELL_X99_Y45_N48
\Mul|Add18C|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry\(11) = ( \Registers_ALU[0]~input_o\ & ( \Mul|Add18C|Carry~1_combout\ & ( (!\Mul|Add18B|Result\(9) & (\Mul|Add18B|Result\(10) & (!\Registers_ALU[56]~input_o\ $ (!\Registers_ALU[55]~input_o\)))) # (\Mul|Add18B|Result\(9) & 
-- ((!\Registers_ALU[56]~input_o\ $ (!\Registers_ALU[55]~input_o\)) # (\Mul|Add18B|Result\(10)))) ) ) ) # ( !\Registers_ALU[0]~input_o\ & ( \Mul|Add18C|Carry~1_combout\ & ( (\Mul|Add18B|Result\(9) & \Mul|Add18B|Result\(10)) ) ) ) # ( 
-- \Registers_ALU[0]~input_o\ & ( !\Mul|Add18C|Carry~1_combout\ & ( (\Mul|Add18B|Result\(10) & (!\Registers_ALU[56]~input_o\ $ (!\Registers_ALU[55]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011000000010001000100010001011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(9),
	datab => \Mul|Add18B|ALT_INV_Result\(10),
	datac => \ALT_INV_Registers_ALU[56]~input_o\,
	datad => \ALT_INV_Registers_ALU[55]~input_o\,
	datae => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \Mul|Add18C|ALT_INV_Carry~1_combout\,
	combout => \Mul|Add18C|Carry\(11));

-- Location: LABCELL_X99_Y45_N39
\Mul|Add18C|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Result\(11) = ( \Mul|Add18C|Carry\(11) & ( !\Mul|Add10A|Result\(3) $ (!\Mul|Add14|Result\(7) $ (!\Mul|Add18B|Carry\(11) $ (\Mul|Add18A|Result\(11)))) ) ) # ( !\Mul|Add18C|Carry\(11) & ( !\Mul|Add10A|Result\(3) $ (!\Mul|Add14|Result\(7) $ 
-- (!\Mul|Add18B|Carry\(11) $ (!\Mul|Add18A|Result\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10A|ALT_INV_Result\(3),
	datab => \Mul|Add14|ALT_INV_Result\(7),
	datac => \Mul|Add18B|ALT_INV_Carry\(11),
	datad => \Mul|Add18A|ALT_INV_Result\(11),
	dataf => \Mul|Add18C|ALT_INV_Carry\(11),
	combout => \Mul|Add18C|Result\(11));

-- Location: LABCELL_X37_Y45_N12
\InputXORB[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[25]~25_combout\ = ( \Control_ALU[24]~input_o\ & ( \Registers_ALU[57]~input_o\ ) ) # ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[25]~25_combout\);

-- Location: LABCELL_X39_Y45_N3
\InputXORB[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(25) = ( ALURegSelector(1) & ( \InputXORB[25]~25_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(25),
	datad => \ALT_INV_InputXORB[25]~25_combout\,
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(25));

-- Location: MLABCELL_X36_Y45_N39
\InputANDB[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[25]~26_combout\ = ( \Registers_ALU[57]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((!AndBselector(1))) # (\IR_ALU[24]~input_o\))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\Registers_ALU[57]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (\IR_ALU[24]~input_o\ & (AndBselector(1)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110100010111101111010001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => ALT_INV_AndBselector(1),
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => \ALT_INV_Registers_ALU[57]~input_o\,
	combout => \InputANDB[25]~26_combout\);

-- Location: LABCELL_X37_Y45_N15
\InputANDB[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(25) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[25]~26_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputANDB[25]~26_combout\,
	datac => ALT_INV_InputANDB(25),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(25));

-- Location: LABCELL_X42_Y45_N36
\CRAA32|Carry~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~10_combout\ = ( AdderInputA(24) & ( AdderInputB(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(24),
	dataf => ALT_INV_AdderInputA(24),
	combout => \CRAA32|Carry~10_combout\);

-- Location: IOIBUF_X69_Y0_N18
\PC_ALU[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(25),
	o => \PC_ALU[25]~input_o\);

-- Location: LABCELL_X44_Y46_N51
\AdderInputA[25]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[25]~27_combout\ = ( AddrASelector(1) & ( \PC_ALU[25]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[25]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PC_ALU[25]~input_o\,
	datac => \ALT_INV_Registers_ALU[25]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[25]~27_combout\);

-- Location: LABCELL_X44_Y46_N18
\AdderInputA[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(25) = ( \AdderInputA[25]~27_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(25)) ) ) # ( !\AdderInputA[25]~27_combout\ & ( (AdderInputA(25) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(25),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[25]~27_combout\,
	combout => AdderInputA(25));

-- Location: MLABCELL_X46_Y46_N33
\AdderInputB[25]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[25]~82_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\AdderInputB[19]~69_combout\ & (!\IR_ALU[18]~input_o\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[57]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[57]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[19]~68_combout\,
	datab => \ALT_INV_AdderInputB[19]~69_combout\,
	datac => \ALT_INV_Registers_ALU[57]~input_o\,
	datad => \ALT_INV_IR_ALU[18]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[25]~82_combout\);

-- Location: MLABCELL_X46_Y46_N57
\AdderInputB[25]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[25]~83_combout\ = ( \AdderInputB[25]~82_combout\ & ( (!\Control_ALU[21]~input_o\ & (!\IR_ALU[24]~input_o\ & ((\Control_ALU[14]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[57]~input_o\)))) ) ) # ( 
-- !\AdderInputB[25]~82_combout\ & ( (!\Control_ALU[21]~input_o\ & ((!\IR_ALU[24]~input_o\) # ((!\Control_ALU[14]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[57]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001011110011111000101100000011100010110000001110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[57]~input_o\,
	datad => \ALT_INV_Control_ALU[14]~input_o\,
	dataf => \ALT_INV_AdderInputB[25]~82_combout\,
	combout => \AdderInputB[25]~83_combout\);

-- Location: MLABCELL_X46_Y46_N30
\AdderInputB[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(25) = ( \AdderInputB[25]~83_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(25)) ) ) # ( !\AdderInputB[25]~83_combout\ & ( (AdderInputB(25) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(25),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[25]~83_combout\,
	combout => AdderInputB(25));

-- Location: LABCELL_X43_Y46_N30
\CRAA32|Carry~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry~11_combout\ = ( AdderInputA(23) & ( \CRAA32|Carry\(22) & ( (\CRAA32|Carry~9_combout\ & (((AdderInputB(22) & AdderInputA(22))) # (AdderInputB(23)))) ) ) ) # ( !AdderInputA(23) & ( \CRAA32|Carry\(22) & ( (AdderInputB(22) & 
-- (\CRAA32|Carry~9_combout\ & (AdderInputB(23) & AdderInputA(22)))) ) ) ) # ( AdderInputA(23) & ( !\CRAA32|Carry\(22) & ( (\CRAA32|Carry~9_combout\ & (((AdderInputA(22)) # (AdderInputB(23))) # (AdderInputB(22)))) ) ) ) # ( !AdderInputA(23) & ( 
-- !\CRAA32|Carry\(22) & ( (\CRAA32|Carry~9_combout\ & (AdderInputB(23) & ((AdderInputA(22)) # (AdderInputB(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000100110011001100000000000000010000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(22),
	datab => \CRAA32|ALT_INV_Carry~9_combout\,
	datac => ALT_INV_AdderInputB(23),
	datad => ALT_INV_AdderInputA(22),
	datae => ALT_INV_AdderInputA(23),
	dataf => \CRAA32|ALT_INV_Carry\(22),
	combout => \CRAA32|Carry~11_combout\);

-- Location: LABCELL_X42_Y45_N30
\CRAA32|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(25) = ( \CRAA32|Carry~11_combout\ & ( !AdderInputA(25) $ (AdderInputB(25)) ) ) # ( !\CRAA32|Carry~11_combout\ & ( !\CRAA32|Carry~10_combout\ $ (!AdderInputA(25) $ (AdderInputB(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Carry~10_combout\,
	datac => ALT_INV_AdderInputA(25),
	datad => ALT_INV_AdderInputB(25),
	dataf => \CRAA32|ALT_INV_Carry~11_combout\,
	combout => \CRAA32|Result\(25));

-- Location: LABCELL_X37_Y45_N18
\InputORB[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[25]~26_combout\ = ( \IR_ALU[12]~input_o\ & ( OrBselector(1) & ( (\Control_ALU[29]~input_o\) # (\IR_ALU[24]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( OrBselector(1) & ( (\IR_ALU[24]~input_o\ & !\Control_ALU[29]~input_o\) ) ) ) # ( 
-- \IR_ALU[12]~input_o\ & ( !OrBselector(1) & ( (\Control_ALU[29]~input_o\) # (\Registers_ALU[57]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( !OrBselector(1) & ( (\Registers_ALU[57]~input_o\ & !\Control_ALU[29]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Control_ALU[29]~input_o\,
	datae => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[25]~26_combout\);

-- Location: LABCELL_X37_Y45_N39
\InputORB[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(25) = ( \InputORB[0]~1_combout\ & ( \InputORB[25]~26_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( \InputORB[25]~26_combout\ & ( InputORB(25) ) ) ) # ( !\InputORB[0]~1_combout\ & ( !\InputORB[25]~26_combout\ & ( InputORB(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(25),
	datae => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[25]~26_combout\,
	combout => InputORB(25));

-- Location: LABCELL_X39_Y45_N48
\ALU_Registers[25]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]~69_combout\ = ( !\Registers_ALU[25]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(25) & (\ALU_Registers[31]~0_combout\))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & ((\CRAA32|Result\(25)))) # 
-- (\ALU_Registers[31]~0_combout\ & (InputXORB(25)))))) ) ) # ( \Registers_ALU[25]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(25))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & 
-- ((\CRAA32|Result\(25)))) # (\ALU_Registers[31]~0_combout\ & (!InputXORB(25)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011011000010101110111001010101000110110101111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => ALT_INV_InputXORB(25),
	datac => ALT_INV_InputANDB(25),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[25]~input_o\,
	dataf => \CRAA32|ALT_INV_Result\(25),
	datag => ALT_INV_InputORB(25),
	combout => \ALU_Registers[25]~69_combout\);

-- Location: LABCELL_X39_Y45_N36
\ALU_Registers[25]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]~65_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & ((((\ALU_Registers[25]~69_combout\))))) # (\Control_ALU[31]~input_o\ & (!\Mul|Add32D|Carry\(25) $ (!\Mul|Add32C|Result\(25) $ (((\Mul|Add18C|Result\(11))))))) 
-- ) ) # ( \Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & ((((\ALU_Registers[25]~20_combout\))))) # (\Control_ALU[31]~input_o\ & (!\Mul|Add32D|Carry\(25) $ (!\Mul|Add32C|Result\(25) $ (((\Mul|Add18C|Result\(11))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000011110000111101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Carry\(25),
	datab => \Mul|Add32C|ALT_INV_Result\(25),
	datac => \ALT_INV_ALU_Registers[25]~20_combout\,
	datad => \Mul|Add18C|ALT_INV_Result\(11),
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ALT_INV_Control_ALU[31]~input_o\,
	datag => \ALT_INV_ALU_Registers[25]~69_combout\,
	combout => \ALU_Registers[25]~65_combout\);

-- Location: LABCELL_X39_Y45_N6
\ALU_Registers[25]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]$latch~combout\ = ( \ALU_Registers[25]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[25]~65_combout\) ) ) # ( !\ALU_Registers[25]$latch~combout\ & ( (\ALU_Registers[25]~65_combout\ & \ALU_Registers[31]~3_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[25]~65_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[25]$latch~combout\,
	combout => \ALU_Registers[25]$latch~combout\);

-- Location: LABCELL_X106_Y44_N30
\Mul|FPP1|BPP24|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP24|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[33]~input_o\ & (!\Registers_ALU[23]~input_o\)) # (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[24]~input_o\))))) # 
-- (\Registers_ALU[34]~input_o\ & (((!\Registers_ALU[24]~input_o\)) # (\Registers_ALU[33]~input_o\))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (\Registers_ALU[33]~input_o\ & ((\Registers_ALU[24]~input_o\)))) # 
-- (\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[33]~input_o\ & ((\Registers_ALU[24]~input_o\))) # (\Registers_ALU[33]~input_o\ & (\Registers_ALU[23]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100111000000010110011111110111100100011111011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[34]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[23]~input_o\,
	datad => \ALT_INV_Registers_ALU[24]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP1|BPP24|PartialProduct~combout\);

-- Location: LABCELL_X106_Y44_N48
\Mul|FPP0|BPP26|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP26|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[26]~input_o\ $ (!\Registers_ALU[33]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (!\Registers_ALU[25]~input_o\ & \Registers_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[26]~input_o\,
	datac => \ALT_INV_Registers_ALU[25]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP26|PartialProduct~0_combout\);

-- Location: LABCELL_X106_Y44_N21
\Mul|Add32A|Carry~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~19_combout\ = ( \Mul|FPP0|BPP26|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP24|PartialProduct~combout\ ) ) # ( !\Mul|FPP0|BPP26|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP24|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP1|BPP24|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP0|BPP26|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry~19_combout\);

-- Location: LABCELL_X105_Y44_N0
\Mul|Add32A|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(26) = ( \Mul|Add32A|Carry~19_combout\ & ( \Mul|Add32A|Carry\(24) & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout\ & ((!\Mul|FPP0|BPP24|PartialProduct~0_combout\) # ((!\Mul|FPP1|BPP22|PartialProduct~combout\) # 
-- (!\Mul|FPP1|BPP23|PartialProduct~combout\)))) # (\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP23|PartialProduct~combout\ & ((!\Mul|FPP0|BPP24|PartialProduct~0_combout\) # (!\Mul|FPP1|BPP22|PartialProduct~combout\)))) ) ) ) # ( 
-- !\Mul|Add32A|Carry~19_combout\ & ( \Mul|Add32A|Carry\(24) & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (\Mul|FPP0|BPP24|PartialProduct~0_combout\ & (\Mul|FPP1|BPP22|PartialProduct~combout\ & \Mul|FPP1|BPP23|PartialProduct~combout\))) # 
-- (\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (((\Mul|FPP0|BPP24|PartialProduct~0_combout\ & \Mul|FPP1|BPP22|PartialProduct~combout\)) # (\Mul|FPP1|BPP23|PartialProduct~combout\))) ) ) ) # ( \Mul|Add32A|Carry~19_combout\ & ( !\Mul|Add32A|Carry\(24) & ( 
-- (!\Mul|FPP0|BPP25|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP23|PartialProduct~combout\) # ((!\Mul|FPP0|BPP24|PartialProduct~0_combout\ & !\Mul|FPP1|BPP22|PartialProduct~combout\)))) # (\Mul|FPP0|BPP25|PartialProduct~0_combout\ & 
-- (!\Mul|FPP0|BPP24|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP22|PartialProduct~combout\ & !\Mul|FPP1|BPP23|PartialProduct~combout\))) ) ) ) # ( !\Mul|Add32A|Carry~19_combout\ & ( !\Mul|Add32A|Carry\(24) & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout\ & 
-- (\Mul|FPP1|BPP23|PartialProduct~combout\ & ((\Mul|FPP1|BPP22|PartialProduct~combout\) # (\Mul|FPP0|BPP24|PartialProduct~0_combout\)))) # (\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (((\Mul|FPP1|BPP23|PartialProduct~combout\) # 
-- (\Mul|FPP1|BPP22|PartialProduct~combout\)) # (\Mul|FPP0|BPP24|PartialProduct~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101111111111010101000000000000001010101111111111010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP25|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP0|BPP24|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP22|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP1|BPP23|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add32A|ALT_INV_Carry~19_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry\(24),
	combout => \Mul|Add32A|Result\(26));

-- Location: LABCELL_X108_Y44_N27
\Mul|Add30|Carry[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(24) = ( \Mul|FPP2|BPP21|PartialProduct~combout\ & ( ((!\Mul|Add30|Carry\(22) & (\Mul|FPP2|BPP20|PartialProduct~combout\ & \Mul|FPP3|BPP18|PartialProduct~combout\)) # (\Mul|Add30|Carry\(22) & ((\Mul|FPP3|BPP18|PartialProduct~combout\) # 
-- (\Mul|FPP2|BPP20|PartialProduct~combout\)))) # (\Mul|FPP3|BPP19|PartialProduct~combout\) ) ) # ( !\Mul|FPP2|BPP21|PartialProduct~combout\ & ( (\Mul|FPP3|BPP19|PartialProduct~combout\ & ((!\Mul|Add30|Carry\(22) & (\Mul|FPP2|BPP20|PartialProduct~combout\ & 
-- \Mul|FPP3|BPP18|PartialProduct~combout\)) # (\Mul|Add30|Carry\(22) & ((\Mul|FPP3|BPP18|PartialProduct~combout\) # (\Mul|FPP2|BPP20|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011100011111011111110001111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry\(22),
	datab => \Mul|FPP2|BPP20|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP3|BPP19|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP3|BPP18|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP21|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry\(24));

-- Location: LABCELL_X108_Y44_N36
\Mul|FPP3|BPP20|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP20|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[20]~input_o\ $ ((!\Registers_ALU[39]~input_o\)))) # (\Registers_ALU[38]~input_o\ & (((\Registers_ALU[19]~input_o\) # 
-- (\Registers_ALU[39]~input_o\)))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (((\Registers_ALU[39]~input_o\ & !\Registers_ALU[19]~input_o\)))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[20]~input_o\ $ 
-- ((!\Registers_ALU[39]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100110001100000110011001100110001111110110011000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[20]~input_o\,
	datab => \ALT_INV_Registers_ALU[39]~input_o\,
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP3|BPP20|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N30
\Mul|FPP2|BPP22|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP22|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (!\Registers_ALU[37]~input_o\ $ ((!\Registers_ALU[22]~input_o\)))) # (\Registers_ALU[36]~input_o\ & (((\Registers_ALU[21]~input_o\)) # 
-- (\Registers_ALU[37]~input_o\))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[21]~input_o\)))) # (\Registers_ALU[36]~input_o\ & (!\Registers_ALU[37]~input_o\ $ 
-- ((!\Registers_ALU[22]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000000110010101100000011001100101011011110110010101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[22]~input_o\,
	datac => \ALT_INV_Registers_ALU[36]~input_o\,
	datad => \ALT_INV_Registers_ALU[21]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP22|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N18
\Mul|Add30|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(24) = ( \Mul|FPP2|BPP22|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(24) $ (\Mul|FPP3|BPP20|PartialProduct~combout\) ) ) # ( !\Mul|FPP2|BPP22|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(24) $ 
-- (!\Mul|FPP3|BPP20|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add30|ALT_INV_Carry\(24),
	datad => \Mul|FPP3|BPP20|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP22|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(24));

-- Location: LABCELL_X105_Y44_N48
\Mul|Add32A|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(25) = ( \Mul|FPP1|BPP23|PartialProduct~combout\ & ( !\Mul|FPP0|BPP25|PartialProduct~0_combout\ $ (((!\Mul|Add32A|Carry\(24) & ((\Mul|FPP1|BPP22|PartialProduct~combout\) # (\Mul|FPP0|BPP24|PartialProduct~0_combout\))) # 
-- (\Mul|Add32A|Carry\(24) & (\Mul|FPP0|BPP24|PartialProduct~0_combout\ & \Mul|FPP1|BPP22|PartialProduct~combout\)))) ) ) # ( !\Mul|FPP1|BPP23|PartialProduct~combout\ & ( !\Mul|FPP0|BPP25|PartialProduct~0_combout\ $ (((!\Mul|Add32A|Carry\(24) & 
-- (!\Mul|FPP0|BPP24|PartialProduct~0_combout\ & !\Mul|FPP1|BPP22|PartialProduct~combout\)) # (\Mul|Add32A|Carry\(24) & ((!\Mul|FPP0|BPP24|PartialProduct~0_combout\) # (!\Mul|FPP1|BPP22|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111010100001010111101010011010100001010111101010000101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry\(24),
	datab => \Mul|FPP0|BPP24|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP22|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP0|BPP25|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP1|BPP23|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(25));

-- Location: LABCELL_X105_Y44_N42
\Mul|Add32B|Carry[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(26) = ( \Mul|Add32B|Carry~12_combout\ & ( \Mul|Add32A|Result\(24) & ( (!\Mul|Add32A|Result\(25) & !\Mul|Add30|Result\(23)) ) ) ) # ( !\Mul|Add32B|Carry~12_combout\ & ( \Mul|Add32A|Result\(24) & ( (!\Mul|Add32A|Result\(25) & 
-- ((!\Mul|Add30|Result\(23)) # ((!\Mul|Add32B|Carry~13_combout\ & !\Mul|Add30|Result\(22))))) # (\Mul|Add32A|Result\(25) & (!\Mul|Add32B|Carry~13_combout\ & (!\Mul|Add30|Result\(22) & !\Mul|Add30|Result\(23)))) ) ) ) # ( \Mul|Add32B|Carry~12_combout\ & ( 
-- !\Mul|Add32A|Result\(24) & ( (!\Mul|Add30|Result\(22) & ((!\Mul|Add32A|Result\(25)) # (!\Mul|Add30|Result\(23)))) # (\Mul|Add30|Result\(22) & (!\Mul|Add32A|Result\(25) & !\Mul|Add30|Result\(23))) ) ) ) # ( !\Mul|Add32B|Carry~12_combout\ & ( 
-- !\Mul|Add32A|Result\(24) & ( (!\Mul|Add32A|Result\(25) & ((!\Mul|Add32B|Carry~13_combout\) # ((!\Mul|Add30|Result\(22)) # (!\Mul|Add30|Result\(23))))) # (\Mul|Add32A|Result\(25) & (!\Mul|Add30|Result\(23) & ((!\Mul|Add32B|Carry~13_combout\) # 
-- (!\Mul|Add30|Result\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011100000111111001100000011111000100000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~13_combout\,
	datab => \Mul|Add30|ALT_INV_Result\(22),
	datac => \Mul|Add32A|ALT_INV_Result\(25),
	datad => \Mul|Add30|ALT_INV_Result\(23),
	datae => \Mul|Add32B|ALT_INV_Carry~12_combout\,
	dataf => \Mul|Add32A|ALT_INV_Result\(24),
	combout => \Mul|Add32B|Carry\(26));

-- Location: LABCELL_X106_Y44_N15
\Mul|Add32B|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(26) = ( \Mul|Add32B|Carry\(26) & ( !\Mul|Add32A|Result\(26) $ (!\Mul|Add30|Result\(24)) ) ) # ( !\Mul|Add32B|Carry\(26) & ( !\Mul|Add32A|Result\(26) $ (\Mul|Add30|Result\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add32A|ALT_INV_Result\(26),
	datad => \Mul|Add30|ALT_INV_Result\(24),
	dataf => \Mul|Add32B|ALT_INV_Carry\(26),
	combout => \Mul|Add32B|Result\(26));

-- Location: LABCELL_X105_Y44_N6
\Mul|Add32C|Carry~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~9_combout\ = ( \Mul|Add26B|Result\(19) & ( \Mul|Add30|Result\(22) & ( !\Mul|Add32B|Carry~14_combout\ $ (((!\Mul|Add32B|Carry~13_combout\ & (!\Mul|Add32B|Carry~12_combout\ & !\Mul|Add32A|Result\(24))))) ) ) ) # ( \Mul|Add26B|Result\(19) & 
-- ( !\Mul|Add30|Result\(22) & ( !\Mul|Add32B|Carry~14_combout\ $ (((!\Mul|Add32A|Result\(24)) # ((!\Mul|Add32B|Carry~13_combout\ & !\Mul|Add32B|Carry~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001111111100000000000000000000111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~13_combout\,
	datab => \Mul|Add32B|ALT_INV_Carry~12_combout\,
	datac => \Mul|Add32A|ALT_INV_Result\(24),
	datad => \Mul|Add32B|ALT_INV_Carry~14_combout\,
	datae => \Mul|Add26B|ALT_INV_Result\(19),
	dataf => \Mul|Add30|ALT_INV_Result\(22),
	combout => \Mul|Add32C|Carry~9_combout\);

-- Location: MLABCELL_X101_Y46_N57
\Mul|Add26A|Carry[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(20) = ( \Mul|Add26A|Carry\(18) & ( (!\Mul|FPP4|BPP17|PartialProduct~combout\ & (\Mul|FPP5|BPP15|PartialProduct~combout\ & ((\Mul|FPP4|BPP16|PartialProduct~combout\) # (\Mul|FPP5|BPP14|PartialProduct~combout\)))) # 
-- (\Mul|FPP4|BPP17|PartialProduct~combout\ & (((\Mul|FPP5|BPP15|PartialProduct~combout\) # (\Mul|FPP4|BPP16|PartialProduct~combout\)) # (\Mul|FPP5|BPP14|PartialProduct~combout\))) ) ) # ( !\Mul|Add26A|Carry\(18) & ( (!\Mul|FPP4|BPP17|PartialProduct~combout\ 
-- & (\Mul|FPP5|BPP14|PartialProduct~combout\ & (\Mul|FPP4|BPP16|PartialProduct~combout\ & \Mul|FPP5|BPP15|PartialProduct~combout\))) # (\Mul|FPP4|BPP17|PartialProduct~combout\ & (((\Mul|FPP5|BPP14|PartialProduct~combout\ & 
-- \Mul|FPP4|BPP16|PartialProduct~combout\)) # (\Mul|FPP5|BPP15|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP14|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP4|BPP17|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP4|BPP16|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP5|BPP15|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(18),
	combout => \Mul|Add26A|Carry\(20));

-- Location: LABCELL_X99_Y44_N54
\Mul|FPP6|BPP14|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP14|PartialProduct~combout\ = ( \Registers_ALU[14]~input_o\ & ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[44]~input_o\) # (\Registers_ALU[13]~input_o\))) # (\Registers_ALU[45]~input_o\ & 
-- ((\Registers_ALU[44]~input_o\))) ) ) ) # ( !\Registers_ALU[14]~input_o\ & ( \Registers_ALU[43]~input_o\ & ( ((\Registers_ALU[13]~input_o\ & \Registers_ALU[44]~input_o\)) # (\Registers_ALU[45]~input_o\) ) ) ) # ( \Registers_ALU[14]~input_o\ & ( 
-- !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & ((\Registers_ALU[44]~input_o\))) # (\Registers_ALU[45]~input_o\ & (!\Registers_ALU[13]~input_o\ & !\Registers_ALU[44]~input_o\)) ) ) ) # ( !\Registers_ALU[14]~input_o\ & ( 
-- !\Registers_ALU[43]~input_o\ & ( (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[13]~input_o\) # (\Registers_ALU[44]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101010010100100101001010111010101111010011110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datab => \ALT_INV_Registers_ALU[13]~input_o\,
	datac => \ALT_INV_Registers_ALU[44]~input_o\,
	datae => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP14|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N57
\Mul|FPP7|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP12|PartialProduct~combout\ = ( \Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[11]~input_o\ & (!\Registers_ALU[47]~input_o\ $ (!\Registers_ALU[45]~input_o\ $ (\Registers_ALU[46]~input_o\)))) # (\Registers_ALU[11]~input_o\ & 
-- ((!\Registers_ALU[47]~input_o\ & ((\Registers_ALU[46]~input_o\) # (\Registers_ALU[45]~input_o\))) # (\Registers_ALU[47]~input_o\ & (\Registers_ALU[45]~input_o\ & \Registers_ALU[46]~input_o\)))) ) ) # ( !\Registers_ALU[12]~input_o\ & ( 
-- (!\Registers_ALU[11]~input_o\ & (\Registers_ALU[47]~input_o\)) # (\Registers_ALU[11]~input_o\ & ((!\Registers_ALU[47]~input_o\ & (\Registers_ALU[45]~input_o\ & \Registers_ALU[46]~input_o\)) # (\Registers_ALU[47]~input_o\ & ((\Registers_ALU[46]~input_o\) # 
-- (\Registers_ALU[45]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110111001000110011011100101100110001110010110011000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[11]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[45]~input_o\,
	datad => \ALT_INV_Registers_ALU[46]~input_o\,
	dataf => \ALT_INV_Registers_ALU[12]~input_o\,
	combout => \Mul|FPP7|BPP12|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N18
\Mul|Add22|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(16) = ( \Mul|FPP6|BPP13|PartialProduct~combout\ & ( !\Mul|FPP6|BPP14|PartialProduct~combout\ $ (!\Mul|FPP7|BPP12|PartialProduct~combout\ $ (((\Mul|FPP7|BPP11|PartialProduct~combout\) # (\Mul|Add22|Carry\(15))))) ) ) # ( 
-- !\Mul|FPP6|BPP13|PartialProduct~combout\ & ( !\Mul|FPP6|BPP14|PartialProduct~combout\ $ (!\Mul|FPP7|BPP12|PartialProduct~combout\ $ (((\Mul|Add22|Carry\(15) & \Mul|FPP7|BPP11|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001000111101110000101111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|ALT_INV_Carry\(15),
	datab => \Mul|FPP7|BPP11|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP6|BPP14|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP7|BPP12|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP13|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(16));

-- Location: LABCELL_X105_Y46_N12
\Mul|Add26B|Carry[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(19) = ( \Mul|Add26A|Carry~6_combout\ & ( \Mul|Add22|Result\(13) & ( (!\Mul|Add22|Result\(14) & (!\Mul|Add26A|Carry\(18) & ((\Mul|Add26B|Carry\(17)) # (\Mul|Add26A|Result\(17))))) # (\Mul|Add22|Result\(14) & (((!\Mul|Add26A|Carry\(18)) # 
-- (\Mul|Add26B|Carry\(17))) # (\Mul|Add26A|Result\(17)))) ) ) ) # ( !\Mul|Add26A|Carry~6_combout\ & ( \Mul|Add22|Result\(13) & ( (!\Mul|Add22|Result\(14) & (\Mul|Add26A|Carry\(18) & ((\Mul|Add26B|Carry\(17)) # (\Mul|Add26A|Result\(17))))) # 
-- (\Mul|Add22|Result\(14) & (((\Mul|Add26B|Carry\(17)) # (\Mul|Add26A|Carry\(18))) # (\Mul|Add26A|Result\(17)))) ) ) ) # ( \Mul|Add26A|Carry~6_combout\ & ( !\Mul|Add22|Result\(13) & ( (!\Mul|Add22|Result\(14) & (\Mul|Add26A|Result\(17) & 
-- (!\Mul|Add26A|Carry\(18) & \Mul|Add26B|Carry\(17)))) # (\Mul|Add22|Result\(14) & ((!\Mul|Add26A|Carry\(18)) # ((\Mul|Add26A|Result\(17) & \Mul|Add26B|Carry\(17))))) ) ) ) # ( !\Mul|Add26A|Carry~6_combout\ & ( !\Mul|Add22|Result\(13) & ( 
-- (!\Mul|Add22|Result\(14) & (\Mul|Add26A|Result\(17) & (\Mul|Add26A|Carry\(18) & \Mul|Add26B|Carry\(17)))) # (\Mul|Add22|Result\(14) & (((\Mul|Add26A|Result\(17) & \Mul|Add26B|Carry\(17))) # (\Mul|Add26A|Carry\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111001100000111000100010111001111110111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(17),
	datab => \Mul|Add22|ALT_INV_Result\(14),
	datac => \Mul|Add26A|ALT_INV_Carry\(18),
	datad => \Mul|Add26B|ALT_INV_Carry\(17),
	datae => \Mul|Add26A|ALT_INV_Carry~6_combout\,
	dataf => \Mul|Add22|ALT_INV_Result\(13),
	combout => \Mul|Add26B|Carry\(19));

-- Location: MLABCELL_X101_Y46_N27
\Mul|FPP4|BPP18|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP18|PartialProduct~combout\ = ( \Registers_ALU[41]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[17]~input_o\)) # (\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[18]~input_o\))))) # 
-- (\Registers_ALU[39]~input_o\ & (((!\Registers_ALU[18]~input_o\)) # (\Registers_ALU[40]~input_o\))) ) ) # ( !\Registers_ALU[41]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (\Registers_ALU[40]~input_o\ & ((\Registers_ALU[18]~input_o\)))) # 
-- (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[40]~input_o\ & ((\Registers_ALU[18]~input_o\))) # (\Registers_ALU[40]~input_o\ & (\Registers_ALU[17]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100111000000010110011111110111100100011111011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[17]~input_o\,
	datad => \ALT_INV_Registers_ALU[18]~input_o\,
	dataf => \ALT_INV_Registers_ALU[41]~input_o\,
	combout => \Mul|FPP4|BPP18|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N33
\Mul|FPP5|BPP16|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP16|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[15]~input_o\))) # (\Registers_ALU[42]~input_o\ & (!\Registers_ALU[16]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[16]~input_o\) # ((\Registers_ALU[42]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (\Registers_ALU[16]~input_o\ & (\Registers_ALU[42]~input_o\))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & (\Registers_ALU[16]~input_o\)) # (\Registers_ALU[42]~input_o\ & ((\Registers_ALU[15]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011111101101010011011110110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[41]~input_o\,
	datab => \ALT_INV_Registers_ALU[16]~input_o\,
	datac => \ALT_INV_Registers_ALU[42]~input_o\,
	datad => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP16|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N48
\Mul|Add26A|Carry~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~7_combout\ = ( \Mul|FPP5|BPP16|PartialProduct~combout\ & ( !\Mul|FPP4|BPP18|PartialProduct~combout\ ) ) # ( !\Mul|FPP5|BPP16|PartialProduct~combout\ & ( \Mul|FPP4|BPP18|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP4|BPP18|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP16|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry~7_combout\);

-- Location: LABCELL_X102_Y44_N0
\Mul|Add26B|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(20) = ( \Mul|Add26A|Carry~7_combout\ & ( \Mul|Add26A|Result\(19) & ( !\Mul|Add26A|Carry\(20) $ (!\Mul|Add22|Result\(16) $ (((!\Mul|Add22|Result\(15) & !\Mul|Add26B|Carry\(19))))) ) ) ) # ( !\Mul|Add26A|Carry~7_combout\ & ( 
-- \Mul|Add26A|Result\(19) & ( !\Mul|Add26A|Carry\(20) $ (!\Mul|Add22|Result\(16) $ (((\Mul|Add26B|Carry\(19)) # (\Mul|Add22|Result\(15))))) ) ) ) # ( \Mul|Add26A|Carry~7_combout\ & ( !\Mul|Add26A|Result\(19) & ( !\Mul|Add26A|Carry\(20) $ 
-- (!\Mul|Add22|Result\(16) $ (((!\Mul|Add22|Result\(15)) # (!\Mul|Add26B|Carry\(19))))) ) ) ) # ( !\Mul|Add26A|Carry~7_combout\ & ( !\Mul|Add26A|Result\(19) & ( !\Mul|Add26A|Carry\(20) $ (!\Mul|Add22|Result\(16) $ (((\Mul|Add22|Result\(15) & 
-- \Mul|Add26B|Carry\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001100110011001011001101001100110011001011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry\(20),
	datab => \Mul|Add22|ALT_INV_Result\(16),
	datac => \Mul|Add22|ALT_INV_Result\(15),
	datad => \Mul|Add26B|ALT_INV_Carry\(19),
	datae => \Mul|Add26A|ALT_INV_Carry~7_combout\,
	dataf => \Mul|Add26A|ALT_INV_Result\(19),
	combout => \Mul|Add26B|Result\(20));

-- Location: LABCELL_X105_Y44_N24
\Mul|Add32C|Carry~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~10_combout\ = ( \Mul|Add26B|Result\(17) & ( \Mul|Add32B|Result\(24) & ( (\Mul|Add32C|Carry~8_combout\ & (((!\Mul|Add32C|Carry\(23)) # (\Mul|Add32B|Result\(23))) # (\Mul|Add26B|Result\(18)))) ) ) ) # ( !\Mul|Add26B|Result\(17) & ( 
-- \Mul|Add32B|Result\(24) & ( (\Mul|Add32C|Carry~8_combout\ & (((\Mul|Add32B|Result\(23) & !\Mul|Add32C|Carry\(23))) # (\Mul|Add26B|Result\(18)))) ) ) ) # ( \Mul|Add26B|Result\(17) & ( !\Mul|Add32B|Result\(24) & ( (\Mul|Add26B|Result\(18) & 
-- (\Mul|Add32C|Carry~8_combout\ & ((!\Mul|Add32C|Carry\(23)) # (\Mul|Add32B|Result\(23))))) ) ) ) # ( !\Mul|Add26B|Result\(17) & ( !\Mul|Add32B|Result\(24) & ( (\Mul|Add26B|Result\(18) & (\Mul|Add32B|Result\(23) & (\Mul|Add32C|Carry~8_combout\ & 
-- !\Mul|Add32C|Carry\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000001010000000100000111000001010000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(18),
	datab => \Mul|Add32B|ALT_INV_Result\(23),
	datac => \Mul|Add32C|ALT_INV_Carry~8_combout\,
	datad => \Mul|Add32C|ALT_INV_Carry\(23),
	datae => \Mul|Add26B|ALT_INV_Result\(17),
	dataf => \Mul|Add32B|ALT_INV_Result\(24),
	combout => \Mul|Add32C|Carry~10_combout\);

-- Location: LABCELL_X100_Y44_N51
\Mul|Add32C|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(26) = ( \Mul|Add32C|Carry~10_combout\ & ( !\Mul|Add32B|Result\(26) $ (\Mul|Add26B|Result\(20)) ) ) # ( !\Mul|Add32C|Carry~10_combout\ & ( !\Mul|Add32B|Result\(26) $ (!\Mul|Add32C|Carry~9_combout\ $ (\Mul|Add26B|Result\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101101010100101010101011010101001011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(26),
	datac => \Mul|Add32C|ALT_INV_Carry~9_combout\,
	datad => \Mul|Add26B|ALT_INV_Result\(20),
	datae => \Mul|Add32C|ALT_INV_Carry~10_combout\,
	combout => \Mul|Add32C|Result\(26));

-- Location: LABCELL_X100_Y45_N0
\Mul|Add18A|Carry[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(12) = ( \Mul|FPP9|BPP7|PartialProduct~combout\ & ( (\Mul|FPP8|BPP9|PartialProduct~combout\) # (\Mul|Add18A|Carry\(11)) ) ) # ( !\Mul|FPP9|BPP7|PartialProduct~combout\ & ( (\Mul|Add18A|Carry\(11) & \Mul|FPP8|BPP9|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry\(11),
	datab => \Mul|FPP8|BPP9|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP9|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry\(12));

-- Location: LABCELL_X100_Y45_N36
\Mul|FPP9|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP8|PartialProduct~combout\ = ( \Registers_ALU[7]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[50]~input_o\ & (!\Registers_ALU[8]~input_o\ $ (!\Registers_ALU[51]~input_o\)))) # (\Registers_ALU[49]~input_o\ & 
-- ((!\Registers_ALU[8]~input_o\ $ (!\Registers_ALU[51]~input_o\)) # (\Registers_ALU[50]~input_o\))) ) ) # ( !\Registers_ALU[7]~input_o\ & ( !\Registers_ALU[51]~input_o\ $ (((!\Registers_ALU[8]~input_o\) # (!\Registers_ALU[49]~input_o\ $ 
-- (\Registers_ALU[50]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000101101000111100010110100010100011111010001010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[8]~input_o\,
	datac => \ALT_INV_Registers_ALU[51]~input_o\,
	datad => \ALT_INV_Registers_ALU[50]~input_o\,
	dataf => \ALT_INV_Registers_ALU[7]~input_o\,
	combout => \Mul|FPP9|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N57
\Mul|FPP8|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP10|PartialProduct~combout\ = ( \Registers_ALU[9]~input_o\ & ( (!\Registers_ALU[48]~input_o\ & (\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ (!\Registers_ALU[10]~input_o\)))) # (\Registers_ALU[48]~input_o\ & 
-- ((!\Registers_ALU[49]~input_o\ $ (!\Registers_ALU[10]~input_o\)) # (\Registers_ALU[47]~input_o\))) ) ) # ( !\Registers_ALU[9]~input_o\ & ( !\Registers_ALU[49]~input_o\ $ (((!\Registers_ALU[10]~input_o\) # (!\Registers_ALU[48]~input_o\ $ 
-- (\Registers_ALU[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001011001010101100101100100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[48]~input_o\,
	datac => \ALT_INV_Registers_ALU[10]~input_o\,
	datad => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[9]~input_o\,
	combout => \Mul|FPP8|BPP10|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N54
\Mul|Add18A|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(12) = ( \Mul|FPP8|BPP10|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(12) $ (\Mul|FPP9|BPP8|PartialProduct~combout\) ) ) # ( !\Mul|FPP8|BPP10|PartialProduct~combout\ & ( !\Mul|Add18A|Carry\(12) $ 
-- (!\Mul|FPP9|BPP8|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add18A|ALT_INV_Carry\(12),
	datad => \Mul|FPP9|BPP8|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP8|BPP10|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Result\(12));

-- Location: LABCELL_X98_Y45_N15
\Mul|FPP11|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP4|PartialProduct~combout\ = ( \Registers_ALU[3]~input_o\ & ( (!\Registers_ALU[53]~input_o\ & (\Registers_ALU[54]~input_o\ & (!\Registers_ALU[4]~input_o\ $ (!\Registers_ALU[55]~input_o\)))) # (\Registers_ALU[53]~input_o\ & 
-- ((!\Registers_ALU[4]~input_o\ $ (!\Registers_ALU[55]~input_o\)) # (\Registers_ALU[54]~input_o\))) ) ) # ( !\Registers_ALU[3]~input_o\ & ( !\Registers_ALU[55]~input_o\ $ (((!\Registers_ALU[4]~input_o\) # (!\Registers_ALU[53]~input_o\ $ 
-- (\Registers_ALU[54]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000101101000111100010110100010100011111010001010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[53]~input_o\,
	datab => \ALT_INV_Registers_ALU[4]~input_o\,
	datac => \ALT_INV_Registers_ALU[55]~input_o\,
	datad => \ALT_INV_Registers_ALU[54]~input_o\,
	dataf => \ALT_INV_Registers_ALU[3]~input_o\,
	combout => \Mul|FPP11|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X100_Y43_N48
\Mul|FPP10|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP6|PartialProduct~combout\ = ( \Registers_ALU[52]~input_o\ & ( \Registers_ALU[51]~input_o\ & ( (\Registers_ALU[5]~input_o\) # (\Registers_ALU[53]~input_o\) ) ) ) # ( !\Registers_ALU[52]~input_o\ & ( \Registers_ALU[51]~input_o\ & ( 
-- !\Registers_ALU[6]~input_o\ $ (!\Registers_ALU[53]~input_o\) ) ) ) # ( \Registers_ALU[52]~input_o\ & ( !\Registers_ALU[51]~input_o\ & ( !\Registers_ALU[6]~input_o\ $ (!\Registers_ALU[53]~input_o\) ) ) ) # ( !\Registers_ALU[52]~input_o\ & ( 
-- !\Registers_ALU[51]~input_o\ & ( (\Registers_ALU[53]~input_o\ & !\Registers_ALU[5]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111000011110000111100001111000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[6]~input_o\,
	datac => \ALT_INV_Registers_ALU[53]~input_o\,
	datad => \ALT_INV_Registers_ALU[5]~input_o\,
	datae => \ALT_INV_Registers_ALU[52]~input_o\,
	dataf => \ALT_INV_Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X98_Y45_N12
\Mul|Add14|Carry[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry\(8) = ( \Mul|FPP10|BPP5|PartialProduct~combout\ & ( (\Mul|FPP11|BPP3|PartialProduct~combout\) # (\Mul|Add14|Carry\(7)) ) ) # ( !\Mul|FPP10|BPP5|PartialProduct~combout\ & ( (\Mul|Add14|Carry\(7) & \Mul|FPP11|BPP3|PartialProduct~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add14|ALT_INV_Carry\(7),
	datad => \Mul|FPP11|BPP3|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP10|BPP5|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Carry\(8));

-- Location: LABCELL_X98_Y45_N18
\Mul|Add14|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(8) = ( \Mul|Add14|Carry\(8) & ( !\Mul|FPP11|BPP4|PartialProduct~combout\ $ (\Mul|FPP10|BPP6|PartialProduct~combout\) ) ) # ( !\Mul|Add14|Carry\(8) & ( !\Mul|FPP11|BPP4|PartialProduct~combout\ $ (!\Mul|FPP10|BPP6|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP11|BPP4|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP10|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add14|ALT_INV_Carry\(8),
	combout => \Mul|Add14|Result\(8));

-- Location: LABCELL_X99_Y45_N45
\Mul|Add18B|Carry[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry\(12) = (!\Mul|Add18A|Result\(11) & (\Mul|Add18B|Carry\(11) & \Mul|Add14|Result\(7))) # (\Mul|Add18A|Result\(11) & ((\Mul|Add14|Result\(7)) # (\Mul|Add18B|Carry\(11))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Result\(11),
	datab => \Mul|Add18B|ALT_INV_Carry\(11),
	datac => \Mul|Add14|ALT_INV_Result\(7),
	combout => \Mul|Add18B|Carry\(12));

-- Location: LABCELL_X100_Y45_N30
\Mul|Add18B|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(12) = ( \Mul|Add18B|Carry\(12) & ( !\Mul|Add18A|Result\(12) $ (\Mul|Add14|Result\(8)) ) ) # ( !\Mul|Add18B|Carry\(12) & ( !\Mul|Add18A|Result\(12) $ (!\Mul|Add14|Result\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Result\(12),
	datab => \Mul|Add14|ALT_INV_Result\(8),
	dataf => \Mul|Add18B|ALT_INV_Carry\(12),
	combout => \Mul|Add18B|Result\(12));

-- Location: IOIBUF_X121_Y55_N21
\Registers_ALU[58]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(58),
	o => \Registers_ALU[58]~input_o\);

-- Location: MLABCELL_X53_Y45_N57
\Mul|FPP13|BPP0|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP0|PartialProduct~0_combout\ = ( \Registers_ALU[58]~input_o\ & ( (\Registers_ALU[0]~input_o\ & !\Registers_ALU[57]~input_o\) ) ) # ( !\Registers_ALU[58]~input_o\ & ( (\Registers_ALU[0]~input_o\ & \Registers_ALU[57]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[0]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	dataf => \ALT_INV_Registers_ALU[58]~input_o\,
	combout => \Mul|FPP13|BPP0|PartialProduct~0_combout\);

-- Location: MLABCELL_X53_Y45_N54
\Mul|Add10A|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry~0_combout\ = ( \Registers_ALU[56]~input_o\ & ( (\Registers_ALU[57]~input_o\ & (((!\Registers_ALU[0]~input_o\ & !\Registers_ALU[1]~input_o\)) # (\Registers_ALU[55]~input_o\))) ) ) # ( !\Registers_ALU[56]~input_o\ & ( 
-- (!\Registers_ALU[0]~input_o\ & (\Registers_ALU[57]~input_o\ & ((!\Registers_ALU[55]~input_o\) # (!\Registers_ALU[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100000001000100010000000100011000000110010001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[0]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[55]~input_o\,
	datad => \ALT_INV_Registers_ALU[1]~input_o\,
	dataf => \ALT_INV_Registers_ALU[56]~input_o\,
	combout => \Mul|Add10A|Carry~0_combout\);

-- Location: MLABCELL_X53_Y45_N15
\Mul|FPP12|BPP2|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP2|PartialProduct~0_combout\ = ( \Registers_ALU[56]~input_o\ & ( (!\Registers_ALU[55]~input_o\ & (!\Registers_ALU[57]~input_o\ $ ((!\Registers_ALU[2]~input_o\)))) # (\Registers_ALU[55]~input_o\ & (((\Registers_ALU[1]~input_o\)) # 
-- (\Registers_ALU[57]~input_o\))) ) ) # ( !\Registers_ALU[56]~input_o\ & ( (!\Registers_ALU[55]~input_o\ & (\Registers_ALU[57]~input_o\ & ((!\Registers_ALU[1]~input_o\)))) # (\Registers_ALU[55]~input_o\ & (!\Registers_ALU[57]~input_o\ $ 
-- ((!\Registers_ALU[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000111001011111010011100101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[55]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	datad => \ALT_INV_Registers_ALU[1]~input_o\,
	dataf => \ALT_INV_Registers_ALU[56]~input_o\,
	combout => \Mul|FPP12|BPP2|PartialProduct~0_combout\);

-- Location: MLABCELL_X53_Y45_N21
\Mul|Add10B|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry~0_combout\ = ( \Mul|FPP12|BPP2|PartialProduct~0_combout\ & ( !\Mul|FPP13|BPP0|PartialProduct~0_combout\ $ (!\Mul|Add10A|Carry~0_combout\) ) ) # ( !\Mul|FPP12|BPP2|PartialProduct~0_combout\ & ( !\Mul|FPP13|BPP0|PartialProduct~0_combout\ $ 
-- (\Mul|Add10A|Carry~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP13|BPP0|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add10A|ALT_INV_Carry~0_combout\,
	dataf => \Mul|FPP12|BPP2|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add10B|Carry~0_combout\);

-- Location: LABCELL_X99_Y45_N42
\Mul|Add18C|Carry[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry\(12) = ( \Mul|Add18C|Carry\(11) & ( (!\Mul|Add18A|Result\(11) $ (!\Mul|Add18B|Carry\(11) $ (\Mul|Add14|Result\(7)))) # (\Mul|Add10A|Result\(3)) ) ) # ( !\Mul|Add18C|Carry\(11) & ( (\Mul|Add10A|Result\(3) & (!\Mul|Add18A|Result\(11) $ 
-- (!\Mul|Add18B|Carry\(11) $ (\Mul|Add14|Result\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000001001000001100000100101101111100111110110111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Result\(11),
	datab => \Mul|Add18B|ALT_INV_Carry\(11),
	datac => \Mul|Add10A|ALT_INV_Result\(3),
	datad => \Mul|Add14|ALT_INV_Result\(7),
	dataf => \Mul|Add18C|ALT_INV_Carry\(11),
	combout => \Mul|Add18C|Carry\(12));

-- Location: LABCELL_X100_Y44_N54
\Mul|Add18C|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Result\(12) = ( \Mul|Add18C|Carry\(12) & ( !\Mul|Add18B|Result\(12) $ (\Mul|Add10B|Carry~0_combout\) ) ) # ( !\Mul|Add18C|Carry\(12) & ( !\Mul|Add18B|Result\(12) $ (!\Mul|Add10B|Carry~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add18B|ALT_INV_Result\(12),
	datac => \Mul|Add10B|ALT_INV_Carry~0_combout\,
	dataf => \Mul|Add18C|ALT_INV_Carry\(12),
	combout => \Mul|Add18C|Result\(12));

-- Location: LABCELL_X100_Y44_N15
\Mul|Add32D|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(26) = ( \Mul|Add32C|Result\(25) & ( !\Mul|Add32C|Result\(26) $ (!\Mul|Add18C|Result\(12) $ (((\Mul|Add18C|Result\(11)) # (\Mul|Add32D|Carry\(25))))) ) ) # ( !\Mul|Add32C|Result\(25) & ( !\Mul|Add32C|Result\(26) $ 
-- (!\Mul|Add18C|Result\(12) $ (((\Mul|Add32D|Carry\(25) & \Mul|Add18C|Result\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100101101010100101010110101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Result\(26),
	datab => \Mul|Add32D|ALT_INV_Carry\(25),
	datac => \Mul|Add18C|ALT_INV_Result\(11),
	datad => \Mul|Add18C|ALT_INV_Result\(12),
	dataf => \Mul|Add32C|ALT_INV_Result\(25),
	combout => \Mul|Add32D|Result\(26));

-- Location: LABCELL_X38_Y45_N27
\LS|D26~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D26~feeder_combout\ = ( LSRDataIn(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(26),
	combout => \LS|D26~feeder_combout\);

-- Location: FF_X38_Y45_N29
\LS|D26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D26~feeder_combout\,
	asdata => \LS|D25~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D26~q\);

-- Location: MLABCELL_X46_Y48_N48
\InputXORB[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[26]~26_combout\ = ( \Registers_ALU[58]~input_o\ & ( (\IR_ALU[24]~input_o\) # (\Control_ALU[24]~input_o\) ) ) # ( !\Registers_ALU[58]~input_o\ & ( (!\Control_ALU[24]~input_o\ & \IR_ALU[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[24]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datae => \ALT_INV_Registers_ALU[58]~input_o\,
	combout => \InputXORB[26]~26_combout\);

-- Location: LABCELL_X39_Y47_N15
\InputXORB[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(26) = ( ALURegSelector(1) & ( \InputXORB[26]~26_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputXORB[26]~26_combout\,
	datac => ALT_INV_InputXORB(26),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(26));

-- Location: MLABCELL_X36_Y45_N42
\InputANDB[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[26]~27_combout\ = ( \Registers_ALU[58]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((!AndBselector(1))) # (\IR_ALU[24]~input_o\))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\Registers_ALU[58]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (\IR_ALU[24]~input_o\ & ((AndBselector(1))))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110101111001001111010111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => ALT_INV_AndBselector(1),
	dataf => \ALT_INV_Registers_ALU[58]~input_o\,
	combout => \InputANDB[26]~27_combout\);

-- Location: LABCELL_X39_Y47_N27
\InputANDB[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(26) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[26]~27_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputANDB[26]~27_combout\,
	datad => ALT_INV_InputANDB(26),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(26));

-- Location: LABCELL_X47_Y46_N36
\AdderInputB[26]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[26]~84_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\IR_ALU[19]~input_o\ & (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[58]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[58]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101000001111000010000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[19]~68_combout\,
	datab => \ALT_INV_IR_ALU[19]~input_o\,
	datac => \ALT_INV_AdderInputB[19]~69_combout\,
	datad => \ALT_INV_Registers_ALU[58]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[26]~84_combout\);

-- Location: LABCELL_X47_Y46_N48
\AdderInputB[26]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[26]~85_combout\ = ( \AdderInputB[26]~84_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[58]~input_o\)))) ) ) # ( 
-- !\AdderInputB[26]~84_combout\ & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\) # ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[58]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001011110011111000101101000111000000110100011100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_Registers_ALU[58]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_AdderInputB[26]~84_combout\,
	combout => \AdderInputB[26]~85_combout\);

-- Location: LABCELL_X47_Y46_N39
\AdderInputB[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(26) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[26]~85_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[26]~85_combout\,
	datad => ALT_INV_AdderInputB(26),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(26));

-- Location: IOIBUF_X52_Y0_N35
\PC_ALU[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(26),
	o => \PC_ALU[26]~input_o\);

-- Location: LABCELL_X45_Y43_N9
\AdderInputA[26]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[26]~28_combout\ = ( AddrASelector(1) & ( \PC_ALU[26]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[26]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_PC_ALU[26]~input_o\,
	datad => \ALT_INV_Registers_ALU[26]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[26]~28_combout\);

-- Location: LABCELL_X45_Y43_N57
\AdderInputA[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(26) = ( \AdderInputA[26]~28_combout\ & ( (AdderInputA(26)) # (\AdderInputA[0]~2_combout\) ) ) # ( !\AdderInputA[26]~28_combout\ & ( (!\AdderInputA[0]~2_combout\ & AdderInputA(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	datad => ALT_INV_AdderInputA(26),
	dataf => \ALT_INV_AdderInputA[26]~28_combout\,
	combout => AdderInputA(26));

-- Location: LABCELL_X42_Y45_N12
\CRAA32|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(26) = ( AdderInputB(25) & ( \CRAA32|Carry~11_combout\ & ( !AdderInputB(26) $ (AdderInputA(26)) ) ) ) # ( !AdderInputB(25) & ( \CRAA32|Carry~11_combout\ & ( !AdderInputB(26) $ (!AdderInputA(25) $ (AdderInputA(26))) ) ) ) # ( AdderInputB(25) 
-- & ( !\CRAA32|Carry~11_combout\ & ( !AdderInputB(26) $ (!AdderInputA(26) $ (((AdderInputA(25)) # (\CRAA32|Carry~10_combout\)))) ) ) ) # ( !AdderInputB(25) & ( !\CRAA32|Carry~11_combout\ & ( !AdderInputB(26) $ (!AdderInputA(26) $ 
-- (((\CRAA32|Carry~10_combout\ & AdderInputA(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001011011001001001100111100110000111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Carry~10_combout\,
	datab => ALT_INV_AdderInputB(26),
	datac => ALT_INV_AdderInputA(25),
	datad => ALT_INV_AdderInputA(26),
	datae => ALT_INV_AdderInputB(25),
	dataf => \CRAA32|ALT_INV_Carry~11_combout\,
	combout => \CRAA32|Result\(26));

-- Location: LABCELL_X39_Y47_N18
\InputORB[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[26]~27_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\IR_ALU[24]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[58]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[58]~input_o\,
	datab => \ALT_INV_Control_ALU[29]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[26]~27_combout\);

-- Location: LABCELL_X39_Y47_N24
\InputORB[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(26) = ( \InputORB[26]~27_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(26)) ) ) # ( !\InputORB[26]~27_combout\ & ( (InputORB(26) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(26),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[26]~27_combout\,
	combout => InputORB(26));

-- Location: LABCELL_X39_Y47_N6
\ALU_Registers[26]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[26]~61_combout\ = ( !\Registers_ALU[26]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((((\ALU_Registers[31]~1_combout\ & \CRAA32|Result\(26)))))) # (\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\ & (((InputORB(26))))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(26))))) ) ) # ( \Registers_ALU[26]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & (InputANDB(26))) # (\ALU_Registers[31]~1_combout\ & ((\CRAA32|Result\(26))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!InputXORB(26)) # (((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100010001010111110100010000000101101110110101111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~0_combout\,
	datab => ALT_INV_InputXORB(26),
	datac => ALT_INV_InputANDB(26),
	datad => \ALT_INV_ALU_Registers[31]~1_combout\,
	datae => \ALT_INV_Registers_ALU[26]~input_o\,
	dataf => \CRAA32|ALT_INV_Result\(26),
	datag => ALT_INV_InputORB(26),
	combout => \ALU_Registers[26]~61_combout\);

-- Location: LABCELL_X39_Y47_N36
\ALU_Registers[26]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[26]~57_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[26]~61_combout\)))) # (\Control_ALU[31]~input_o\ & ((((!\Mul|Add32D|Result\(26)))))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D26~q\)) # (\LSR|D26~q\)) # (\ASR|D26~q\))) # (\Control_ALU[31]~input_o\ & ((((!\Mul|Add32D|Result\(26)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111100001010011111110010101001011111000010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[31]~input_o\,
	datab => \ASR|ALT_INV_D26~q\,
	datac => \LSR|ALT_INV_D26~q\,
	datad => \Mul|Add32D|ALT_INV_Result\(26),
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D26~q\,
	datag => \ALT_INV_ALU_Registers[26]~61_combout\,
	combout => \ALU_Registers[26]~57_combout\);

-- Location: LABCELL_X39_Y47_N12
\ALU_Registers[26]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[26]$latch~combout\ = ( \ALU_Registers[26]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[26]~57_combout\) ) ) # ( !\ALU_Registers[26]$latch~combout\ & ( (\ALU_Registers[26]~57_combout\ & \ALU_Registers[31]~3_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[26]~57_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[26]$latch~combout\,
	combout => \ALU_Registers[26]$latch~combout\);

-- Location: LABCELL_X100_Y44_N12
\Mul|Add32D|Carry[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry\(27) = ( \Mul|Add32C|Result\(25) & ( (!\Mul|Add32C|Result\(26) & (!\Mul|Add18C|Result\(12) & ((\Mul|Add18C|Result\(11)) # (\Mul|Add32D|Carry\(25))))) # (\Mul|Add32C|Result\(26) & (((!\Mul|Add18C|Result\(12)) # (\Mul|Add18C|Result\(11))) 
-- # (\Mul|Add32D|Carry\(25)))) ) ) # ( !\Mul|Add32C|Result\(25) & ( (!\Mul|Add32C|Result\(26) & (\Mul|Add32D|Carry\(25) & (\Mul|Add18C|Result\(11) & !\Mul|Add18C|Result\(12)))) # (\Mul|Add32C|Result\(26) & ((!\Mul|Add18C|Result\(12)) # 
-- ((\Mul|Add32D|Carry\(25) & \Mul|Add18C|Result\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000001010101110000000101111111000101010111111100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Result\(26),
	datab => \Mul|Add32D|ALT_INV_Carry\(25),
	datac => \Mul|Add18C|ALT_INV_Result\(11),
	datad => \Mul|Add18C|ALT_INV_Result\(12),
	dataf => \Mul|Add32C|ALT_INV_Result\(25),
	combout => \Mul|Add32D|Carry\(27));

-- Location: IOIBUF_X94_Y0_N52
\Registers_ALU[59]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(59),
	o => \Registers_ALU[59]~input_o\);

-- Location: MLABCELL_X36_Y45_N30
\InputANDB[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[27]~28_combout\ = ( \Control_ALU[30]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) # ( !\Control_ALU[30]~input_o\ & ( (!AndBselector(1) & (\Registers_ALU[59]~input_o\)) # (AndBselector(1) & ((\IR_ALU[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_Registers_ALU[59]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \InputANDB[27]~28_combout\);

-- Location: LABCELL_X35_Y47_N21
\InputANDB[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(27) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[27]~28_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[27]~28_combout\,
	datad => ALT_INV_InputANDB(27),
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(27));

-- Location: LABCELL_X45_Y46_N30
\AdderInputB[27]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[27]~86_combout\ = ( !\AdderInputB[19]~69_combout\ & ( (!\IR_ALU[20]~input_o\ & ((!\AdderInputB[19]~68_combout\) # ((\Registers_ALU[59]~input_o\)))) # (\IR_ALU[20]~input_o\ & (!\AdderInputB[19]~67_combout\ & ((!\AdderInputB[19]~68_combout\) # 
-- (\Registers_ALU[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011111010110010001111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[20]~input_o\,
	datab => \ALT_INV_AdderInputB[19]~68_combout\,
	datac => \ALT_INV_AdderInputB[19]~67_combout\,
	datad => \ALT_INV_Registers_ALU[59]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~69_combout\,
	combout => \AdderInputB[27]~86_combout\);

-- Location: LABCELL_X44_Y46_N12
\AdderInputB[27]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[27]~87_combout\ = ( \Control_ALU[21]~input_o\ & ( \Registers_ALU[59]~input_o\ ) ) # ( !\Control_ALU[21]~input_o\ & ( (!\Control_ALU[14]~input_o\ & (!\AdderInputB[27]~86_combout\)) # (\Control_ALU[14]~input_o\ & ((!\IR_ALU[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100010111000101110001011100000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[27]~86_combout\,
	datab => \ALT_INV_Control_ALU[14]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[59]~input_o\,
	dataf => \ALT_INV_Control_ALU[21]~input_o\,
	combout => \AdderInputB[27]~87_combout\);

-- Location: LABCELL_X44_Y46_N15
\AdderInputB[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(27) = ( \AdderInputB[27]~87_combout\ & ( (AdderInputB(27)) # (\AdderInputB[0]~15_combout\) ) ) # ( !\AdderInputB[27]~87_combout\ & ( (!\AdderInputB[0]~15_combout\ & AdderInputB(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[0]~15_combout\,
	datad => ALT_INV_AdderInputB(27),
	dataf => \ALT_INV_AdderInputB[27]~87_combout\,
	combout => AdderInputB(27));

-- Location: IOIBUF_X33_Y115_N75
\PC_ALU[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(27),
	o => \PC_ALU[27]~input_o\);

-- Location: LABCELL_X44_Y46_N36
\AdderInputA[27]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[27]~29_combout\ = ( AddrASelector(1) & ( \PC_ALU[27]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[27]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_PC_ALU[27]~input_o\,
	datad => \ALT_INV_Registers_ALU[27]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[27]~29_combout\);

-- Location: LABCELL_X44_Y46_N9
\AdderInputA[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(27) = ( \AdderInputA[27]~29_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(27)) ) ) # ( !\AdderInputA[27]~29_combout\ & ( (AdderInputA(27) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(27),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[27]~29_combout\,
	combout => AdderInputA(27));

-- Location: LABCELL_X43_Y46_N24
\CRAA32|Carry[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(27) = ( AdderInputA(26) & ( \CRAA32|Carry~11_combout\ & ( (!AdderInputA(25) & (!AdderInputB(25) & !AdderInputB(26))) ) ) ) # ( !AdderInputA(26) & ( \CRAA32|Carry~11_combout\ & ( (!AdderInputB(26)) # ((!AdderInputA(25) & !AdderInputB(25))) ) 
-- ) ) # ( AdderInputA(26) & ( !\CRAA32|Carry~11_combout\ & ( (!AdderInputB(26) & ((!AdderInputA(25) & ((!\CRAA32|Carry~10_combout\) # (!AdderInputB(25)))) # (AdderInputA(25) & (!\CRAA32|Carry~10_combout\ & !AdderInputB(25))))) ) ) ) # ( !AdderInputA(26) & ( 
-- !\CRAA32|Carry~11_combout\ & ( (!AdderInputB(26)) # ((!AdderInputA(25) & ((!\CRAA32|Carry~10_combout\) # (!AdderInputB(25)))) # (AdderInputA(25) & (!\CRAA32|Carry~10_combout\ & !AdderInputB(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101000111010000000000011111111101000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(25),
	datab => \CRAA32|ALT_INV_Carry~10_combout\,
	datac => ALT_INV_AdderInputB(25),
	datad => ALT_INV_AdderInputB(26),
	datae => ALT_INV_AdderInputA(26),
	dataf => \CRAA32|ALT_INV_Carry~11_combout\,
	combout => \CRAA32|Carry\(27));

-- Location: LABCELL_X44_Y46_N54
\CRAA32|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(27) = ( \CRAA32|Carry\(27) & ( !AdderInputB(27) $ (!AdderInputA(27)) ) ) # ( !\CRAA32|Carry\(27) & ( !AdderInputB(27) $ (AdderInputA(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001100111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_AdderInputB(27),
	datac => ALT_INV_AdderInputA(27),
	dataf => \CRAA32|ALT_INV_Carry\(27),
	combout => \CRAA32|Result\(27));

-- Location: MLABCELL_X46_Y48_N6
\InputXORB[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[27]~27_combout\ = ( \IR_ALU[24]~input_o\ & ( (!\Control_ALU[24]~input_o\) # (\Registers_ALU[59]~input_o\) ) ) # ( !\IR_ALU[24]~input_o\ & ( (\Control_ALU[24]~input_o\ & \Registers_ALU[59]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[59]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputXORB[27]~27_combout\);

-- Location: LABCELL_X35_Y47_N18
\InputXORB[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(27) = ( ALURegSelector(1) & ( \InputXORB[27]~27_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputXORB[27]~27_combout\,
	datac => ALT_INV_InputXORB(27),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(27));

-- Location: MLABCELL_X36_Y45_N15
\InputORB[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[27]~28_combout\ = ( \IR_ALU[24]~input_o\ & ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\) # (\IR_ALU[12]~input_o\) ) ) ) # ( !\IR_ALU[24]~input_o\ & ( OrBselector(1) & ( (\Control_ALU[29]~input_o\ & \IR_ALU[12]~input_o\) ) ) ) # ( 
-- \IR_ALU[24]~input_o\ & ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[59]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) ) # ( !\IR_ALU[24]~input_o\ & ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & 
-- ((\Registers_ALU[59]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[29]~input_o\,
	datab => \ALT_INV_IR_ALU[12]~input_o\,
	datad => \ALT_INV_Registers_ALU[59]~input_o\,
	datae => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[27]~28_combout\);

-- Location: MLABCELL_X36_Y45_N57
\InputORB[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(27) = ( \InputORB[0]~1_combout\ & ( \InputORB[27]~28_combout\ ) ) # ( !\InputORB[0]~1_combout\ & ( \InputORB[27]~28_combout\ & ( InputORB(27) ) ) ) # ( !\InputORB[0]~1_combout\ & ( !\InputORB[27]~28_combout\ & ( InputORB(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(27),
	datae => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[27]~28_combout\,
	combout => InputORB(27));

-- Location: LABCELL_X35_Y47_N0
\ALU_Registers[27]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]~53_combout\ = ( !\Registers_ALU[27]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (\ALU_Registers[31]~0_combout\ & (InputORB(27)))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & (((\CRAA32|Result\(27))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((InputXORB(27))))))) ) ) # ( \Registers_ALU[27]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputANDB(27))) # (\ALU_Registers[31]~0_combout\))) # (\ALU_Registers[31]~1_combout\ & ((!\ALU_Registers[31]~0_combout\ & 
-- (((\CRAA32|Result\(27))))) # (\ALU_Registers[31]~0_combout\ & (((!InputXORB(27))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000110001110110111111100010011010101110010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~1_combout\,
	datab => \ALT_INV_ALU_Registers[31]~0_combout\,
	datac => ALT_INV_InputANDB(27),
	datad => \CRAA32|ALT_INV_Result\(27),
	datae => \ALT_INV_Registers_ALU[27]~input_o\,
	dataf => ALT_INV_InputXORB(27),
	datag => ALT_INV_InputORB(27),
	combout => \ALU_Registers[27]~53_combout\);

-- Location: LABCELL_X106_Y44_N51
\Mul|Add32A|Carry~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~20_combout\ = ( \Mul|FPP0|BPP26|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP24|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP1|BPP24|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP0|BPP26|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry~20_combout\);

-- Location: LABCELL_X106_Y44_N9
\Mul|FPP0|BPP27|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP27|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[27]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[26]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[27]~input_o\,
	datad => \ALT_INV_Registers_ALU[26]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP27|PartialProduct~0_combout\);

-- Location: LABCELL_X105_Y44_N54
\Mul|Add32A|Carry~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~21_combout\ = ( \Mul|Add32A|Carry~19_combout\ & ( \Mul|Add32A|Carry\(24) & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (\Mul|FPP0|BPP24|PartialProduct~0_combout\ & (\Mul|FPP1|BPP22|PartialProduct~combout\ & 
-- \Mul|FPP1|BPP23|PartialProduct~combout\))) # (\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (((\Mul|FPP0|BPP24|PartialProduct~0_combout\ & \Mul|FPP1|BPP22|PartialProduct~combout\)) # (\Mul|FPP1|BPP23|PartialProduct~combout\))) ) ) ) # ( 
-- \Mul|Add32A|Carry~19_combout\ & ( !\Mul|Add32A|Carry\(24) & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (\Mul|FPP1|BPP23|PartialProduct~combout\ & ((\Mul|FPP1|BPP22|PartialProduct~combout\) # (\Mul|FPP0|BPP24|PartialProduct~0_combout\)))) # 
-- (\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (((\Mul|FPP1|BPP23|PartialProduct~combout\) # (\Mul|FPP1|BPP22|PartialProduct~combout\)) # (\Mul|FPP0|BPP24|PartialProduct~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010111111100000000000000000000000101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP25|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP0|BPP24|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP22|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP1|BPP23|ALT_INV_PartialProduct~combout\,
	datae => \Mul|Add32A|ALT_INV_Carry~19_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry\(24),
	combout => \Mul|Add32A|Carry~21_combout\);

-- Location: LABCELL_X106_Y44_N6
\Mul|FPP1|BPP25|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP25|PartialProduct~combout\ = ( \Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (!\Registers_ALU[25]~input_o\ $ ((!\Registers_ALU[35]~input_o\)))) # (\Registers_ALU[33]~input_o\ & (((\Registers_ALU[24]~input_o\) # 
-- (\Registers_ALU[35]~input_o\)))) ) ) # ( !\Registers_ALU[34]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (((\Registers_ALU[35]~input_o\ & !\Registers_ALU[24]~input_o\)))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[25]~input_o\ $ 
-- ((!\Registers_ALU[35]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010010000111100001001001001011011110110100101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[25]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[24]~input_o\,
	dataf => \ALT_INV_Registers_ALU[34]~input_o\,
	combout => \Mul|FPP1|BPP25|PartialProduct~combout\);

-- Location: LABCELL_X106_Y44_N18
\Mul|Add32A|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(27) = ( \Mul|FPP1|BPP25|PartialProduct~combout\ & ( !\Mul|FPP0|BPP27|PartialProduct~0_combout\ $ (((\Mul|Add32A|Carry~21_combout\) # (\Mul|Add32A|Carry~20_combout\))) ) ) # ( !\Mul|FPP1|BPP25|PartialProduct~combout\ & ( 
-- !\Mul|FPP0|BPP27|PartialProduct~0_combout\ $ (((!\Mul|Add32A|Carry~20_combout\ & !\Mul|Add32A|Carry~21_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110001101100011011000110110010010011100100111001001110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~20_combout\,
	datab => \Mul|FPP0|BPP27|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~21_combout\,
	dataf => \Mul|FPP1|BPP25|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Result\(27));

-- Location: LABCELL_X108_Y44_N39
\Mul|FPP3|BPP21|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP21|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[39]~input_o\ $ (!\Registers_ALU[21]~input_o\)))) # (\Registers_ALU[38]~input_o\ & (((\Registers_ALU[39]~input_o\)) # 
-- (\Registers_ALU[20]~input_o\))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (!\Registers_ALU[20]~input_o\ & (\Registers_ALU[39]~input_o\))) # (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[39]~input_o\ $ 
-- (!\Registers_ALU[21]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000111100001000100011110000111100011101110011110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[20]~input_o\,
	datab => \ALT_INV_Registers_ALU[39]~input_o\,
	datac => \ALT_INV_Registers_ALU[21]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP3|BPP21|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N33
\Mul|FPP2|BPP23|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP23|PartialProduct~combout\ = ( \Registers_ALU[23]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((\Registers_ALU[36]~input_o\))) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[36]~input_o\) # 
-- (\Registers_ALU[22]~input_o\))))) # (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[22]~input_o\ & !\Registers_ALU[36]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((\Registers_ALU[36]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[23]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[22]~input_o\ & (\Registers_ALU[35]~input_o\ & \Registers_ALU[36]~input_o\))) # (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[22]~input_o\) # ((\Registers_ALU[36]~input_o\) 
-- # (\Registers_ALU[35]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010111010001010101011101001010101001110100101010100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[22]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[36]~input_o\,
	dataf => \ALT_INV_Registers_ALU[23]~input_o\,
	combout => \Mul|FPP2|BPP23|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N48
\Mul|Add30|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(25) = ( \Mul|FPP2|BPP22|PartialProduct~combout\ & ( !\Mul|FPP3|BPP21|PartialProduct~combout\ $ (!\Mul|FPP2|BPP23|PartialProduct~combout\ $ (((\Mul|Add30|Carry\(24)) # (\Mul|FPP3|BPP20|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|FPP2|BPP22|PartialProduct~combout\ & ( !\Mul|FPP3|BPP21|PartialProduct~combout\ $ (!\Mul|FPP2|BPP23|PartialProduct~combout\ $ (((\Mul|FPP3|BPP20|PartialProduct~combout\ & \Mul|Add30|Carry\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001001111000110100101101001110000110110100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP20|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP3|BPP21|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP2|BPP23|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry\(24),
	dataf => \Mul|FPP2|BPP22|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(25));

-- Location: LABCELL_X105_Y46_N54
\Mul|Add26B|Carry[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(20) = ( \Mul|Add26B|Carry\(18) & ( \Mul|Add26A|Carry\(18) & ( (!\Mul|Add26A|Result\(19) & (\Mul|Add22|Result\(15) & ((!\Mul|Add26A|Carry~6_combout\) # (\Mul|Add22|Result\(14))))) # (\Mul|Add26A|Result\(19) & 
-- (((!\Mul|Add26A|Carry~6_combout\) # (\Mul|Add22|Result\(14))) # (\Mul|Add22|Result\(15)))) ) ) ) # ( !\Mul|Add26B|Carry\(18) & ( \Mul|Add26A|Carry\(18) & ( (!\Mul|Add26A|Result\(19) & (\Mul|Add22|Result\(15) & (!\Mul|Add26A|Carry~6_combout\ & 
-- \Mul|Add22|Result\(14)))) # (\Mul|Add26A|Result\(19) & (((!\Mul|Add26A|Carry~6_combout\ & \Mul|Add22|Result\(14))) # (\Mul|Add22|Result\(15)))) ) ) ) # ( \Mul|Add26B|Carry\(18) & ( !\Mul|Add26A|Carry\(18) & ( (!\Mul|Add26A|Result\(19) & 
-- (\Mul|Add22|Result\(15) & ((\Mul|Add22|Result\(14)) # (\Mul|Add26A|Carry~6_combout\)))) # (\Mul|Add26A|Result\(19) & (((\Mul|Add22|Result\(14)) # (\Mul|Add26A|Carry~6_combout\)) # (\Mul|Add22|Result\(15)))) ) ) ) # ( !\Mul|Add26B|Carry\(18) & ( 
-- !\Mul|Add26A|Carry\(18) & ( (!\Mul|Add26A|Result\(19) & (\Mul|Add22|Result\(15) & (\Mul|Add26A|Carry~6_combout\ & \Mul|Add22|Result\(14)))) # (\Mul|Add26A|Result\(19) & (((\Mul|Add26A|Carry~6_combout\ & \Mul|Add22|Result\(14))) # 
-- (\Mul|Add22|Result\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100010001011100010111000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(19),
	datab => \Mul|Add22|ALT_INV_Result\(15),
	datac => \Mul|Add26A|ALT_INV_Carry~6_combout\,
	datad => \Mul|Add22|ALT_INV_Result\(14),
	datae => \Mul|Add26B|ALT_INV_Carry\(18),
	dataf => \Mul|Add26A|ALT_INV_Carry\(18),
	combout => \Mul|Add26B|Carry\(20));

-- Location: MLABCELL_X101_Y46_N24
\Mul|FPP4|BPP19|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP19|PartialProduct~combout\ = ( \Registers_ALU[41]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[18]~input_o\))) # (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[19]~input_o\)))) # 
-- (\Registers_ALU[39]~input_o\ & (((!\Registers_ALU[19]~input_o\)) # (\Registers_ALU[40]~input_o\))) ) ) # ( !\Registers_ALU[41]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (\Registers_ALU[40]~input_o\ & (\Registers_ALU[19]~input_o\))) # 
-- (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[40]~input_o\ & (\Registers_ALU[19]~input_o\)) # (\Registers_ALU[40]~input_o\ & ((\Registers_ALU[18]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010111000001100001011111111001011100011111100101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	datad => \ALT_INV_Registers_ALU[18]~input_o\,
	dataf => \ALT_INV_Registers_ALU[41]~input_o\,
	combout => \Mul|FPP4|BPP19|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N30
\Mul|FPP5|BPP17|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP17|PartialProduct~combout\ = ( \Registers_ALU[17]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[43]~input_o\ & ((\Registers_ALU[42]~input_o\))) # (\Registers_ALU[43]~input_o\ & (!\Registers_ALU[16]~input_o\ & 
-- !\Registers_ALU[42]~input_o\)))) # (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[42]~input_o\) # (\Registers_ALU[16]~input_o\))) # (\Registers_ALU[43]~input_o\ & ((\Registers_ALU[42]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[17]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[16]~input_o\) # (\Registers_ALU[42]~input_o\)))) # (\Registers_ALU[41]~input_o\ & (((\Registers_ALU[16]~input_o\ & 
-- \Registers_ALU[42]~input_o\)) # (\Registers_ALU[43]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100011111000011010001111101011000101101010101100010110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[41]~input_o\,
	datab => \ALT_INV_Registers_ALU[16]~input_o\,
	datac => \ALT_INV_Registers_ALU[43]~input_o\,
	datad => \ALT_INV_Registers_ALU[42]~input_o\,
	dataf => \ALT_INV_Registers_ALU[17]~input_o\,
	combout => \Mul|FPP5|BPP17|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N42
\Mul|Add26A|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(21) = ( \Mul|FPP5|BPP16|PartialProduct~combout\ & ( !\Mul|FPP4|BPP19|PartialProduct~combout\ $ (!\Mul|FPP5|BPP17|PartialProduct~combout\ $ (((\Mul|Add26A|Carry\(20)) # (\Mul|FPP4|BPP18|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|FPP5|BPP16|PartialProduct~combout\ & ( !\Mul|FPP4|BPP19|PartialProduct~combout\ $ (!\Mul|FPP5|BPP17|PartialProduct~combout\ $ (((\Mul|FPP4|BPP18|PartialProduct~combout\ & \Mul|Add26A|Carry\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP19|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP17|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP4|BPP18|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add26A|ALT_INV_Carry\(20),
	dataf => \Mul|FPP5|BPP16|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(21));

-- Location: LABCELL_X99_Y44_N21
\Mul|FPP7|BPP13|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP13|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (!\Registers_ALU[47]~input_o\ $ (((!\Registers_ALU[13]~input_o\))))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[12]~input_o\)) # 
-- (\Registers_ALU[47]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (\Registers_ALU[47]~input_o\ & (!\Registers_ALU[12]~input_o\))) # (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[47]~input_o\ $ 
-- (((!\Registers_ALU[13]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101100010010100010110001001010111100110110101011110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_Registers_ALU[46]~input_o\,
	datac => \ALT_INV_Registers_ALU[12]~input_o\,
	datad => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP13|PartialProduct~combout\);

-- Location: LABCELL_X104_Y46_N21
\Mul|Add22|Carry[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(17) = ( \Mul|FPP6|BPP14|PartialProduct~combout\ & ( ((!\Mul|Add22|Carry\(15) & (\Mul|FPP7|BPP11|PartialProduct~combout\ & \Mul|FPP6|BPP13|PartialProduct~combout\)) # (\Mul|Add22|Carry\(15) & ((\Mul|FPP6|BPP13|PartialProduct~combout\) # 
-- (\Mul|FPP7|BPP11|PartialProduct~combout\)))) # (\Mul|FPP7|BPP12|PartialProduct~combout\) ) ) # ( !\Mul|FPP6|BPP14|PartialProduct~combout\ & ( (\Mul|FPP7|BPP12|PartialProduct~combout\ & ((!\Mul|Add22|Carry\(15) & (\Mul|FPP7|BPP11|PartialProduct~combout\ & 
-- \Mul|FPP6|BPP13|PartialProduct~combout\)) # (\Mul|Add22|Carry\(15) & ((\Mul|FPP6|BPP13|PartialProduct~combout\) # (\Mul|FPP7|BPP11|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100010111111111110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|ALT_INV_Carry\(15),
	datab => \Mul|FPP7|BPP11|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP6|BPP13|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP7|BPP12|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP14|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Carry\(17));

-- Location: LABCELL_X99_Y44_N15
\Mul|FPP6|BPP15|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP15|PartialProduct~combout\ = ( \Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[15]~input_o\ $ ((!\Registers_ALU[45]~input_o\)))) # (\Registers_ALU[43]~input_o\ & (((\Registers_ALU[14]~input_o\) # 
-- (\Registers_ALU[45]~input_o\)))) ) ) # ( !\Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (((\Registers_ALU[45]~input_o\ & !\Registers_ALU[14]~input_o\)))) # (\Registers_ALU[43]~input_o\ & (!\Registers_ALU[15]~input_o\ $ 
-- ((!\Registers_ALU[45]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010010000111100001001001001011011110110100101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[15]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[45]~input_o\,
	datad => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => \ALT_INV_Registers_ALU[44]~input_o\,
	combout => \Mul|FPP6|BPP15|PartialProduct~combout\);

-- Location: LABCELL_X99_Y44_N51
\Mul|Add22|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(17) = ( \Mul|FPP6|BPP15|PartialProduct~combout\ & ( !\Mul|FPP7|BPP13|PartialProduct~combout\ $ (\Mul|Add22|Carry\(17)) ) ) # ( !\Mul|FPP6|BPP15|PartialProduct~combout\ & ( !\Mul|FPP7|BPP13|PartialProduct~combout\ $ 
-- (!\Mul|Add22|Carry\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP13|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add22|ALT_INV_Carry\(17),
	dataf => \Mul|FPP6|BPP15|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(17));

-- Location: MLABCELL_X101_Y46_N12
\Mul|Add26B|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(21) = ( \Mul|Add26A|Carry\(20) & ( \Mul|Add26A|Carry~7_combout\ & ( !\Mul|Add26A|Result\(21) $ (!\Mul|Add22|Result\(17) $ (((\Mul|Add26B|Carry\(20) & \Mul|Add22|Result\(16))))) ) ) ) # ( !\Mul|Add26A|Carry\(20) & ( 
-- \Mul|Add26A|Carry~7_combout\ & ( !\Mul|Add26A|Result\(21) $ (!\Mul|Add22|Result\(17) $ (((\Mul|Add22|Result\(16)) # (\Mul|Add26B|Carry\(20))))) ) ) ) # ( \Mul|Add26A|Carry\(20) & ( !\Mul|Add26A|Carry~7_combout\ & ( !\Mul|Add26A|Result\(21) $ 
-- (!\Mul|Add22|Result\(17) $ (((\Mul|Add22|Result\(16)) # (\Mul|Add26B|Carry\(20))))) ) ) ) # ( !\Mul|Add26A|Carry\(20) & ( !\Mul|Add26A|Carry~7_combout\ & ( !\Mul|Add26A|Result\(21) $ (!\Mul|Add22|Result\(17) $ (((\Mul|Add26B|Carry\(20) & 
-- \Mul|Add22|Result\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001011011001001001101101100100100110011011011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Carry\(20),
	datab => \Mul|Add26A|ALT_INV_Result\(21),
	datac => \Mul|Add22|ALT_INV_Result\(16),
	datad => \Mul|Add22|ALT_INV_Result\(17),
	datae => \Mul|Add26A|ALT_INV_Carry\(20),
	dataf => \Mul|Add26A|ALT_INV_Carry~7_combout\,
	combout => \Mul|Add26B|Result\(21));

-- Location: LABCELL_X107_Y44_N0
\Mul|Add32C|Carry~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~11_combout\ = ( \Mul|Add30|Result\(25) & ( \Mul|Add26B|Result\(21) & ( !\Mul|Add32A|Result\(27) $ (((!\Mul|Add32B|Carry\(26) & (!\Mul|Add30|Result\(24) & !\Mul|Add32A|Result\(26))) # (\Mul|Add32B|Carry\(26) & ((!\Mul|Add30|Result\(24)) # 
-- (!\Mul|Add32A|Result\(26)))))) ) ) ) # ( !\Mul|Add30|Result\(25) & ( \Mul|Add26B|Result\(21) & ( !\Mul|Add32A|Result\(27) $ (((!\Mul|Add32B|Carry\(26) & ((\Mul|Add32A|Result\(26)) # (\Mul|Add30|Result\(24)))) # (\Mul|Add32B|Carry\(26) & 
-- (\Mul|Add30|Result\(24) & \Mul|Add32A|Result\(26))))) ) ) ) # ( \Mul|Add30|Result\(25) & ( !\Mul|Add26B|Result\(21) & ( !\Mul|Add32A|Result\(27) $ (((!\Mul|Add32B|Carry\(26) & ((\Mul|Add32A|Result\(26)) # (\Mul|Add30|Result\(24)))) # 
-- (\Mul|Add32B|Carry\(26) & (\Mul|Add30|Result\(24) & \Mul|Add32A|Result\(26))))) ) ) ) # ( !\Mul|Add30|Result\(25) & ( !\Mul|Add26B|Result\(21) & ( !\Mul|Add32A|Result\(27) $ (((!\Mul|Add32B|Carry\(26) & (!\Mul|Add30|Result\(24) & 
-- !\Mul|Add32A|Result\(26))) # (\Mul|Add32B|Carry\(26) & ((!\Mul|Add30|Result\(24)) # (!\Mul|Add32A|Result\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100110011100110001100110001111000110011000110011100110011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry\(26),
	datab => \Mul|Add32A|ALT_INV_Result\(27),
	datac => \Mul|Add30|ALT_INV_Result\(24),
	datad => \Mul|Add32A|ALT_INV_Result\(26),
	datae => \Mul|Add30|ALT_INV_Result\(25),
	dataf => \Mul|Add26B|ALT_INV_Result\(21),
	combout => \Mul|Add32C|Carry~11_combout\);

-- Location: LABCELL_X100_Y45_N33
\Mul|Add18B|Carry[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry\(13) = ( \Mul|Add18B|Carry\(12) & ( (\Mul|Add14|Result\(8)) # (\Mul|Add18A|Result\(12)) ) ) # ( !\Mul|Add18B|Carry\(12) & ( (\Mul|Add18A|Result\(12) & \Mul|Add14|Result\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Result\(12),
	datac => \Mul|Add14|ALT_INV_Result\(8),
	dataf => \Mul|Add18B|ALT_INV_Carry\(12),
	combout => \Mul|Add18B|Carry\(13));

-- Location: MLABCELL_X53_Y45_N48
\Mul|FPP13|BPP1|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP1|PartialProduct~combout\ = ( \Registers_ALU[58]~input_o\ & ( (!\Registers_ALU[57]~input_o\ & (!\Registers_ALU[1]~input_o\ $ ((!\Registers_ALU[59]~input_o\)))) # (\Registers_ALU[57]~input_o\ & (((\Registers_ALU[0]~input_o\) # 
-- (\Registers_ALU[59]~input_o\)))) ) ) # ( !\Registers_ALU[58]~input_o\ & ( (!\Registers_ALU[57]~input_o\ & (((\Registers_ALU[59]~input_o\ & !\Registers_ALU[0]~input_o\)))) # (\Registers_ALU[57]~input_o\ & (!\Registers_ALU[1]~input_o\ $ 
-- ((!\Registers_ALU[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010010000111100001001001001011011110110100101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[1]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[59]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	dataf => \ALT_INV_Registers_ALU[58]~input_o\,
	combout => \Mul|FPP13|BPP1|PartialProduct~combout\);

-- Location: MLABCELL_X53_Y45_N12
\Mul|FPP12|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP3|PartialProduct~combout\ = ( \Registers_ALU[56]~input_o\ & ( (!\Registers_ALU[55]~input_o\ & (!\Registers_ALU[57]~input_o\ $ ((!\Registers_ALU[3]~input_o\)))) # (\Registers_ALU[55]~input_o\ & (((\Registers_ALU[2]~input_o\)) # 
-- (\Registers_ALU[57]~input_o\))) ) ) # ( !\Registers_ALU[56]~input_o\ & ( (!\Registers_ALU[55]~input_o\ & (\Registers_ALU[57]~input_o\ & ((!\Registers_ALU[2]~input_o\)))) # (\Registers_ALU[55]~input_o\ & (!\Registers_ALU[57]~input_o\ $ 
-- ((!\Registers_ALU[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000111001011111010011100101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[55]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[3]~input_o\,
	datad => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => \ALT_INV_Registers_ALU[56]~input_o\,
	combout => \Mul|FPP12|BPP3|PartialProduct~combout\);

-- Location: MLABCELL_X53_Y45_N36
\Mul|Add10A|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry~1_combout\ = ( \Mul|FPP12|BPP3|PartialProduct~combout\ & ( !\Mul|FPP13|BPP1|PartialProduct~combout\ ) ) # ( !\Mul|FPP12|BPP3|PartialProduct~combout\ & ( \Mul|FPP13|BPP1|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP13|BPP1|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP12|BPP3|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add10A|Carry~1_combout\);

-- Location: MLABCELL_X53_Y45_N39
\Mul|Add10B|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Result\(5) = ( \Registers_ALU[59]~input_o\ & ( !\Mul|Add10A|Carry~1_combout\ $ (((!\Mul|FPP12|BPP2|PartialProduct~0_combout\ & (\Mul|FPP13|BPP0|PartialProduct~0_combout\ & !\Mul|Add10A|Carry~0_combout\)) # 
-- (\Mul|FPP12|BPP2|PartialProduct~0_combout\ & (!\Mul|FPP13|BPP0|PartialProduct~0_combout\ & \Mul|Add10A|Carry~0_combout\)))) ) ) # ( !\Registers_ALU[59]~input_o\ & ( !\Mul|Add10A|Carry~1_combout\ $ (((!\Mul|FPP12|BPP2|PartialProduct~0_combout\ & 
-- ((!\Mul|FPP13|BPP0|PartialProduct~0_combout\) # (!\Mul|Add10A|Carry~0_combout\))) # (\Mul|FPP12|BPP2|PartialProduct~0_combout\ & (!\Mul|FPP13|BPP0|PartialProduct~0_combout\ & !\Mul|Add10A|Carry~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010010101100110101010100110100110101010011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10A|ALT_INV_Carry~1_combout\,
	datab => \Mul|FPP12|BPP2|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP13|BPP0|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add10A|ALT_INV_Carry~0_combout\,
	dataf => \ALT_INV_Registers_ALU[59]~input_o\,
	combout => \Mul|Add10B|Result\(5));

-- Location: LABCELL_X98_Y45_N51
\Mul|Add14|Carry[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry\(9) = ( \Mul|Add14|Carry\(8) & ( (\Mul|FPP10|BPP6|PartialProduct~combout\) # (\Mul|FPP11|BPP4|PartialProduct~combout\) ) ) # ( !\Mul|Add14|Carry\(8) & ( (\Mul|FPP11|BPP4|PartialProduct~combout\ & \Mul|FPP10|BPP6|PartialProduct~combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP11|BPP4|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP10|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add14|ALT_INV_Carry\(8),
	combout => \Mul|Add14|Carry\(9));

-- Location: LABCELL_X100_Y43_N27
\Mul|FPP10|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP7|PartialProduct~combout\ = ( \Registers_ALU[7]~input_o\ & ( \Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[52]~input_o\) # (\Registers_ALU[6]~input_o\))) # (\Registers_ALU[53]~input_o\ & 
-- ((\Registers_ALU[52]~input_o\))) ) ) ) # ( !\Registers_ALU[7]~input_o\ & ( \Registers_ALU[51]~input_o\ & ( ((\Registers_ALU[6]~input_o\ & \Registers_ALU[52]~input_o\)) # (\Registers_ALU[53]~input_o\) ) ) ) # ( \Registers_ALU[7]~input_o\ & ( 
-- !\Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[53]~input_o\ & ((\Registers_ALU[52]~input_o\))) # (\Registers_ALU[53]~input_o\ & (!\Registers_ALU[6]~input_o\ & !\Registers_ALU[52]~input_o\)) ) ) ) # ( !\Registers_ALU[7]~input_o\ & ( 
-- !\Registers_ALU[51]~input_o\ & ( (\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[6]~input_o\) # (\Registers_ALU[52]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001010101010001001010101001010101011101111010101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[53]~input_o\,
	datab => \ALT_INV_Registers_ALU[6]~input_o\,
	datad => \ALT_INV_Registers_ALU[52]~input_o\,
	datae => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X98_Y45_N21
\Mul|FPP11|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP5|PartialProduct~combout\ = ( \Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[54]~input_o\ & (!\Registers_ALU[55]~input_o\ $ (((!\Registers_ALU[5]~input_o\))))) # (\Registers_ALU[54]~input_o\ & (((\Registers_ALU[4]~input_o\)) # 
-- (\Registers_ALU[55]~input_o\))) ) ) # ( !\Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[54]~input_o\ & (\Registers_ALU[55]~input_o\ & (!\Registers_ALU[4]~input_o\))) # (\Registers_ALU[54]~input_o\ & (!\Registers_ALU[55]~input_o\ $ 
-- (((!\Registers_ALU[5]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000101100100001100010110010000110111100111010011011110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[54]~input_o\,
	datab => \ALT_INV_Registers_ALU[55]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datad => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[53]~input_o\,
	combout => \Mul|FPP11|BPP5|PartialProduct~combout\);

-- Location: LABCELL_X100_Y43_N33
\Mul|Add14|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(9) = ( \Mul|FPP11|BPP5|PartialProduct~combout\ & ( !\Mul|Add14|Carry\(9) $ (\Mul|FPP10|BPP7|PartialProduct~combout\) ) ) # ( !\Mul|FPP11|BPP5|PartialProduct~combout\ & ( !\Mul|Add14|Carry\(9) $ (!\Mul|FPP10|BPP7|PartialProduct~combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|ALT_INV_Carry\(9),
	datab => \Mul|FPP10|BPP7|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP11|BPP5|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Result\(9));

-- Location: LABCELL_X100_Y45_N39
\Mul|Add18A|Carry[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(13) = ( \Mul|FPP9|BPP8|PartialProduct~combout\ & ( (\Mul|Add18A|Carry\(12)) # (\Mul|FPP8|BPP10|PartialProduct~combout\) ) ) # ( !\Mul|FPP9|BPP8|PartialProduct~combout\ & ( (\Mul|FPP8|BPP10|PartialProduct~combout\ & 
-- \Mul|Add18A|Carry\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP8|BPP10|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add18A|ALT_INV_Carry\(12),
	dataf => \Mul|FPP9|BPP8|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry\(13));

-- Location: MLABCELL_X101_Y43_N6
\Mul|FPP8|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP11|PartialProduct~combout\ = ( \Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ (((!\Registers_ALU[11]~input_o\))))) # (\Registers_ALU[47]~input_o\ & (((\Registers_ALU[10]~input_o\)) # 
-- (\Registers_ALU[49]~input_o\))) ) ) # ( !\Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[49]~input_o\ & (!\Registers_ALU[10]~input_o\))) # (\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ 
-- (((!\Registers_ALU[11]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101100010010100010110001001010111100110110101011110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[10]~input_o\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP11|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y43_N24
\Mul|FPP9|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP9|PartialProduct~combout\ = ( \Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[50]~input_o\ & (!\Registers_ALU[8]~input_o\)) # (\Registers_ALU[50]~input_o\ & ((!\Registers_ALU[9]~input_o\))))) # 
-- (\Registers_ALU[49]~input_o\ & (((!\Registers_ALU[9]~input_o\) # (\Registers_ALU[50]~input_o\)))) ) ) # ( !\Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (((\Registers_ALU[50]~input_o\ & \Registers_ALU[9]~input_o\)))) # 
-- (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[50]~input_o\ & ((\Registers_ALU[9]~input_o\))) # (\Registers_ALU[50]~input_o\ & (\Registers_ALU[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101011011000000010101101111011111100001011101111110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[8]~input_o\,
	datac => \ALT_INV_Registers_ALU[50]~input_o\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_Registers_ALU[51]~input_o\,
	combout => \Mul|FPP9|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X100_Y43_N30
\Mul|Add18A|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry~1_combout\ = ( \Mul|FPP9|BPP9|PartialProduct~combout\ & ( !\Mul|FPP8|BPP11|PartialProduct~combout\ ) ) # ( !\Mul|FPP9|BPP9|PartialProduct~combout\ & ( \Mul|FPP8|BPP11|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP8|BPP11|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP9|BPP9|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry~1_combout\);

-- Location: LABCELL_X100_Y43_N57
\Mul|Add18B|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry~2_combout\ = ( \Mul|Add18A|Carry~1_combout\ & ( !\Mul|Add14|Result\(9) $ (\Mul|Add18A|Carry\(13)) ) ) # ( !\Mul|Add18A|Carry~1_combout\ & ( !\Mul|Add14|Result\(9) $ (!\Mul|Add18A|Carry\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|ALT_INV_Result\(9),
	datab => \Mul|Add18A|ALT_INV_Carry\(13),
	dataf => \Mul|Add18A|ALT_INV_Carry~1_combout\,
	combout => \Mul|Add18B|Carry~2_combout\);

-- Location: MLABCELL_X101_Y43_N30
\Mul|Add18C|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Result\(13) = ( \Mul|Add18B|Carry~2_combout\ & ( \Mul|Add10B|Carry~0_combout\ & ( !\Mul|Add18B|Carry\(13) $ (!\Mul|Add10B|Result\(5) $ (((!\Mul|Add18B|Result\(12)) # (!\Mul|Add18C|Carry\(12))))) ) ) ) # ( !\Mul|Add18B|Carry~2_combout\ & ( 
-- \Mul|Add10B|Carry~0_combout\ & ( !\Mul|Add18B|Carry\(13) $ (!\Mul|Add10B|Result\(5) $ (((\Mul|Add18B|Result\(12) & \Mul|Add18C|Carry\(12))))) ) ) ) # ( \Mul|Add18B|Carry~2_combout\ & ( !\Mul|Add10B|Carry~0_combout\ & ( !\Mul|Add18B|Carry\(13) $ 
-- (!\Mul|Add10B|Result\(5) $ (((!\Mul|Add18B|Result\(12) & !\Mul|Add18C|Carry\(12))))) ) ) ) # ( !\Mul|Add18B|Carry~2_combout\ & ( !\Mul|Add10B|Carry~0_combout\ & ( !\Mul|Add18B|Carry\(13) $ (!\Mul|Add10B|Result\(5) $ (((\Mul|Add18C|Carry\(12)) # 
-- (\Mul|Add18B|Result\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101100101010110101001010110101010011010100101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Carry\(13),
	datab => \Mul|Add18B|ALT_INV_Result\(12),
	datac => \Mul|Add18C|ALT_INV_Carry\(12),
	datad => \Mul|Add10B|ALT_INV_Result\(5),
	datae => \Mul|Add18B|ALT_INV_Carry~2_combout\,
	dataf => \Mul|Add10B|ALT_INV_Carry~0_combout\,
	combout => \Mul|Add18C|Result\(13));

-- Location: LABCELL_X100_Y44_N30
\Mul|Add32D|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry~2_combout\ = ( \Mul|Add32C|Carry~10_combout\ & ( \Mul|Add18C|Result\(13) & ( !\Mul|Add32C|Carry~11_combout\ $ (((\Mul|Add32B|Result\(26)) # (\Mul|Add26B|Result\(20)))) ) ) ) # ( !\Mul|Add32C|Carry~10_combout\ & ( \Mul|Add18C|Result\(13) 
-- & ( !\Mul|Add32C|Carry~11_combout\ $ (((!\Mul|Add26B|Result\(20) & (\Mul|Add32C|Carry~9_combout\ & \Mul|Add32B|Result\(26))) # (\Mul|Add26B|Result\(20) & ((\Mul|Add32B|Result\(26)) # (\Mul|Add32C|Carry~9_combout\))))) ) ) ) # ( 
-- \Mul|Add32C|Carry~10_combout\ & ( !\Mul|Add18C|Result\(13) & ( !\Mul|Add32C|Carry~11_combout\ $ (((!\Mul|Add26B|Result\(20) & !\Mul|Add32B|Result\(26)))) ) ) ) # ( !\Mul|Add32C|Carry~10_combout\ & ( !\Mul|Add18C|Result\(13) & ( 
-- !\Mul|Add32C|Carry~11_combout\ $ (((!\Mul|Add26B|Result\(20) & ((!\Mul|Add32C|Carry~9_combout\) # (!\Mul|Add32B|Result\(26)))) # (\Mul|Add26B|Result\(20) & (!\Mul|Add32C|Carry~9_combout\ & !\Mul|Add32B|Result\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000010111111010000011101000000101111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(20),
	datab => \Mul|Add32C|ALT_INV_Carry~9_combout\,
	datac => \Mul|Add32B|ALT_INV_Result\(26),
	datad => \Mul|Add32C|ALT_INV_Carry~11_combout\,
	datae => \Mul|Add32C|ALT_INV_Carry~10_combout\,
	dataf => \Mul|Add18C|ALT_INV_Result\(13),
	combout => \Mul|Add32D|Carry~2_combout\);

-- Location: MLABCELL_X36_Y45_N45
\LS|D27~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D27~feeder_combout\ = ( LSRDataIn(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(27),
	combout => \LS|D27~feeder_combout\);

-- Location: FF_X36_Y45_N47
\LS|D27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D27~feeder_combout\,
	asdata => \LS|D26~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D27~q\);

-- Location: LABCELL_X35_Y47_N45
\ALU_Registers[27]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]~21_combout\ = ( !\LS|D27~q\ & ( (!\LSR|D27~q\ & !\ASR|D27~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|ALT_INV_D27~q\,
	datad => \ASR|ALT_INV_D27~q\,
	dataf => \LS|ALT_INV_D27~q\,
	combout => \ALU_Registers[27]~21_combout\);

-- Location: LABCELL_X35_Y47_N12
\ALU_Registers[27]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]~22_combout\ = ( \Control_ALU[31]~input_o\ & ( \ALU_Registers[27]~21_combout\ & ( !\Mul|Add32D|Carry\(27) $ (!\Mul|Add32D|Carry~2_combout\) ) ) ) # ( !\Control_ALU[31]~input_o\ & ( \ALU_Registers[27]~21_combout\ & ( 
-- (\ALU_Registers[27]~53_combout\ & !\Control_ALU[23]~input_o\) ) ) ) # ( \Control_ALU[31]~input_o\ & ( !\ALU_Registers[27]~21_combout\ & ( !\Mul|Add32D|Carry\(27) $ (!\Mul|Add32D|Carry~2_combout\) ) ) ) # ( !\Control_ALU[31]~input_o\ & ( 
-- !\ALU_Registers[27]~21_combout\ & ( (\Control_ALU[23]~input_o\) # (\ALU_Registers[27]~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111010110100101101000110011000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Carry\(27),
	datab => \ALT_INV_ALU_Registers[27]~53_combout\,
	datac => \Mul|Add32D|ALT_INV_Carry~2_combout\,
	datad => \ALT_INV_Control_ALU[23]~input_o\,
	datae => \ALT_INV_Control_ALU[31]~input_o\,
	dataf => \ALT_INV_ALU_Registers[27]~21_combout\,
	combout => \ALU_Registers[27]~22_combout\);

-- Location: LABCELL_X35_Y47_N42
\ALU_Registers[27]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]$latch~combout\ = ( \ALU_Registers[27]$latch~combout\ & ( (!\ALU_Registers[31]~3_combout\) # (\ALU_Registers[27]~22_combout\) ) ) # ( !\ALU_Registers[27]$latch~combout\ & ( (\ALU_Registers[27]~22_combout\ & \ALU_Registers[31]~3_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[27]~22_combout\,
	datad => \ALT_INV_ALU_Registers[31]~3_combout\,
	dataf => \ALT_INV_ALU_Registers[27]$latch~combout\,
	combout => \ALU_Registers[27]$latch~combout\);

-- Location: LABCELL_X100_Y44_N18
\Mul|Add32D|Carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry~4_combout\ = ( \Mul|Add18C|Result\(12) & ( \Mul|Add18C|Result\(11) & ( (\Mul|Add32C|Result\(26) & (\Mul|Add32D|Carry~2_combout\ & ((\Mul|Add32D|Carry\(25)) # (\Mul|Add32C|Result\(25))))) ) ) ) # ( !\Mul|Add18C|Result\(12) & ( 
-- \Mul|Add18C|Result\(11) & ( (\Mul|Add32D|Carry~2_combout\ & (((\Mul|Add32D|Carry\(25)) # (\Mul|Add32C|Result\(25))) # (\Mul|Add32C|Result\(26)))) ) ) ) # ( \Mul|Add18C|Result\(12) & ( !\Mul|Add18C|Result\(11) & ( (\Mul|Add32C|Result\(26) & 
-- (\Mul|Add32D|Carry~2_combout\ & (\Mul|Add32C|Result\(25) & \Mul|Add32D|Carry\(25)))) ) ) ) # ( !\Mul|Add18C|Result\(12) & ( !\Mul|Add18C|Result\(11) & ( (\Mul|Add32D|Carry~2_combout\ & (((\Mul|Add32C|Result\(25) & \Mul|Add32D|Carry\(25))) # 
-- (\Mul|Add32C|Result\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010011000000000000000100010011001100110000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|ALT_INV_Result\(26),
	datab => \Mul|Add32D|ALT_INV_Carry~2_combout\,
	datac => \Mul|Add32C|ALT_INV_Result\(25),
	datad => \Mul|Add32D|ALT_INV_Carry\(25),
	datae => \Mul|Add18C|ALT_INV_Result\(12),
	dataf => \Mul|Add18C|ALT_INV_Result\(11),
	combout => \Mul|Add32D|Carry~4_combout\);

-- Location: LABCELL_X107_Y44_N33
\Mul|Add32B|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(27) = ( \Mul|Add32B|Carry\(26) & ( !\Mul|Add30|Result\(25) $ (!\Mul|Add32A|Result\(27) $ (((\Mul|Add30|Result\(24) & \Mul|Add32A|Result\(26))))) ) ) # ( !\Mul|Add32B|Carry\(26) & ( !\Mul|Add30|Result\(25) $ (!\Mul|Add32A|Result\(27) $ 
-- (((\Mul|Add32A|Result\(26)) # (\Mul|Add30|Result\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001100111100011010010011110001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(24),
	datab => \Mul|Add30|ALT_INV_Result\(25),
	datac => \Mul|Add32A|ALT_INV_Result\(27),
	datad => \Mul|Add32A|ALT_INV_Result\(26),
	dataf => \Mul|Add32B|ALT_INV_Carry\(26),
	combout => \Mul|Add32B|Result\(27));

-- Location: MLABCELL_X101_Y44_N3
\Mul|Add32C|Carry[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(28) = ( \Mul|Add26B|Result\(20) & ( \Mul|Add32B|Result\(27) & ( (!\Mul|Add32B|Result\(26) & (!\Mul|Add32C|Carry~10_combout\ & (!\Mul|Add32C|Carry~9_combout\ & !\Mul|Add26B|Result\(21)))) ) ) ) # ( !\Mul|Add26B|Result\(20) & ( 
-- \Mul|Add32B|Result\(27) & ( (!\Mul|Add26B|Result\(21) & ((!\Mul|Add32B|Result\(26)) # ((!\Mul|Add32C|Carry~10_combout\ & !\Mul|Add32C|Carry~9_combout\)))) ) ) ) # ( \Mul|Add26B|Result\(20) & ( !\Mul|Add32B|Result\(27) & ( (!\Mul|Add26B|Result\(21)) # 
-- ((!\Mul|Add32B|Result\(26) & (!\Mul|Add32C|Carry~10_combout\ & !\Mul|Add32C|Carry~9_combout\))) ) ) ) # ( !\Mul|Add26B|Result\(20) & ( !\Mul|Add32B|Result\(27) & ( (!\Mul|Add32B|Result\(26)) # ((!\Mul|Add26B|Result\(21)) # ((!\Mul|Add32C|Carry~10_combout\ 
-- & !\Mul|Add32C|Carry~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101010111111111000000011101010000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(26),
	datab => \Mul|Add32C|ALT_INV_Carry~10_combout\,
	datac => \Mul|Add32C|ALT_INV_Carry~9_combout\,
	datad => \Mul|Add26B|ALT_INV_Result\(21),
	datae => \Mul|Add26B|ALT_INV_Result\(20),
	dataf => \Mul|Add32B|ALT_INV_Result\(27),
	combout => \Mul|Add32C|Carry\(28));

-- Location: LABCELL_X106_Y44_N27
\Mul|FPP1|BPP26|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP26|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & (!\Registers_ALU[25]~input_o\)) # (\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[26]~input_o\))))) # 
-- (\Registers_ALU[33]~input_o\ & (((!\Registers_ALU[26]~input_o\) # (\Registers_ALU[34]~input_o\)))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & (((\Registers_ALU[26]~input_o\ & \Registers_ALU[34]~input_o\)))) # 
-- (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & ((\Registers_ALU[26]~input_o\))) # (\Registers_ALU[34]~input_o\ & (\Registers_ALU[25]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100011101000000110001110110111000111100111011100011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[25]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[26]~input_o\,
	datad => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP1|BPP26|PartialProduct~combout\);

-- Location: LABCELL_X104_Y44_N54
\Mul|FPP0|BPP28|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP28|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[28]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[27]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000011001100110011001010000010100000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[28]~input_o\,
	datac => \ALT_INV_Registers_ALU[27]~input_o\,
	datae => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP28|PartialProduct~0_combout\);

-- Location: LABCELL_X106_Y44_N54
\Mul|Add32A|Carry~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~22_combout\ = ( \Mul|FPP0|BPP28|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP26|PartialProduct~combout\ ) ) # ( !\Mul|FPP0|BPP28|PartialProduct~0_combout\ & ( \Mul|FPP1|BPP26|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP1|BPP26|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP0|BPP28|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry~22_combout\);

-- Location: LABCELL_X108_Y44_N0
\Mul|FPP3|BPP22|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP22|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[21]~input_o\))) # (\Registers_ALU[38]~input_o\ & (!\Registers_ALU[22]~input_o\)))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[22]~input_o\) # ((\Registers_ALU[38]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[22]~input_o\ & (\Registers_ALU[38]~input_o\))) # 
-- (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[38]~input_o\ & (\Registers_ALU[22]~input_o\)) # (\Registers_ALU[38]~input_o\ & ((\Registers_ALU[21]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011111101101010011011110110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[22]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datad => \ALT_INV_Registers_ALU[21]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP22|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N42
\Mul|FPP2|BPP24|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP24|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & (!\Registers_ALU[23]~input_o\)) # (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[24]~input_o\))))) # 
-- (\Registers_ALU[36]~input_o\ & (((!\Registers_ALU[24]~input_o\) # (\Registers_ALU[35]~input_o\)))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[36]~input_o\ & (((\Registers_ALU[24]~input_o\ & \Registers_ALU[35]~input_o\)))) # 
-- (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[35]~input_o\ & ((\Registers_ALU[24]~input_o\))) # (\Registers_ALU[35]~input_o\ & (\Registers_ALU[23]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110101000000110011010110101100110011111010110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[23]~input_o\,
	datab => \ALT_INV_Registers_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[36]~input_o\,
	datad => \ALT_INV_Registers_ALU[35]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP24|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N21
\Mul|Add30|Carry~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~11_combout\ = ( \Mul|FPP2|BPP24|PartialProduct~combout\ & ( !\Mul|FPP3|BPP22|PartialProduct~combout\ ) ) # ( !\Mul|FPP2|BPP24|PartialProduct~combout\ & ( \Mul|FPP3|BPP22|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP22|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP24|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~11_combout\);

-- Location: LABCELL_X108_Y44_N6
\Mul|Add30|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(26) = ( \Mul|FPP3|BPP20|PartialProduct~combout\ & ( \Mul|FPP3|BPP21|PartialProduct~combout\ & ( !\Mul|Add30|Carry~11_combout\ $ (((!\Mul|Add30|Carry\(24) & (!\Mul|FPP2|BPP22|PartialProduct~combout\ & 
-- !\Mul|FPP2|BPP23|PartialProduct~combout\)))) ) ) ) # ( !\Mul|FPP3|BPP20|PartialProduct~combout\ & ( \Mul|FPP3|BPP21|PartialProduct~combout\ & ( !\Mul|Add30|Carry~11_combout\ $ (((!\Mul|FPP2|BPP23|PartialProduct~combout\ & ((!\Mul|Add30|Carry\(24)) # 
-- (!\Mul|FPP2|BPP22|PartialProduct~combout\))))) ) ) ) # ( \Mul|FPP3|BPP20|PartialProduct~combout\ & ( !\Mul|FPP3|BPP21|PartialProduct~combout\ & ( !\Mul|Add30|Carry~11_combout\ $ (((!\Mul|FPP2|BPP23|PartialProduct~combout\) # ((!\Mul|Add30|Carry\(24) & 
-- !\Mul|FPP2|BPP22|PartialProduct~combout\)))) ) ) ) # ( !\Mul|FPP3|BPP20|PartialProduct~combout\ & ( !\Mul|FPP3|BPP21|PartialProduct~combout\ & ( !\Mul|Add30|Carry~11_combout\ $ (((!\Mul|Add30|Carry\(24)) # ((!\Mul|FPP2|BPP22|PartialProduct~combout\) # 
-- (!\Mul|FPP2|BPP23|PartialProduct~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110000001111111100000011111111000000111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Carry\(24),
	datab => \Mul|FPP2|BPP22|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP2|BPP23|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry~11_combout\,
	datae => \Mul|FPP3|BPP20|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP3|BPP21|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(26));

-- Location: LABCELL_X106_Y44_N36
\Mul|Add32B|Carry~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~15_combout\ = ( \Mul|Add32A|Carry~22_combout\ & ( \Mul|Add30|Result\(26) & ( (!\Mul|FPP1|BPP25|PartialProduct~combout\ & (\Mul|FPP0|BPP27|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry~21_combout\) # (\Mul|Add32A|Carry~20_combout\)))) # 
-- (\Mul|FPP1|BPP25|PartialProduct~combout\ & (((\Mul|FPP0|BPP27|PartialProduct~0_combout\) # (\Mul|Add32A|Carry~21_combout\)) # (\Mul|Add32A|Carry~20_combout\))) ) ) ) # ( !\Mul|Add32A|Carry~22_combout\ & ( \Mul|Add30|Result\(26) & ( 
-- (!\Mul|FPP1|BPP25|PartialProduct~combout\ & ((!\Mul|FPP0|BPP27|PartialProduct~0_combout\) # ((!\Mul|Add32A|Carry~20_combout\ & !\Mul|Add32A|Carry~21_combout\)))) # (\Mul|FPP1|BPP25|PartialProduct~combout\ & (!\Mul|Add32A|Carry~20_combout\ & 
-- (!\Mul|Add32A|Carry~21_combout\ & !\Mul|FPP0|BPP27|PartialProduct~0_combout\))) ) ) ) # ( \Mul|Add32A|Carry~22_combout\ & ( !\Mul|Add30|Result\(26) & ( (!\Mul|FPP1|BPP25|PartialProduct~combout\ & ((!\Mul|FPP0|BPP27|PartialProduct~0_combout\) # 
-- ((!\Mul|Add32A|Carry~20_combout\ & !\Mul|Add32A|Carry~21_combout\)))) # (\Mul|FPP1|BPP25|PartialProduct~combout\ & (!\Mul|Add32A|Carry~20_combout\ & (!\Mul|Add32A|Carry~21_combout\ & !\Mul|FPP0|BPP27|PartialProduct~0_combout\))) ) ) ) # ( 
-- !\Mul|Add32A|Carry~22_combout\ & ( !\Mul|Add30|Result\(26) & ( (!\Mul|FPP1|BPP25|PartialProduct~combout\ & (\Mul|FPP0|BPP27|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry~21_combout\) # (\Mul|Add32A|Carry~20_combout\)))) # 
-- (\Mul|FPP1|BPP25|PartialProduct~combout\ & (((\Mul|FPP0|BPP27|PartialProduct~0_combout\) # (\Mul|Add32A|Carry~21_combout\)) # (\Mul|Add32A|Carry~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101111111111011001000000011101100100000000001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~20_combout\,
	datab => \Mul|FPP1|BPP25|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~21_combout\,
	datad => \Mul|FPP0|BPP27|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|Add32A|ALT_INV_Carry~22_combout\,
	dataf => \Mul|Add30|ALT_INV_Result\(26),
	combout => \Mul|Add32B|Carry~15_combout\);

-- Location: LABCELL_X107_Y44_N36
\Mul|Add32B|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(28) = ( \Mul|Add30|Result\(24) & ( \Mul|Add32B|Carry\(26) & ( !\Mul|Add32B|Carry~15_combout\ $ (((!\Mul|Add32A|Result\(27) & ((!\Mul|Add32A|Result\(26)) # (!\Mul|Add30|Result\(25)))) # (\Mul|Add32A|Result\(27) & 
-- (!\Mul|Add32A|Result\(26) & !\Mul|Add30|Result\(25))))) ) ) ) # ( !\Mul|Add30|Result\(24) & ( \Mul|Add32B|Carry\(26) & ( !\Mul|Add32B|Carry~15_combout\ $ (((!\Mul|Add32A|Result\(27)) # (!\Mul|Add30|Result\(25)))) ) ) ) # ( \Mul|Add30|Result\(24) & ( 
-- !\Mul|Add32B|Carry\(26) & ( !\Mul|Add32B|Carry~15_combout\ $ (((!\Mul|Add32A|Result\(27) & !\Mul|Add30|Result\(25)))) ) ) ) # ( !\Mul|Add30|Result\(24) & ( !\Mul|Add32B|Carry\(26) & ( !\Mul|Add32B|Carry~15_combout\ $ (((!\Mul|Add32A|Result\(27) & 
-- ((!\Mul|Add32A|Result\(26)) # (!\Mul|Add30|Result\(25)))) # (\Mul|Add32A|Result\(27) & (!\Mul|Add32A|Result\(26) & !\Mul|Add30|Result\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010011001101010101001010101011001100101011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Carry~15_combout\,
	datab => \Mul|Add32A|ALT_INV_Result\(27),
	datac => \Mul|Add32A|ALT_INV_Result\(26),
	datad => \Mul|Add30|ALT_INV_Result\(25),
	datae => \Mul|Add30|ALT_INV_Result\(24),
	dataf => \Mul|Add32B|ALT_INV_Carry\(26),
	combout => \Mul|Add32B|Result\(28));

-- Location: MLABCELL_X101_Y46_N45
\Mul|Add26A|Carry[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(22) = ( \Mul|FPP5|BPP16|PartialProduct~combout\ & ( (!\Mul|FPP4|BPP19|PartialProduct~combout\ & (\Mul|FPP5|BPP17|PartialProduct~combout\ & ((\Mul|FPP4|BPP18|PartialProduct~combout\) # (\Mul|Add26A|Carry\(20))))) # 
-- (\Mul|FPP4|BPP19|PartialProduct~combout\ & (((\Mul|FPP4|BPP18|PartialProduct~combout\) # (\Mul|Add26A|Carry\(20))) # (\Mul|FPP5|BPP17|PartialProduct~combout\))) ) ) # ( !\Mul|FPP5|BPP16|PartialProduct~combout\ & ( (!\Mul|FPP4|BPP19|PartialProduct~combout\ 
-- & (\Mul|FPP5|BPP17|PartialProduct~combout\ & (\Mul|Add26A|Carry\(20) & \Mul|FPP4|BPP18|PartialProduct~combout\))) # (\Mul|FPP4|BPP19|PartialProduct~combout\ & (((\Mul|Add26A|Carry\(20) & \Mul|FPP4|BPP18|PartialProduct~combout\)) # 
-- (\Mul|FPP5|BPP17|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010111011101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP19|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP17|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add26A|ALT_INV_Carry\(20),
	datad => \Mul|FPP4|BPP18|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP16|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry\(22));

-- Location: MLABCELL_X101_Y46_N21
\Mul|FPP4|BPP20|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP20|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[20]~input_o\ $ ((!\Registers_ALU[41]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (((\Registers_ALU[19]~input_o\) # 
-- (\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (((\Registers_ALU[41]~input_o\ & !\Registers_ALU[19]~input_o\)))) # (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[20]~input_o\ $ 
-- ((!\Registers_ALU[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000000110001101100000011001100011011011110110001101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[20]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[40]~input_o\,
	datad => \ALT_INV_Registers_ALU[19]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP20|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N51
\Mul|FPP5|BPP18|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP18|PartialProduct~combout\ = ( \Registers_ALU[17]~input_o\ & ( (!\Registers_ALU[42]~input_o\ & (\Registers_ALU[41]~input_o\ & (!\Registers_ALU[43]~input_o\ $ (!\Registers_ALU[18]~input_o\)))) # (\Registers_ALU[42]~input_o\ & 
-- ((!\Registers_ALU[43]~input_o\ $ (!\Registers_ALU[18]~input_o\)) # (\Registers_ALU[41]~input_o\))) ) ) # ( !\Registers_ALU[17]~input_o\ & ( !\Registers_ALU[43]~input_o\ $ (((!\Registers_ALU[18]~input_o\) # (!\Registers_ALU[42]~input_o\ $ 
-- (\Registers_ALU[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101101001010101010110100100010111001010110001011100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[43]~input_o\,
	datab => \ALT_INV_Registers_ALU[42]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_Registers_ALU[18]~input_o\,
	dataf => \ALT_INV_Registers_ALU[17]~input_o\,
	combout => \Mul|FPP5|BPP18|PartialProduct~combout\);

-- Location: LABCELL_X104_Y44_N3
\Mul|Add26A|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(22) = ( \Mul|FPP4|BPP20|PartialProduct~combout\ & ( \Mul|FPP5|BPP18|PartialProduct~combout\ & ( \Mul|Add26A|Carry\(22) ) ) ) # ( !\Mul|FPP4|BPP20|PartialProduct~combout\ & ( \Mul|FPP5|BPP18|PartialProduct~combout\ & ( 
-- !\Mul|Add26A|Carry\(22) ) ) ) # ( \Mul|FPP4|BPP20|PartialProduct~combout\ & ( !\Mul|FPP5|BPP18|PartialProduct~combout\ & ( !\Mul|Add26A|Carry\(22) ) ) ) # ( !\Mul|FPP4|BPP20|PartialProduct~combout\ & ( !\Mul|FPP5|BPP18|PartialProduct~combout\ & ( 
-- \Mul|Add26A|Carry\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101010101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry\(22),
	datae => \Mul|FPP4|BPP20|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP18|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(22));

-- Location: LABCELL_X99_Y44_N18
\Mul|FPP7|BPP14|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP14|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (!\Registers_ALU[47]~input_o\ $ ((!\Registers_ALU[14]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[13]~input_o\)) # 
-- (\Registers_ALU[47]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[13]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[47]~input_o\ $ 
-- ((!\Registers_ALU[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010010010101100001001001011001011110110101100101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[47]~input_o\,
	datab => \ALT_INV_Registers_ALU[46]~input_o\,
	datac => \ALT_INV_Registers_ALU[14]~input_o\,
	datad => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP14|PartialProduct~combout\);

-- Location: LABCELL_X99_Y44_N12
\Mul|FPP6|BPP16|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP16|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[44]~input_o\ & (!\Registers_ALU[15]~input_o\)) # (\Registers_ALU[44]~input_o\ & ((!\Registers_ALU[16]~input_o\))))) # 
-- (\Registers_ALU[43]~input_o\ & (((!\Registers_ALU[16]~input_o\) # (\Registers_ALU[44]~input_o\)))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (((\Registers_ALU[44]~input_o\ & \Registers_ALU[16]~input_o\)))) # 
-- (\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[44]~input_o\ & ((\Registers_ALU[16]~input_o\))) # (\Registers_ALU[44]~input_o\ & (\Registers_ALU[15]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100111101000000010011110110111111100000111011111110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[15]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[44]~input_o\,
	datad => \ALT_INV_Registers_ALU[16]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP16|PartialProduct~combout\);

-- Location: LABCELL_X99_Y44_N48
\Mul|Add22|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(18) = ( \Mul|FPP6|BPP16|PartialProduct~combout\ & ( !\Mul|FPP7|BPP14|PartialProduct~combout\ $ (((!\Mul|FPP7|BPP13|PartialProduct~combout\ & (\Mul|FPP6|BPP15|PartialProduct~combout\ & \Mul|Add22|Carry\(17))) # 
-- (\Mul|FPP7|BPP13|PartialProduct~combout\ & ((\Mul|Add22|Carry\(17)) # (\Mul|FPP6|BPP15|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP6|BPP16|PartialProduct~combout\ & ( !\Mul|FPP7|BPP14|PartialProduct~combout\ $ (((!\Mul|FPP7|BPP13|PartialProduct~combout\ 
-- & ((!\Mul|FPP6|BPP15|PartialProduct~combout\) # (!\Mul|Add22|Carry\(17)))) # (\Mul|FPP7|BPP13|PartialProduct~combout\ & (!\Mul|FPP6|BPP15|PartialProduct~combout\ & !\Mul|Add22|Carry\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001111000000111100111100011100001100001111110000110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP13|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP6|BPP15|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP7|BPP14|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add22|ALT_INV_Carry\(17),
	dataf => \Mul|FPP6|BPP16|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(18));

-- Location: LABCELL_X102_Y44_N6
\Mul|Add26B|Carry[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(21) = ( \Mul|Add26A|Carry~7_combout\ & ( \Mul|Add26A|Result\(19) & ( (!\Mul|Add26A|Carry\(20) & (((\Mul|Add26B|Carry\(19)) # (\Mul|Add22|Result\(15))) # (\Mul|Add22|Result\(16)))) # (\Mul|Add26A|Carry\(20) & (\Mul|Add22|Result\(16) & 
-- ((\Mul|Add26B|Carry\(19)) # (\Mul|Add22|Result\(15))))) ) ) ) # ( !\Mul|Add26A|Carry~7_combout\ & ( \Mul|Add26A|Result\(19) & ( (!\Mul|Add26A|Carry\(20) & (\Mul|Add22|Result\(16) & ((\Mul|Add26B|Carry\(19)) # (\Mul|Add22|Result\(15))))) # 
-- (\Mul|Add26A|Carry\(20) & (((\Mul|Add26B|Carry\(19)) # (\Mul|Add22|Result\(15))) # (\Mul|Add22|Result\(16)))) ) ) ) # ( \Mul|Add26A|Carry~7_combout\ & ( !\Mul|Add26A|Result\(19) & ( (!\Mul|Add26A|Carry\(20) & (((\Mul|Add22|Result\(15) & 
-- \Mul|Add26B|Carry\(19))) # (\Mul|Add22|Result\(16)))) # (\Mul|Add26A|Carry\(20) & (\Mul|Add22|Result\(16) & (\Mul|Add22|Result\(15) & \Mul|Add26B|Carry\(19)))) ) ) ) # ( !\Mul|Add26A|Carry~7_combout\ & ( !\Mul|Add26A|Result\(19) & ( 
-- (!\Mul|Add26A|Carry\(20) & (\Mul|Add22|Result\(16) & (\Mul|Add22|Result\(15) & \Mul|Add26B|Carry\(19)))) # (\Mul|Add26A|Carry\(20) & (((\Mul|Add22|Result\(15) & \Mul|Add26B|Carry\(19))) # (\Mul|Add22|Result\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111001000100010101100010111011101110010101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry\(20),
	datab => \Mul|Add22|ALT_INV_Result\(16),
	datac => \Mul|Add22|ALT_INV_Result\(15),
	datad => \Mul|Add26B|ALT_INV_Carry\(19),
	datae => \Mul|Add26A|ALT_INV_Carry~7_combout\,
	dataf => \Mul|Add26A|ALT_INV_Result\(19),
	combout => \Mul|Add26B|Carry\(21));

-- Location: LABCELL_X102_Y44_N48
\Mul|Add26B|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(22) = ( \Mul|Add26B|Carry\(21) & ( !\Mul|Add26A|Result\(22) $ (!\Mul|Add22|Result\(18) $ (((\Mul|Add26A|Result\(21)) # (\Mul|Add22|Result\(17))))) ) ) # ( !\Mul|Add26B|Carry\(21) & ( !\Mul|Add26A|Result\(22) $ (!\Mul|Add22|Result\(18) 
-- $ (((\Mul|Add22|Result\(17) & \Mul|Add26A|Result\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001001111000110100101101001110000110110100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|ALT_INV_Result\(17),
	datab => \Mul|Add26A|ALT_INV_Result\(22),
	datac => \Mul|Add22|ALT_INV_Result\(18),
	datad => \Mul|Add26A|ALT_INV_Result\(21),
	dataf => \Mul|Add26B|ALT_INV_Carry\(21),
	combout => \Mul|Add26B|Result\(22));

-- Location: LABCELL_X102_Y44_N54
\Mul|Add32C|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(28) = ( \Mul|Add26B|Result\(22) & ( !\Mul|Add32C|Carry\(28) $ (!\Mul|Add32B|Result\(28)) ) ) # ( !\Mul|Add26B|Result\(22) & ( !\Mul|Add32C|Carry\(28) $ (\Mul|Add32B|Result\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001100111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add32C|ALT_INV_Carry\(28),
	datac => \Mul|Add32B|ALT_INV_Result\(28),
	dataf => \Mul|Add26B|ALT_INV_Result\(22),
	combout => \Mul|Add32C|Result\(28));

-- Location: LABCELL_X100_Y44_N0
\Mul|Add32D|Carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry~3_combout\ = ( \Mul|Add32C|Carry~10_combout\ & ( \Mul|Add18C|Result\(13) & ( !\Mul|Add32C|Carry~11_combout\ $ (((!\Mul|Add26B|Result\(20) & !\Mul|Add32B|Result\(26)))) ) ) ) # ( !\Mul|Add32C|Carry~10_combout\ & ( \Mul|Add18C|Result\(13) 
-- & ( !\Mul|Add32C|Carry~11_combout\ $ (((!\Mul|Add26B|Result\(20) & ((!\Mul|Add32C|Carry~9_combout\) # (!\Mul|Add32B|Result\(26)))) # (\Mul|Add26B|Result\(20) & (!\Mul|Add32C|Carry~9_combout\ & !\Mul|Add32B|Result\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010111111010000101111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|ALT_INV_Result\(20),
	datab => \Mul|Add32C|ALT_INV_Carry~9_combout\,
	datac => \Mul|Add32B|ALT_INV_Result\(26),
	datad => \Mul|Add32C|ALT_INV_Carry~11_combout\,
	datae => \Mul|Add32C|ALT_INV_Carry~10_combout\,
	dataf => \Mul|Add18C|ALT_INV_Result\(13),
	combout => \Mul|Add32D|Carry~3_combout\);

-- Location: MLABCELL_X101_Y43_N48
\Mul|Add18C|Carry[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry\(14) = ( \Mul|Add18B|Carry~2_combout\ & ( \Mul|Add10B|Carry~0_combout\ & ( (!\Mul|Add18B|Carry\(13) & (((\Mul|Add18B|Result\(12) & \Mul|Add18C|Carry\(12))) # (\Mul|Add10B|Result\(5)))) # (\Mul|Add18B|Carry\(13) & (\Mul|Add18B|Result\(12) 
-- & (\Mul|Add18C|Carry\(12) & \Mul|Add10B|Result\(5)))) ) ) ) # ( !\Mul|Add18B|Carry~2_combout\ & ( \Mul|Add10B|Carry~0_combout\ & ( (!\Mul|Add18B|Carry\(13) & (\Mul|Add18B|Result\(12) & (\Mul|Add18C|Carry\(12) & \Mul|Add10B|Result\(5)))) # 
-- (\Mul|Add18B|Carry\(13) & (((\Mul|Add18B|Result\(12) & \Mul|Add18C|Carry\(12))) # (\Mul|Add10B|Result\(5)))) ) ) ) # ( \Mul|Add18B|Carry~2_combout\ & ( !\Mul|Add10B|Carry~0_combout\ & ( (!\Mul|Add18B|Carry\(13) & (((\Mul|Add10B|Result\(5)) # 
-- (\Mul|Add18C|Carry\(12))) # (\Mul|Add18B|Result\(12)))) # (\Mul|Add18B|Carry\(13) & (\Mul|Add10B|Result\(5) & ((\Mul|Add18C|Carry\(12)) # (\Mul|Add18B|Result\(12))))) ) ) ) # ( !\Mul|Add18B|Carry~2_combout\ & ( !\Mul|Add10B|Carry~0_combout\ & ( 
-- (!\Mul|Add18B|Carry\(13) & (\Mul|Add10B|Result\(5) & ((\Mul|Add18C|Carry\(12)) # (\Mul|Add18B|Result\(12))))) # (\Mul|Add18B|Carry\(13) & (((\Mul|Add10B|Result\(5)) # (\Mul|Add18C|Carry\(12))) # (\Mul|Add18B|Result\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101111111001010101011111100000001010101110000001010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Carry\(13),
	datab => \Mul|Add18B|ALT_INV_Result\(12),
	datac => \Mul|Add18C|ALT_INV_Carry\(12),
	datad => \Mul|Add10B|ALT_INV_Result\(5),
	datae => \Mul|Add18B|ALT_INV_Carry~2_combout\,
	dataf => \Mul|Add10B|ALT_INV_Carry~0_combout\,
	combout => \Mul|Add18C|Carry\(14));

-- Location: MLABCELL_X101_Y43_N9
\Mul|FPP8|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP12|PartialProduct~combout\ = ( \Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[47]~input_o\ & (\Registers_ALU[48]~input_o\)) # (\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[48]~input_o\) # 
-- (\Registers_ALU[11]~input_o\))))) # (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[47]~input_o\ & (!\Registers_ALU[48]~input_o\ & !\Registers_ALU[11]~input_o\)) # (\Registers_ALU[47]~input_o\ & (\Registers_ALU[48]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[47]~input_o\ & (\Registers_ALU[48]~input_o\ & \Registers_ALU[11]~input_o\))) # (\Registers_ALU[49]~input_o\ & (((!\Registers_ALU[11]~input_o\) # 
-- (\Registers_ALU[48]~input_o\)) # (\Registers_ALU[47]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010111010101010001011101101001001010110110100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[48]~input_o\,
	datad => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => \ALT_INV_Registers_ALU[12]~input_o\,
	combout => \Mul|FPP8|BPP12|PartialProduct~combout\);

-- Location: LABCELL_X100_Y45_N12
\Mul|FPP9|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP10|PartialProduct~combout\ = ( \Registers_ALU[9]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[50]~input_o\ & (!\Registers_ALU[51]~input_o\ $ (!\Registers_ALU[10]~input_o\)))) # (\Registers_ALU[49]~input_o\ & 
-- ((!\Registers_ALU[51]~input_o\ $ (!\Registers_ALU[10]~input_o\)) # (\Registers_ALU[50]~input_o\))) ) ) # ( !\Registers_ALU[9]~input_o\ & ( !\Registers_ALU[51]~input_o\ $ (((!\Registers_ALU[10]~input_o\) # (!\Registers_ALU[49]~input_o\ $ 
-- (\Registers_ALU[50]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101101001000011110110100100010111011100010001011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[50]~input_o\,
	datac => \ALT_INV_Registers_ALU[51]~input_o\,
	datad => \ALT_INV_Registers_ALU[10]~input_o\,
	dataf => \ALT_INV_Registers_ALU[9]~input_o\,
	combout => \Mul|FPP9|BPP10|PartialProduct~combout\);

-- Location: LABCELL_X100_Y43_N36
\Mul|Add18A|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(14) = ( \Mul|FPP9|BPP10|PartialProduct~combout\ & ( !\Mul|FPP8|BPP12|PartialProduct~combout\ $ (((!\Mul|FPP9|BPP9|PartialProduct~combout\ & (\Mul|FPP8|BPP11|PartialProduct~combout\ & \Mul|Add18A|Carry\(13))) # 
-- (\Mul|FPP9|BPP9|PartialProduct~combout\ & ((\Mul|Add18A|Carry\(13)) # (\Mul|FPP8|BPP11|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP9|BPP10|PartialProduct~combout\ & ( !\Mul|FPP8|BPP12|PartialProduct~combout\ $ (((!\Mul|FPP9|BPP9|PartialProduct~combout\ 
-- & ((!\Mul|FPP8|BPP11|PartialProduct~combout\) # (!\Mul|Add18A|Carry\(13)))) # (\Mul|FPP9|BPP9|PartialProduct~combout\ & (!\Mul|FPP8|BPP11|PartialProduct~combout\ & !\Mul|Add18A|Carry\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010010101100110101010101001100101011010100110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP12|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP9|BPP9|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP8|BPP11|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add18A|ALT_INV_Carry\(13),
	dataf => \Mul|FPP9|BPP10|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Result\(14));

-- Location: LABCELL_X100_Y43_N54
\Mul|Add18B|Carry[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry\(14) = ( \Mul|Add18A|Carry~1_combout\ & ( (!\Mul|Add14|Result\(9) & (!\Mul|Add18A|Carry\(13) & \Mul|Add18B|Carry\(13))) # (\Mul|Add14|Result\(9) & ((!\Mul|Add18A|Carry\(13)) # (\Mul|Add18B|Carry\(13)))) ) ) # ( 
-- !\Mul|Add18A|Carry~1_combout\ & ( (!\Mul|Add14|Result\(9) & (\Mul|Add18A|Carry\(13) & \Mul|Add18B|Carry\(13))) # (\Mul|Add14|Result\(9) & ((\Mul|Add18B|Carry\(13)) # (\Mul|Add18A|Carry\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011101000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|ALT_INV_Result\(9),
	datab => \Mul|Add18A|ALT_INV_Carry\(13),
	datad => \Mul|Add18B|ALT_INV_Carry\(13),
	dataf => \Mul|Add18A|ALT_INV_Carry~1_combout\,
	combout => \Mul|Add18B|Carry\(14));

-- Location: LABCELL_X100_Y43_N6
\Mul|FPP10|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP8|PartialProduct~combout\ = ( \Registers_ALU[7]~input_o\ & ( \Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[8]~input_o\ & ((\Registers_ALU[52]~input_o\) # (\Registers_ALU[51]~input_o\))) # (\Registers_ALU[8]~input_o\ & 
-- (\Registers_ALU[51]~input_o\ & \Registers_ALU[52]~input_o\)) ) ) ) # ( !\Registers_ALU[7]~input_o\ & ( \Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[8]~input_o\) # (!\Registers_ALU[51]~input_o\ $ (\Registers_ALU[52]~input_o\)) ) ) ) # ( 
-- \Registers_ALU[7]~input_o\ & ( !\Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[8]~input_o\ & (\Registers_ALU[51]~input_o\ & \Registers_ALU[52]~input_o\)) # (\Registers_ALU[8]~input_o\ & ((\Registers_ALU[52]~input_o\) # (\Registers_ALU[51]~input_o\))) ) 
-- ) ) # ( !\Registers_ALU[7]~input_o\ & ( !\Registers_ALU[53]~input_o\ & ( (\Registers_ALU[8]~input_o\ & (!\Registers_ALU[51]~input_o\ $ (!\Registers_ALU[52]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101110001011111101011111010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[8]~input_o\,
	datab => \ALT_INV_Registers_ALU[51]~input_o\,
	datac => \ALT_INV_Registers_ALU[52]~input_o\,
	datae => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[53]~input_o\,
	combout => \Mul|FPP10|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X98_Y45_N48
\Mul|FPP11|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP6|PartialProduct~combout\ = ( \Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[54]~input_o\ & (!\Registers_ALU[55]~input_o\ $ ((!\Registers_ALU[6]~input_o\)))) # (\Registers_ALU[54]~input_o\ & (((\Registers_ALU[5]~input_o\)) # 
-- (\Registers_ALU[55]~input_o\))) ) ) # ( !\Registers_ALU[53]~input_o\ & ( (!\Registers_ALU[54]~input_o\ & (\Registers_ALU[55]~input_o\ & ((!\Registers_ALU[5]~input_o\)))) # (\Registers_ALU[54]~input_o\ & (!\Registers_ALU[55]~input_o\ $ 
-- ((!\Registers_ALU[6]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000111001011111010011100101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[54]~input_o\,
	datab => \ALT_INV_Registers_ALU[55]~input_o\,
	datac => \ALT_INV_Registers_ALU[6]~input_o\,
	datad => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[53]~input_o\,
	combout => \Mul|FPP11|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X100_Y43_N15
\Mul|Add14|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(10) = ( \Mul|Add14|Carry\(9) & ( !\Mul|FPP10|BPP8|PartialProduct~combout\ $ (!\Mul|FPP11|BPP6|PartialProduct~combout\ $ (((\Mul|FPP10|BPP7|PartialProduct~combout\) # (\Mul|FPP11|BPP5|PartialProduct~combout\)))) ) ) # ( 
-- !\Mul|Add14|Carry\(9) & ( !\Mul|FPP10|BPP8|PartialProduct~combout\ $ (!\Mul|FPP11|BPP6|PartialProduct~combout\ $ (((\Mul|FPP11|BPP5|PartialProduct~combout\ & \Mul|FPP10|BPP7|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001101101100100101101100100100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP10|BPP8|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP10|BPP7|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP11|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add14|ALT_INV_Carry\(9),
	combout => \Mul|Add14|Result\(10));

-- Location: LABCELL_X100_Y43_N45
\Mul|Add18B|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(14) = ( \Mul|Add18B|Carry\(14) & ( \Mul|Add14|Result\(10) & ( \Mul|Add18A|Result\(14) ) ) ) # ( !\Mul|Add18B|Carry\(14) & ( \Mul|Add14|Result\(10) & ( !\Mul|Add18A|Result\(14) ) ) ) # ( \Mul|Add18B|Carry\(14) & ( 
-- !\Mul|Add14|Result\(10) & ( !\Mul|Add18A|Result\(14) ) ) ) # ( !\Mul|Add18B|Carry\(14) & ( !\Mul|Add14|Result\(10) & ( \Mul|Add18A|Result\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101010101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Result\(14),
	datae => \Mul|Add18B|ALT_INV_Carry\(14),
	dataf => \Mul|Add14|ALT_INV_Result\(10),
	combout => \Mul|Add18B|Result\(14));

-- Location: MLABCELL_X53_Y45_N18
\Mul|Add10B|Carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry~1_combout\ = ( \Registers_ALU[59]~input_o\ & ( (!\Mul|Add10A|Carry~0_combout\ & (\Mul|Add10A|Carry~1_combout\ & (!\Mul|FPP12|BPP2|PartialProduct~0_combout\ $ (\Mul|FPP13|BPP0|PartialProduct~0_combout\)))) # (\Mul|Add10A|Carry~0_combout\ 
-- & ((!\Mul|FPP12|BPP2|PartialProduct~0_combout\ & (\Mul|Add10A|Carry~1_combout\ & \Mul|FPP13|BPP0|PartialProduct~0_combout\)) # (\Mul|FPP12|BPP2|PartialProduct~0_combout\ & (!\Mul|Add10A|Carry~1_combout\ & !\Mul|FPP13|BPP0|PartialProduct~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011000000001100001100000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10A|ALT_INV_Carry~0_combout\,
	datab => \Mul|FPP12|BPP2|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|Add10A|ALT_INV_Carry~1_combout\,
	datad => \Mul|FPP13|BPP0|ALT_INV_PartialProduct~0_combout\,
	dataf => \ALT_INV_Registers_ALU[59]~input_o\,
	combout => \Mul|Add10B|Carry~1_combout\);

-- Location: IOIBUF_X37_Y0_N35
\Registers_ALU[60]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(60),
	o => \Registers_ALU[60]~input_o\);

-- Location: MLABCELL_X53_Y45_N24
\Mul|FPP12|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP4|PartialProduct~combout\ = ( \Registers_ALU[4]~input_o\ & ( (!\Registers_ALU[56]~input_o\ & ((!\Registers_ALU[57]~input_o\ & (\Registers_ALU[55]~input_o\)) # (\Registers_ALU[57]~input_o\ & (!\Registers_ALU[55]~input_o\ & 
-- !\Registers_ALU[3]~input_o\)))) # (\Registers_ALU[56]~input_o\ & ((!\Registers_ALU[57]~input_o\ & ((!\Registers_ALU[55]~input_o\) # (\Registers_ALU[3]~input_o\))) # (\Registers_ALU[57]~input_o\ & (\Registers_ALU[55]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[4]~input_o\ & ( (!\Registers_ALU[56]~input_o\ & (\Registers_ALU[57]~input_o\ & ((!\Registers_ALU[3]~input_o\) # (\Registers_ALU[55]~input_o\)))) # (\Registers_ALU[56]~input_o\ & (((\Registers_ALU[55]~input_o\ & \Registers_ALU[3]~input_o\)) 
-- # (\Registers_ALU[57]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010111001100110001011101101001010011010110100101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[56]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[55]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[4]~input_o\,
	combout => \Mul|FPP12|BPP4|PartialProduct~combout\);

-- Location: MLABCELL_X53_Y45_N6
\Mul|Add10A|Carry[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry\(6) = ( \Mul|FPP13|BPP0|PartialProduct~0_combout\ & ( \Mul|FPP13|BPP1|PartialProduct~combout\ & ( ((!\Registers_ALU[59]~input_o\ & ((\Mul|FPP12|BPP2|PartialProduct~0_combout\) # (\Mul|Add10A|Carry~0_combout\))) # 
-- (\Registers_ALU[59]~input_o\ & (\Mul|Add10A|Carry~0_combout\ & \Mul|FPP12|BPP2|PartialProduct~0_combout\))) # (\Mul|FPP12|BPP3|PartialProduct~combout\) ) ) ) # ( !\Mul|FPP13|BPP0|PartialProduct~0_combout\ & ( \Mul|FPP13|BPP1|PartialProduct~combout\ & ( 
-- ((!\Registers_ALU[59]~input_o\ & (\Mul|Add10A|Carry~0_combout\ & \Mul|FPP12|BPP2|PartialProduct~0_combout\)) # (\Registers_ALU[59]~input_o\ & ((\Mul|FPP12|BPP2|PartialProduct~0_combout\) # (\Mul|Add10A|Carry~0_combout\)))) # 
-- (\Mul|FPP12|BPP3|PartialProduct~combout\) ) ) ) # ( \Mul|FPP13|BPP0|PartialProduct~0_combout\ & ( !\Mul|FPP13|BPP1|PartialProduct~combout\ & ( (\Mul|FPP12|BPP3|PartialProduct~combout\ & ((!\Registers_ALU[59]~input_o\ & 
-- ((\Mul|FPP12|BPP2|PartialProduct~0_combout\) # (\Mul|Add10A|Carry~0_combout\))) # (\Registers_ALU[59]~input_o\ & (\Mul|Add10A|Carry~0_combout\ & \Mul|FPP12|BPP2|PartialProduct~0_combout\)))) ) ) ) # ( !\Mul|FPP13|BPP0|PartialProduct~0_combout\ & ( 
-- !\Mul|FPP13|BPP1|PartialProduct~combout\ & ( (\Mul|FPP12|BPP3|PartialProduct~combout\ & ((!\Registers_ALU[59]~input_o\ & (\Mul|Add10A|Carry~0_combout\ & \Mul|FPP12|BPP2|PartialProduct~0_combout\)) # (\Registers_ALU[59]~input_o\ & 
-- ((\Mul|FPP12|BPP2|PartialProduct~0_combout\) # (\Mul|Add10A|Carry~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000100010001100110111011111110011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[59]~input_o\,
	datab => \Mul|FPP12|BPP3|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add10A|ALT_INV_Carry~0_combout\,
	datad => \Mul|FPP12|BPP2|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|FPP13|BPP0|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP13|BPP1|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add10A|Carry\(6));

-- Location: LABCELL_X37_Y44_N48
\Mul|FPP13|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP2|PartialProduct~combout\ = ( \Registers_ALU[1]~input_o\ & ( (!\Registers_ALU[58]~input_o\ & (\Registers_ALU[57]~input_o\ & (!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[59]~input_o\)))) # (\Registers_ALU[58]~input_o\ & 
-- ((!\Registers_ALU[2]~input_o\ $ (!\Registers_ALU[59]~input_o\)) # (\Registers_ALU[57]~input_o\))) ) ) # ( !\Registers_ALU[1]~input_o\ & ( !\Registers_ALU[59]~input_o\ $ (((!\Registers_ALU[2]~input_o\) # (!\Registers_ALU[58]~input_o\ $ 
-- (\Registers_ALU[57]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001100011001101100110001100000110011011110000011001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[2]~input_o\,
	datab => \ALT_INV_Registers_ALU[59]~input_o\,
	datac => \ALT_INV_Registers_ALU[58]~input_o\,
	datad => \ALT_INV_Registers_ALU[57]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|FPP13|BPP2|PartialProduct~combout\);

-- Location: MLABCELL_X53_Y45_N30
\Mul|Add10A|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(6) = ( \Mul|FPP13|BPP2|PartialProduct~combout\ & ( !\Mul|FPP12|BPP4|PartialProduct~combout\ $ (\Mul|Add10A|Carry\(6)) ) ) # ( !\Mul|FPP13|BPP2|PartialProduct~combout\ & ( !\Mul|FPP12|BPP4|PartialProduct~combout\ $ 
-- (!\Mul|Add10A|Carry\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP4|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add10A|ALT_INV_Carry\(6),
	dataf => \Mul|FPP13|BPP2|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add10A|Result\(6));

-- Location: LABCELL_X47_Y45_N3
\Mul|Add10B|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Result\(6) = ( \Registers_ALU[59]~input_o\ & ( !\Mul|Add10B|Carry~1_combout\ $ (!\Mul|Add10A|Result\(6) $ (((!\Registers_ALU[60]~input_o\ & \Registers_ALU[0]~input_o\)))) ) ) # ( !\Registers_ALU[59]~input_o\ & ( !\Mul|Add10B|Carry~1_combout\ $ 
-- (!\Mul|Add10A|Result\(6) $ (((\Registers_ALU[60]~input_o\ & \Registers_ALU[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010110011010011001010110101010010101100110100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10B|ALT_INV_Carry~1_combout\,
	datab => \ALT_INV_Registers_ALU[60]~input_o\,
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	datad => \Mul|Add10A|ALT_INV_Result\(6),
	datae => \ALT_INV_Registers_ALU[59]~input_o\,
	combout => \Mul|Add10B|Result\(6));

-- Location: LABCELL_X100_Y44_N24
\Mul|Add18C|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Result\(14) = ( \Mul|Add10B|Result\(6) & ( !\Mul|Add18C|Carry\(14) $ (\Mul|Add18B|Result\(14)) ) ) # ( !\Mul|Add10B|Result\(6) & ( !\Mul|Add18C|Carry\(14) $ (!\Mul|Add18B|Result\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add18C|ALT_INV_Carry\(14),
	datac => \Mul|Add18B|ALT_INV_Result\(14),
	dataf => \Mul|Add10B|ALT_INV_Result\(6),
	combout => \Mul|Add18C|Result\(14));

-- Location: LABCELL_X100_Y44_N27
\Mul|Add32D|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(28) = ( \Mul|Add18C|Result\(14) & ( !\Mul|Add32C|Result\(28) $ (((\Mul|Add32D|Carry~3_combout\) # (\Mul|Add32D|Carry~4_combout\))) ) ) # ( !\Mul|Add18C|Result\(14) & ( !\Mul|Add32C|Result\(28) $ (((!\Mul|Add32D|Carry~4_combout\ & 
-- !\Mul|Add32D|Carry~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101011110000010110101111000010100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Carry~4_combout\,
	datac => \Mul|Add32C|ALT_INV_Result\(28),
	datad => \Mul|Add32D|ALT_INV_Carry~3_combout\,
	dataf => \Mul|Add18C|ALT_INV_Result\(14),
	combout => \Mul|Add32D|Result\(28));

-- Location: MLABCELL_X36_Y45_N18
\LS|D28~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D28~feeder_combout\ = ( LSRDataIn(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(28),
	combout => \LS|D28~feeder_combout\);

-- Location: FF_X36_Y45_N20
\LS|D28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D28~feeder_combout\,
	asdata => \LS|D27~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D28~q\);

-- Location: LABCELL_X37_Y47_N3
\InputANDB[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[28]~29_combout\ = ( \IR_ALU[24]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (((\Registers_ALU[60]~input_o\)) # (AndBselector(1)))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) ) # ( !\IR_ALU[24]~input_o\ & ( 
-- (!\Control_ALU[30]~input_o\ & (!AndBselector(1) & (\Registers_ALU[60]~input_o\))) # (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111001000000010111101110000011111110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AndBselector(1),
	datab => \ALT_INV_Registers_ALU[60]~input_o\,
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputANDB[28]~29_combout\);

-- Location: MLABCELL_X36_Y46_N51
\InputANDB[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(28) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[28]~29_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputANDB(28),
	datac => \ALT_INV_InputANDB[28]~29_combout\,
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(28));

-- Location: LABCELL_X47_Y46_N12
\AdderInputB[28]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[28]~88_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\IR_ALU[21]~input_o\ & (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[60]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[60]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000110000001111000010000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[21]~input_o\,
	datab => \ALT_INV_AdderInputB[19]~68_combout\,
	datac => \ALT_INV_AdderInputB[19]~69_combout\,
	datad => \ALT_INV_Registers_ALU[60]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[28]~88_combout\);

-- Location: LABCELL_X47_Y46_N3
\AdderInputB[28]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[28]~89_combout\ = ( \Control_ALU[14]~input_o\ & ( (!\Control_ALU[21]~input_o\ & (!\IR_ALU[24]~input_o\)) # (\Control_ALU[21]~input_o\ & ((\Registers_ALU[60]~input_o\))) ) ) # ( !\Control_ALU[14]~input_o\ & ( (!\Control_ALU[21]~input_o\ & 
-- (!\AdderInputB[28]~88_combout\)) # (\Control_ALU[21]~input_o\ & ((\Registers_ALU[60]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110011110000001111001110001000101110111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_AdderInputB[28]~88_combout\,
	datad => \ALT_INV_Registers_ALU[60]~input_o\,
	dataf => \ALT_INV_Control_ALU[14]~input_o\,
	combout => \AdderInputB[28]~89_combout\);

-- Location: LABCELL_X47_Y46_N15
\AdderInputB[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(28) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[28]~89_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[28]~89_combout\,
	datad => ALT_INV_AdderInputB(28),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(28));

-- Location: IOIBUF_X77_Y0_N18
\PC_ALU[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(28),
	o => \PC_ALU[28]~input_o\);

-- Location: LABCELL_X45_Y45_N12
\AdderInputA[28]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[28]~30_combout\ = ( AddrASelector(1) & ( \PC_ALU[28]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[28]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PC_ALU[28]~input_o\,
	datab => \ALT_INV_Registers_ALU[28]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[28]~30_combout\);

-- Location: LABCELL_X45_Y45_N15
\AdderInputA[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(28) = ( \AdderInputA[28]~30_combout\ & ( (\AdderInputA[0]~2_combout\) # (AdderInputA(28)) ) ) # ( !\AdderInputA[28]~30_combout\ & ( (AdderInputA(28) & !\AdderInputA[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(28),
	datad => \ALT_INV_AdderInputA[0]~2_combout\,
	dataf => \ALT_INV_AdderInputA[28]~30_combout\,
	combout => AdderInputA(28));

-- Location: LABCELL_X42_Y46_N15
\CRAA32|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(28) = ( AdderInputA(28) & ( \CRAA32|Carry\(27) & ( !AdderInputB(28) $ (((AdderInputB(27) & AdderInputA(27)))) ) ) ) # ( !AdderInputA(28) & ( \CRAA32|Carry\(27) & ( !AdderInputB(28) $ (((!AdderInputB(27)) # (!AdderInputA(27)))) ) ) ) # ( 
-- AdderInputA(28) & ( !\CRAA32|Carry\(27) & ( !AdderInputB(28) $ (((AdderInputA(27)) # (AdderInputB(27)))) ) ) ) # ( !AdderInputA(28) & ( !\CRAA32|Carry\(27) & ( !AdderInputB(28) $ (((!AdderInputB(27) & !AdderInputA(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011011001100100110010011001100110011011001101100110010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(27),
	datab => ALT_INV_AdderInputB(28),
	datad => ALT_INV_AdderInputA(27),
	datae => ALT_INV_AdderInputA(28),
	dataf => \CRAA32|ALT_INV_Carry\(27),
	combout => \CRAA32|Result\(28));

-- Location: LABCELL_X35_Y47_N39
\InputXORB[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[28]~28_combout\ = (!\Control_ALU[24]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[24]~input_o\ & ((\Registers_ALU[60]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[60]~input_o\,
	datad => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[28]~28_combout\);

-- Location: MLABCELL_X36_Y46_N57
\InputXORB[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(28) = (!ALURegSelector(1) & ((InputXORB(28)))) # (ALURegSelector(1) & (\InputXORB[28]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputXORB[28]~28_combout\,
	datac => ALT_INV_ALURegSelector(1),
	datad => ALT_INV_InputXORB(28),
	combout => InputXORB(28));

-- Location: LABCELL_X37_Y46_N54
\InputORB[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[28]~29_combout\ = ( \IR_ALU[12]~input_o\ & ( OrBselector(1) & ( (\IR_ALU[24]~input_o\) # (\Control_ALU[29]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & \IR_ALU[24]~input_o\) ) ) ) # ( 
-- \IR_ALU[12]~input_o\ & ( !OrBselector(1) & ( (\Control_ALU[29]~input_o\) # (\Registers_ALU[60]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( !OrBselector(1) & ( (\Registers_ALU[60]~input_o\ & !\Control_ALU[29]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[60]~input_o\,
	datac => \ALT_INV_Control_ALU[29]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	datae => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[28]~29_combout\);

-- Location: MLABCELL_X36_Y46_N48
\InputORB[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(28) = ( \InputORB[28]~29_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(28)) ) ) # ( !\InputORB[28]~29_combout\ & ( (InputORB(28) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(28),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[28]~29_combout\,
	combout => InputORB(28));

-- Location: MLABCELL_X36_Y46_N12
\ALU_Registers[28]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[28]~49_combout\ = ( !\Registers_ALU[28]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (\ALU_Registers[31]~1_combout\ & (((\CRAA32|Result\(28)))))) # (\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\ & (InputORB(28))) # 
-- (\ALU_Registers[31]~1_combout\ & (((InputXORB(28))))))) ) ) # ( \Registers_ALU[28]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\ & (InputANDB(28))) # (\ALU_Registers[31]~1_combout\ & (((\CRAA32|Result\(28))))))) # 
-- (\ALU_Registers[31]~0_combout\ & ((!\ALU_Registers[31]~1_combout\) # (((!InputXORB(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000100110010111010111111100010101001101110100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~0_combout\,
	datab => \ALT_INV_ALU_Registers[31]~1_combout\,
	datac => ALT_INV_InputANDB(28),
	datad => \CRAA32|ALT_INV_Result\(28),
	datae => \ALT_INV_Registers_ALU[28]~input_o\,
	dataf => ALT_INV_InputXORB(28),
	datag => ALT_INV_InputORB(28),
	combout => \ALU_Registers[28]~49_combout\);

-- Location: MLABCELL_X36_Y46_N24
\ALU_Registers[28]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[28]~45_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (((\ALU_Registers[28]~49_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result\(28)))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D28~q\) # (\LSR|D28~q\)) # (\ASR|D28~q\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101001111110101010100001111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Result\(28),
	datab => \ASR|ALT_INV_D28~q\,
	datac => \LSR|ALT_INV_D28~q\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D28~q\,
	datag => \ALT_INV_ALU_Registers[28]~49_combout\,
	combout => \ALU_Registers[28]~45_combout\);

-- Location: MLABCELL_X36_Y46_N54
\ALU_Registers[28]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[28]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[28]~45_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[28]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_Registers[28]~45_combout\,
	datac => \ALT_INV_ALU_Registers[28]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[28]$latch~combout\);

-- Location: LABCELL_X47_Y45_N45
\Mul|Add10B|Carry[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry\(7) = ( \Mul|Add10B|Carry~1_combout\ & ( ((\Registers_ALU[0]~input_o\ & (!\Registers_ALU[60]~input_o\ $ (!\Registers_ALU[59]~input_o\)))) # (\Mul|Add10A|Result\(6)) ) ) # ( !\Mul|Add10B|Carry~1_combout\ & ( (\Mul|Add10A|Result\(6) & 
-- (\Registers_ALU[0]~input_o\ & (!\Registers_ALU[60]~input_o\ $ (!\Registers_ALU[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000000010001000001010111011101010101011101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10A|ALT_INV_Result\(6),
	datab => \ALT_INV_Registers_ALU[0]~input_o\,
	datac => \ALT_INV_Registers_ALU[60]~input_o\,
	datad => \ALT_INV_Registers_ALU[59]~input_o\,
	dataf => \Mul|Add10B|ALT_INV_Carry~1_combout\,
	combout => \Mul|Add10B|Carry\(7));

-- Location: LABCELL_X37_Y45_N48
\Mul|FPP13|BPP3|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP3|PartialProduct~combout\ = ( \Registers_ALU[57]~input_o\ & ( (!\Registers_ALU[58]~input_o\ & (!\Registers_ALU[3]~input_o\ $ ((!\Registers_ALU[59]~input_o\)))) # (\Registers_ALU[58]~input_o\ & (((\Registers_ALU[2]~input_o\) # 
-- (\Registers_ALU[59]~input_o\)))) ) ) # ( !\Registers_ALU[57]~input_o\ & ( (!\Registers_ALU[58]~input_o\ & (((\Registers_ALU[59]~input_o\ & !\Registers_ALU[2]~input_o\)))) # (\Registers_ALU[58]~input_o\ & (!\Registers_ALU[3]~input_o\ $ 
-- ((!\Registers_ALU[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000000110001101100000011001100011011011110110001101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[3]~input_o\,
	datab => \ALT_INV_Registers_ALU[59]~input_o\,
	datac => \ALT_INV_Registers_ALU[58]~input_o\,
	datad => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => \ALT_INV_Registers_ALU[57]~input_o\,
	combout => \Mul|FPP13|BPP3|PartialProduct~combout\);

-- Location: MLABCELL_X53_Y45_N27
\Mul|FPP12|BPP5|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP5|PartialProduct~combout\ = ( \Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[56]~input_o\ & ((!\Registers_ALU[57]~input_o\ & ((\Registers_ALU[55]~input_o\))) # (\Registers_ALU[57]~input_o\ & (!\Registers_ALU[4]~input_o\ & 
-- !\Registers_ALU[55]~input_o\)))) # (\Registers_ALU[56]~input_o\ & ((!\Registers_ALU[57]~input_o\ & ((!\Registers_ALU[55]~input_o\) # (\Registers_ALU[4]~input_o\))) # (\Registers_ALU[57]~input_o\ & ((\Registers_ALU[55]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[5]~input_o\ & ( (!\Registers_ALU[56]~input_o\ & (\Registers_ALU[57]~input_o\ & ((!\Registers_ALU[4]~input_o\) # (\Registers_ALU[55]~input_o\)))) # (\Registers_ALU[56]~input_o\ & (((\Registers_ALU[4]~input_o\ & \Registers_ALU[55]~input_o\)) 
-- # (\Registers_ALU[57]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110111001100010011011101100100100111010110010010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[56]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datad => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \ALT_INV_Registers_ALU[5]~input_o\,
	combout => \Mul|FPP12|BPP5|PartialProduct~combout\);

-- Location: MLABCELL_X53_Y45_N33
\Mul|Add10A|Carry[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry\(7) = ( \Mul|FPP13|BPP2|PartialProduct~combout\ & ( (\Mul|Add10A|Carry\(6)) # (\Mul|FPP12|BPP4|PartialProduct~combout\) ) ) # ( !\Mul|FPP13|BPP2|PartialProduct~combout\ & ( (\Mul|FPP12|BPP4|PartialProduct~combout\ & 
-- \Mul|Add10A|Carry\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP4|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add10A|ALT_INV_Carry\(6),
	dataf => \Mul|FPP13|BPP2|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add10A|Carry\(7));

-- Location: LABCELL_X50_Y45_N3
\Mul|Add10A|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(7) = ( \Mul|FPP12|BPP5|PartialProduct~combout\ & ( \Mul|Add10A|Carry\(7) & ( \Mul|FPP13|BPP3|PartialProduct~combout\ ) ) ) # ( !\Mul|FPP12|BPP5|PartialProduct~combout\ & ( \Mul|Add10A|Carry\(7) & ( 
-- !\Mul|FPP13|BPP3|PartialProduct~combout\ ) ) ) # ( \Mul|FPP12|BPP5|PartialProduct~combout\ & ( !\Mul|Add10A|Carry\(7) & ( !\Mul|FPP13|BPP3|PartialProduct~combout\ ) ) ) # ( !\Mul|FPP12|BPP5|PartialProduct~combout\ & ( !\Mul|Add10A|Carry\(7) & ( 
-- \Mul|FPP13|BPP3|PartialProduct~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP13|BPP3|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP12|BPP5|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add10A|ALT_INV_Carry\(7),
	combout => \Mul|Add10A|Result\(7));

-- Location: IOIBUF_X39_Y0_N18
\Registers_ALU[61]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(61),
	o => \Registers_ALU[61]~input_o\);

-- Location: LABCELL_X47_Y45_N24
\Mul|Add6|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add6|Result\(3) = ( \Registers_ALU[0]~input_o\ & ( !\Registers_ALU[61]~input_o\ $ (((!\Registers_ALU[1]~input_o\ & ((!\Registers_ALU[60]~input_o\) # (!\Registers_ALU[59]~input_o\))) # (\Registers_ALU[1]~input_o\ & (!\Registers_ALU[60]~input_o\ & 
-- !\Registers_ALU[59]~input_o\)))) ) ) # ( !\Registers_ALU[0]~input_o\ & ( (\Registers_ALU[1]~input_o\ & (!\Registers_ALU[60]~input_o\ $ (!\Registers_ALU[59]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000010111111010000001011111101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[1]~input_o\,
	datab => \ALT_INV_Registers_ALU[60]~input_o\,
	datac => \ALT_INV_Registers_ALU[59]~input_o\,
	datad => \ALT_INV_Registers_ALU[61]~input_o\,
	dataf => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \Mul|Add6|Result\(3));

-- Location: LABCELL_X47_Y45_N27
\Mul|Add10B|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Result\(7) = ( \Mul|Add6|Result\(3) & ( !\Mul|Add10B|Carry\(7) $ (\Mul|Add10A|Result\(7)) ) ) # ( !\Mul|Add6|Result\(3) & ( !\Mul|Add10B|Carry\(7) $ (!\Mul|Add10A|Result\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add10B|ALT_INV_Carry\(7),
	datad => \Mul|Add10A|ALT_INV_Result\(7),
	dataf => \Mul|Add6|ALT_INV_Result\(3),
	combout => \Mul|Add10B|Result\(7));

-- Location: MLABCELL_X101_Y43_N42
\Mul|FPP8|BPP13|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP13|PartialProduct~combout\ = ( \Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[48]~input_o\ & (!\Registers_ALU[49]~input_o\ $ (!\Registers_ALU[13]~input_o\)))) # (\Registers_ALU[47]~input_o\ & 
-- ((!\Registers_ALU[49]~input_o\ $ (!\Registers_ALU[13]~input_o\)) # (\Registers_ALU[48]~input_o\))) ) ) # ( !\Registers_ALU[12]~input_o\ & ( !\Registers_ALU[49]~input_o\ $ (((!\Registers_ALU[13]~input_o\) # (!\Registers_ALU[47]~input_o\ $ 
-- (\Registers_ALU[48]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101101001010101010110100100010111001010110001011100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[48]~input_o\,
	datad => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => \ALT_INV_Registers_ALU[12]~input_o\,
	combout => \Mul|FPP8|BPP13|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y43_N0
\Mul|FPP9|BPP11|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP11|PartialProduct~combout\ = ( \Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[50]~input_o\ & ((!\Registers_ALU[10]~input_o\))) # (\Registers_ALU[50]~input_o\ & (!\Registers_ALU[11]~input_o\)))) # 
-- (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[11]~input_o\) # ((\Registers_ALU[50]~input_o\)))) ) ) # ( !\Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[11]~input_o\ & ((\Registers_ALU[50]~input_o\)))) # 
-- (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[50]~input_o\ & (\Registers_ALU[11]~input_o\)) # (\Registers_ALU[50]~input_o\ & ((\Registers_ALU[10]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100111000100010010011111100100110111011110010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[11]~input_o\,
	datac => \ALT_INV_Registers_ALU[10]~input_o\,
	datad => \ALT_INV_Registers_ALU[50]~input_o\,
	dataf => \ALT_INV_Registers_ALU[51]~input_o\,
	combout => \Mul|FPP9|BPP11|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y43_N15
\Mul|Add18A|Carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry~2_combout\ = !\Mul|FPP8|BPP13|PartialProduct~combout\ $ (!\Mul|FPP9|BPP11|PartialProduct~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP8|BPP13|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP9|BPP11|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry~2_combout\);

-- Location: LABCELL_X50_Y45_N30
\Mul|FPP10|BPP9|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP9|PartialProduct~combout\ = ( \Registers_ALU[9]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[53]~input_o\ & ((\Registers_ALU[52]~input_o\))) # (\Registers_ALU[53]~input_o\ & (!\Registers_ALU[8]~input_o\ & 
-- !\Registers_ALU[52]~input_o\)))) # (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[52]~input_o\) # (\Registers_ALU[8]~input_o\))) # (\Registers_ALU[53]~input_o\ & ((\Registers_ALU[52]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[9]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & (\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[8]~input_o\) # (\Registers_ALU[52]~input_o\)))) # (\Registers_ALU[51]~input_o\ & (((\Registers_ALU[8]~input_o\ & \Registers_ALU[52]~input_o\)) 
-- # (\Registers_ALU[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110111001100010011011101100100100111010110010010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[53]~input_o\,
	datac => \ALT_INV_Registers_ALU[8]~input_o\,
	datad => \ALT_INV_Registers_ALU[52]~input_o\,
	dataf => \ALT_INV_Registers_ALU[9]~input_o\,
	combout => \Mul|FPP10|BPP9|PartialProduct~combout\);

-- Location: LABCELL_X100_Y43_N12
\Mul|Add14|Carry[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry\(11) = ( \Mul|FPP10|BPP7|PartialProduct~combout\ & ( (!\Mul|FPP10|BPP8|PartialProduct~combout\ & (\Mul|FPP11|BPP6|PartialProduct~combout\ & ((\Mul|Add14|Carry\(9)) # (\Mul|FPP11|BPP5|PartialProduct~combout\)))) # 
-- (\Mul|FPP10|BPP8|PartialProduct~combout\ & (((\Mul|FPP11|BPP6|PartialProduct~combout\) # (\Mul|Add14|Carry\(9))) # (\Mul|FPP11|BPP5|PartialProduct~combout\))) ) ) # ( !\Mul|FPP10|BPP7|PartialProduct~combout\ & ( (!\Mul|FPP10|BPP8|PartialProduct~combout\ & 
-- (\Mul|FPP11|BPP5|PartialProduct~combout\ & (\Mul|Add14|Carry\(9) & \Mul|FPP11|BPP6|PartialProduct~combout\))) # (\Mul|FPP10|BPP8|PartialProduct~combout\ & (((\Mul|FPP11|BPP5|PartialProduct~combout\ & \Mul|Add14|Carry\(9))) # 
-- (\Mul|FPP11|BPP6|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP5|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP10|BPP8|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add14|ALT_INV_Carry\(9),
	datad => \Mul|FPP11|BPP6|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP10|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Carry\(11));

-- Location: LABCELL_X50_Y45_N24
\Mul|FPP11|BPP7|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP7|PartialProduct~combout\ = ( \Registers_ALU[6]~input_o\ & ( (!\Registers_ALU[53]~input_o\ & (\Registers_ALU[54]~input_o\ & (!\Registers_ALU[55]~input_o\ $ (!\Registers_ALU[7]~input_o\)))) # (\Registers_ALU[53]~input_o\ & 
-- ((!\Registers_ALU[55]~input_o\ $ (!\Registers_ALU[7]~input_o\)) # (\Registers_ALU[54]~input_o\))) ) ) # ( !\Registers_ALU[6]~input_o\ & ( !\Registers_ALU[55]~input_o\ $ (((!\Registers_ALU[7]~input_o\) # (!\Registers_ALU[53]~input_o\ $ 
-- (\Registers_ALU[54]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001011001010101100101100100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[55]~input_o\,
	datab => \ALT_INV_Registers_ALU[53]~input_o\,
	datac => \ALT_INV_Registers_ALU[7]~input_o\,
	datad => \ALT_INV_Registers_ALU[54]~input_o\,
	dataf => \ALT_INV_Registers_ALU[6]~input_o\,
	combout => \Mul|FPP11|BPP7|PartialProduct~combout\);

-- Location: LABCELL_X50_Y45_N9
\Mul|Add14|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(11) = ( \Mul|FPP11|BPP7|PartialProduct~combout\ & ( !\Mul|FPP10|BPP9|PartialProduct~combout\ $ (\Mul|Add14|Carry\(11)) ) ) # ( !\Mul|FPP11|BPP7|PartialProduct~combout\ & ( !\Mul|FPP10|BPP9|PartialProduct~combout\ $ 
-- (!\Mul|Add14|Carry\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP10|BPP9|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add14|ALT_INV_Carry\(11),
	dataf => \Mul|FPP11|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Result\(11));

-- Location: LABCELL_X100_Y43_N39
\Mul|Add18A|Carry[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(15) = ( \Mul|FPP9|BPP10|PartialProduct~combout\ & ( ((!\Mul|FPP9|BPP9|PartialProduct~combout\ & (\Mul|Add18A|Carry\(13) & \Mul|FPP8|BPP11|PartialProduct~combout\)) # (\Mul|FPP9|BPP9|PartialProduct~combout\ & 
-- ((\Mul|FPP8|BPP11|PartialProduct~combout\) # (\Mul|Add18A|Carry\(13))))) # (\Mul|FPP8|BPP12|PartialProduct~combout\) ) ) # ( !\Mul|FPP9|BPP10|PartialProduct~combout\ & ( (\Mul|FPP8|BPP12|PartialProduct~combout\ & ((!\Mul|FPP9|BPP9|PartialProduct~combout\ 
-- & (\Mul|Add18A|Carry\(13) & \Mul|FPP8|BPP11|PartialProduct~combout\)) # (\Mul|FPP9|BPP9|PartialProduct~combout\ & ((\Mul|FPP8|BPP11|PartialProduct~combout\) # (\Mul|Add18A|Carry\(13)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010101010111011111110101011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP12|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP9|BPP9|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add18A|ALT_INV_Carry\(13),
	datad => \Mul|FPP8|BPP11|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP9|BPP10|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add18A|Carry\(15));

-- Location: LABCELL_X100_Y43_N0
\Mul|Add18B|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(15) = ( \Mul|Add18A|Carry\(15) & ( \Mul|Add14|Result\(10) & ( !\Mul|Add18A|Carry~2_combout\ $ (!\Mul|Add14|Result\(11) $ (((!\Mul|Add18A|Result\(14) & !\Mul|Add18B|Carry\(14))))) ) ) ) # ( !\Mul|Add18A|Carry\(15) & ( 
-- \Mul|Add14|Result\(10) & ( !\Mul|Add18A|Carry~2_combout\ $ (!\Mul|Add14|Result\(11) $ (((\Mul|Add18B|Carry\(14)) # (\Mul|Add18A|Result\(14))))) ) ) ) # ( \Mul|Add18A|Carry\(15) & ( !\Mul|Add14|Result\(10) & ( !\Mul|Add18A|Carry~2_combout\ $ 
-- (!\Mul|Add14|Result\(11) $ (((!\Mul|Add18A|Result\(14)) # (!\Mul|Add18B|Carry\(14))))) ) ) ) # ( !\Mul|Add18A|Carry\(15) & ( !\Mul|Add14|Result\(10) & ( !\Mul|Add18A|Carry~2_combout\ $ (!\Mul|Add14|Result\(11) $ (((\Mul|Add18A|Result\(14) & 
-- \Mul|Add18B|Carry\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001100110011001011001101001100110011001011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry~2_combout\,
	datab => \Mul|Add14|ALT_INV_Result\(11),
	datac => \Mul|Add18A|ALT_INV_Result\(14),
	datad => \Mul|Add18B|ALT_INV_Carry\(14),
	datae => \Mul|Add18A|ALT_INV_Carry\(15),
	dataf => \Mul|Add14|ALT_INV_Result\(10),
	combout => \Mul|Add18B|Result\(15));

-- Location: LABCELL_X100_Y44_N9
\Mul|Add18C|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Result\(15) = ( \Mul|Add10B|Result\(6) & ( !\Mul|Add10B|Result\(7) $ (!\Mul|Add18B|Result\(15) $ (((\Mul|Add18C|Carry\(14)) # (\Mul|Add18B|Result\(14))))) ) ) # ( !\Mul|Add10B|Result\(6) & ( !\Mul|Add10B|Result\(7) $ (!\Mul|Add18B|Result\(15) 
-- $ (((\Mul|Add18B|Result\(14) & \Mul|Add18C|Carry\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001101101100100101101100100100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(14),
	datab => \Mul|Add10B|ALT_INV_Result\(7),
	datac => \Mul|Add18C|ALT_INV_Carry\(14),
	datad => \Mul|Add18B|ALT_INV_Result\(15),
	dataf => \Mul|Add10B|ALT_INV_Result\(6),
	combout => \Mul|Add18C|Result\(15));

-- Location: LABCELL_X107_Y44_N30
\Mul|Add32B|Carry[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(28) = ( \Mul|Add32A|Result\(27) & ( ((!\Mul|Add30|Result\(24) & (!\Mul|Add32B|Carry\(26) & \Mul|Add32A|Result\(26))) # (\Mul|Add30|Result\(24) & ((!\Mul|Add32B|Carry\(26)) # (\Mul|Add32A|Result\(26))))) # (\Mul|Add30|Result\(25)) ) ) # 
-- ( !\Mul|Add32A|Result\(27) & ( (\Mul|Add30|Result\(25) & ((!\Mul|Add30|Result\(24) & (!\Mul|Add32B|Carry\(26) & \Mul|Add32A|Result\(26))) # (\Mul|Add30|Result\(24) & ((!\Mul|Add32B|Carry\(26)) # (\Mul|Add32A|Result\(26)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110001000100000011000101110011111101110111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(24),
	datab => \Mul|Add30|ALT_INV_Result\(25),
	datac => \Mul|Add32B|ALT_INV_Carry\(26),
	datad => \Mul|Add32A|ALT_INV_Result\(26),
	dataf => \Mul|Add32A|ALT_INV_Result\(27),
	combout => \Mul|Add32B|Carry\(28));

-- Location: LABCELL_X104_Y44_N6
\Mul|FPP0|BPP29|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP29|PartialProduct~0_combout\ = ( \Registers_ALU[29]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((\Registers_ALU[32]~input_o\))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[28]~input_o\ & !\Registers_ALU[32]~input_o\)) ) ) # ( 
-- !\Registers_ALU[29]~input_o\ & ( (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[28]~input_o\) # (\Registers_ALU[32]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101010010100100101001000101010001010100101001001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[28]~input_o\,
	datac => \ALT_INV_Registers_ALU[32]~input_o\,
	datae => \ALT_INV_Registers_ALU[29]~input_o\,
	combout => \Mul|FPP0|BPP29|PartialProduct~0_combout\);

-- Location: LABCELL_X106_Y44_N33
\Mul|FPP1|BPP27|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP27|PartialProduct~combout\ = ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[26]~input_o\))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[27]~input_o\)))) # 
-- (\Registers_ALU[34]~input_o\ & (((!\Registers_ALU[27]~input_o\)) # (\Registers_ALU[33]~input_o\))) ) ) # ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[34]~input_o\ & (\Registers_ALU[33]~input_o\ & (\Registers_ALU[27]~input_o\))) # 
-- (\Registers_ALU[34]~input_o\ & ((!\Registers_ALU[33]~input_o\ & (\Registers_ALU[27]~input_o\)) # (\Registers_ALU[33]~input_o\ & ((\Registers_ALU[26]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010111000001100001011111111001011100011111100101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[34]~input_o\,
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[27]~input_o\,
	datad => \ALT_INV_Registers_ALU[26]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP1|BPP27|PartialProduct~combout\);

-- Location: LABCELL_X106_Y44_N42
\Mul|Add32A|Carry[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry\(29) = ( \Mul|FPP1|BPP26|PartialProduct~combout\ & ( \Mul|FPP1|BPP25|PartialProduct~combout\ & ( (!\Mul|Add32A|Carry~20_combout\ & (!\Mul|FPP0|BPP27|PartialProduct~0_combout\ & (!\Mul|Add32A|Carry~21_combout\ & 
-- !\Mul|FPP0|BPP28|PartialProduct~0_combout\))) ) ) ) # ( !\Mul|FPP1|BPP26|PartialProduct~combout\ & ( \Mul|FPP1|BPP25|PartialProduct~combout\ & ( (!\Mul|FPP0|BPP28|PartialProduct~0_combout\) # ((!\Mul|Add32A|Carry~20_combout\ & 
-- (!\Mul|FPP0|BPP27|PartialProduct~0_combout\ & !\Mul|Add32A|Carry~21_combout\))) ) ) ) # ( \Mul|FPP1|BPP26|PartialProduct~combout\ & ( !\Mul|FPP1|BPP25|PartialProduct~combout\ & ( (!\Mul|FPP0|BPP28|PartialProduct~0_combout\ & 
-- ((!\Mul|FPP0|BPP27|PartialProduct~0_combout\) # ((!\Mul|Add32A|Carry~20_combout\ & !\Mul|Add32A|Carry~21_combout\)))) ) ) ) # ( !\Mul|FPP1|BPP26|PartialProduct~combout\ & ( !\Mul|FPP1|BPP25|PartialProduct~combout\ & ( 
-- (!\Mul|FPP0|BPP27|PartialProduct~0_combout\) # ((!\Mul|FPP0|BPP28|PartialProduct~0_combout\) # ((!\Mul|Add32A|Carry~20_combout\ & !\Mul|Add32A|Carry~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101100111011000000000011111111100000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~20_combout\,
	datab => \Mul|FPP0|BPP27|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|Add32A|ALT_INV_Carry~21_combout\,
	datad => \Mul|FPP0|BPP28|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|FPP1|BPP26|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP1|BPP25|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry\(29));

-- Location: LABCELL_X107_Y44_N54
\Mul|Add32A|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(29) = ( \Mul|Add32A|Carry\(29) & ( !\Mul|FPP0|BPP29|PartialProduct~0_combout\ $ (!\Mul|FPP1|BPP27|PartialProduct~combout\) ) ) # ( !\Mul|Add32A|Carry\(29) & ( !\Mul|FPP0|BPP29|PartialProduct~0_combout\ $ 
-- (\Mul|FPP1|BPP27|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP0|BPP29|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP27|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry\(29),
	combout => \Mul|Add32A|Result\(29));

-- Location: LABCELL_X106_Y44_N57
\Mul|Add32A|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result\(28) = ( \Mul|Add32A|Carry~21_combout\ & ( !\Mul|Add32A|Carry~22_combout\ $ (((!\Mul|FPP0|BPP27|PartialProduct~0_combout\ & !\Mul|FPP1|BPP25|PartialProduct~combout\))) ) ) # ( !\Mul|Add32A|Carry~21_combout\ & ( 
-- !\Mul|Add32A|Carry~22_combout\ $ (((!\Mul|Add32A|Carry~20_combout\ & ((!\Mul|FPP0|BPP27|PartialProduct~0_combout\) # (!\Mul|FPP1|BPP25|PartialProduct~combout\))) # (\Mul|Add32A|Carry~20_combout\ & (!\Mul|FPP0|BPP27|PartialProduct~0_combout\ & 
-- !\Mul|FPP1|BPP25|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100000111111110000000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|ALT_INV_Carry~20_combout\,
	datab => \Mul|FPP0|BPP27|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP25|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add32A|ALT_INV_Carry~22_combout\,
	dataf => \Mul|Add32A|ALT_INV_Carry~21_combout\,
	combout => \Mul|Add32A|Result\(28));

-- Location: LABCELL_X108_Y44_N3
\Mul|FPP3|BPP23|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP23|PartialProduct~combout\ = ( \Registers_ALU[23]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[39]~input_o\ & ((\Registers_ALU[38]~input_o\))) # (\Registers_ALU[39]~input_o\ & (!\Registers_ALU[22]~input_o\ & 
-- !\Registers_ALU[38]~input_o\)))) # (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[38]~input_o\) # (\Registers_ALU[22]~input_o\))) # (\Registers_ALU[39]~input_o\ & ((\Registers_ALU[38]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[23]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[22]~input_o\) # (\Registers_ALU[38]~input_o\)))) # (\Registers_ALU[37]~input_o\ & (((\Registers_ALU[22]~input_o\ & 
-- \Registers_ALU[38]~input_o\)) # (\Registers_ALU[39]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100011111000011010001111101011000101101010101100010110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[22]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_Registers_ALU[38]~input_o\,
	dataf => \ALT_INV_Registers_ALU[23]~input_o\,
	combout => \Mul|FPP3|BPP23|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N51
\Mul|Add30|Carry[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(26) = ( \Mul|FPP2|BPP23|PartialProduct~combout\ & ( ((!\Mul|FPP3|BPP20|PartialProduct~combout\ & (\Mul|FPP2|BPP22|PartialProduct~combout\ & \Mul|Add30|Carry\(24))) # (\Mul|FPP3|BPP20|PartialProduct~combout\ & ((\Mul|Add30|Carry\(24)) # 
-- (\Mul|FPP2|BPP22|PartialProduct~combout\)))) # (\Mul|FPP3|BPP21|PartialProduct~combout\) ) ) # ( !\Mul|FPP2|BPP23|PartialProduct~combout\ & ( (\Mul|FPP3|BPP21|PartialProduct~combout\ & ((!\Mul|FPP3|BPP20|PartialProduct~combout\ & 
-- (\Mul|FPP2|BPP22|PartialProduct~combout\ & \Mul|Add30|Carry\(24))) # (\Mul|FPP3|BPP20|PartialProduct~combout\ & ((\Mul|Add30|Carry\(24)) # (\Mul|FPP2|BPP22|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001100110111011111110011011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP20|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP3|BPP21|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP2|BPP22|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add30|ALT_INV_Carry\(24),
	dataf => \Mul|FPP2|BPP23|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry\(26));

-- Location: LABCELL_X106_Y44_N3
\Mul|FPP2|BPP25|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP25|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[24]~input_o\))) # (\Registers_ALU[36]~input_o\ & (!\Registers_ALU[25]~input_o\)))) # 
-- (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[25]~input_o\) # ((\Registers_ALU[36]~input_o\)))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (\Registers_ALU[25]~input_o\ & ((\Registers_ALU[36]~input_o\)))) # 
-- (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[36]~input_o\ & (\Registers_ALU[25]~input_o\)) # (\Registers_ALU[36]~input_o\ & ((\Registers_ALU[24]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010011000001010101001111001010101011111100101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[25]~input_o\,
	datab => \ALT_INV_Registers_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[35]~input_o\,
	datad => \ALT_INV_Registers_ALU[36]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP25|PartialProduct~combout\);

-- Location: LABCELL_X107_Y44_N48
\Mul|Add30|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(27) = ( \Mul|FPP2|BPP25|PartialProduct~combout\ & ( !\Mul|FPP3|BPP23|PartialProduct~combout\ $ (((!\Mul|FPP2|BPP24|PartialProduct~combout\ & (\Mul|Add30|Carry\(26) & \Mul|FPP3|BPP22|PartialProduct~combout\)) # 
-- (\Mul|FPP2|BPP24|PartialProduct~combout\ & ((\Mul|FPP3|BPP22|PartialProduct~combout\) # (\Mul|Add30|Carry\(26)))))) ) ) # ( !\Mul|FPP2|BPP25|PartialProduct~combout\ & ( !\Mul|FPP3|BPP23|PartialProduct~combout\ $ (((!\Mul|FPP2|BPP24|PartialProduct~combout\ 
-- & ((!\Mul|Add30|Carry\(26)) # (!\Mul|FPP3|BPP22|PartialProduct~combout\))) # (\Mul|FPP2|BPP24|PartialProduct~combout\ & (!\Mul|Add30|Carry\(26) & !\Mul|FPP3|BPP22|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010010101100110101010101001100101011010100110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP23|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP24|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add30|ALT_INV_Carry\(26),
	datad => \Mul|FPP3|BPP22|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP2|BPP25|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Result\(27));

-- Location: LABCELL_X107_Y44_N42
\Mul|Add32B|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(29) = ( \Mul|Add30|Result\(27) & ( !\Mul|Add32A|Result\(29) $ (((!\Mul|Add30|Result\(26) & (\Mul|Add32B|Carry\(28) & \Mul|Add32A|Result\(28))) # (\Mul|Add30|Result\(26) & ((\Mul|Add32A|Result\(28)) # (\Mul|Add32B|Carry\(28)))))) ) ) # 
-- ( !\Mul|Add30|Result\(27) & ( !\Mul|Add32A|Result\(29) $ (((!\Mul|Add30|Result\(26) & ((!\Mul|Add32B|Carry\(28)) # (!\Mul|Add32A|Result\(28)))) # (\Mul|Add30|Result\(26) & (!\Mul|Add32B|Carry\(28) & !\Mul|Add32A|Result\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001111000000111100111100011100001100001111110000110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(26),
	datab => \Mul|Add32B|ALT_INV_Carry\(28),
	datac => \Mul|Add32A|ALT_INV_Result\(29),
	datad => \Mul|Add32A|ALT_INV_Result\(28),
	dataf => \Mul|Add30|ALT_INV_Result\(27),
	combout => \Mul|Add32B|Result\(29));

-- Location: LABCELL_X99_Y44_N6
\Mul|FPP5|BPP19|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP19|PartialProduct~combout\ = ( \Registers_ALU[18]~input_o\ & ( \Registers_ALU[42]~input_o\ & ( (!\Registers_ALU[19]~input_o\ $ (!\Registers_ALU[43]~input_o\)) # (\Registers_ALU[41]~input_o\) ) ) ) # ( !\Registers_ALU[18]~input_o\ & ( 
-- \Registers_ALU[42]~input_o\ & ( !\Registers_ALU[43]~input_o\ $ (((!\Registers_ALU[19]~input_o\) # (\Registers_ALU[41]~input_o\))) ) ) ) # ( \Registers_ALU[18]~input_o\ & ( !\Registers_ALU[42]~input_o\ & ( (\Registers_ALU[41]~input_o\ & 
-- (!\Registers_ALU[19]~input_o\ $ (!\Registers_ALU[43]~input_o\))) ) ) ) # ( !\Registers_ALU[18]~input_o\ & ( !\Registers_ALU[42]~input_o\ & ( !\Registers_ALU[43]~input_o\ $ (((!\Registers_ALU[19]~input_o\) # (!\Registers_ALU[41]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000110110000001100000011001100011011000110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[19]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datae => \ALT_INV_Registers_ALU[18]~input_o\,
	dataf => \ALT_INV_Registers_ALU[42]~input_o\,
	combout => \Mul|FPP5|BPP19|PartialProduct~combout\);

-- Location: LABCELL_X106_Y46_N18
\Mul|FPP4|BPP21|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP21|PartialProduct~combout\ = ( \Registers_ALU[21]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[20]~input_o\ & \Registers_ALU[41]~input_o\)) # (\Registers_ALU[40]~input_o\ & 
-- ((!\Registers_ALU[41]~input_o\))))) # (\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[40]~input_o\ & ((!\Registers_ALU[41]~input_o\))) # (\Registers_ALU[40]~input_o\ & ((\Registers_ALU[41]~input_o\) # (\Registers_ALU[20]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[21]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[20]~input_o\) # (\Registers_ALU[40]~input_o\)))) # (\Registers_ALU[39]~input_o\ & (((\Registers_ALU[40]~input_o\ & 
-- \Registers_ALU[20]~input_o\)) # (\Registers_ALU[41]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110111000000011111011101100111100100010110011110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[20]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[21]~input_o\,
	combout => \Mul|FPP4|BPP21|PartialProduct~combout\);

-- Location: LABCELL_X104_Y44_N15
\Mul|Add26A|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(23) = ( \Mul|FPP4|BPP21|PartialProduct~combout\ & ( \Mul|FPP5|BPP18|PartialProduct~combout\ & ( !\Mul|FPP5|BPP19|PartialProduct~combout\ $ (((\Mul|FPP4|BPP20|PartialProduct~combout\) # (\Mul|Add26A|Carry\(22)))) ) ) ) # ( 
-- !\Mul|FPP4|BPP21|PartialProduct~combout\ & ( \Mul|FPP5|BPP18|PartialProduct~combout\ & ( !\Mul|FPP5|BPP19|PartialProduct~combout\ $ (((!\Mul|Add26A|Carry\(22) & !\Mul|FPP4|BPP20|PartialProduct~combout\))) ) ) ) # ( \Mul|FPP4|BPP21|PartialProduct~combout\ 
-- & ( !\Mul|FPP5|BPP18|PartialProduct~combout\ & ( !\Mul|FPP5|BPP19|PartialProduct~combout\ $ (((\Mul|Add26A|Carry\(22) & \Mul|FPP4|BPP20|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP4|BPP21|PartialProduct~combout\ & ( 
-- !\Mul|FPP5|BPP18|PartialProduct~combout\ & ( !\Mul|FPP5|BPP19|PartialProduct~combout\ $ (((!\Mul|Add26A|Carry\(22)) # (!\Mul|FPP4|BPP20|PartialProduct~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110111000011110000101111000011110001000011110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Carry\(22),
	datab => \Mul|FPP4|BPP20|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP5|BPP19|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP4|BPP21|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP18|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(23));

-- Location: LABCELL_X99_Y44_N3
\Mul|Add22|Carry[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(19) = ( \Mul|FPP7|BPP14|PartialProduct~combout\ & ( ((!\Mul|FPP7|BPP13|PartialProduct~combout\ & (\Mul|FPP6|BPP15|PartialProduct~combout\ & \Mul|Add22|Carry\(17))) # (\Mul|FPP7|BPP13|PartialProduct~combout\ & ((\Mul|Add22|Carry\(17)) # 
-- (\Mul|FPP6|BPP15|PartialProduct~combout\)))) # (\Mul|FPP6|BPP16|PartialProduct~combout\) ) ) # ( !\Mul|FPP7|BPP14|PartialProduct~combout\ & ( (\Mul|FPP6|BPP16|PartialProduct~combout\ & ((!\Mul|FPP7|BPP13|PartialProduct~combout\ & 
-- (\Mul|FPP6|BPP15|PartialProduct~combout\ & \Mul|Add22|Carry\(17))) # (\Mul|FPP7|BPP13|PartialProduct~combout\ & ((\Mul|Add22|Carry\(17)) # (\Mul|FPP6|BPP15|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011100011111011111110001111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP13|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP6|BPP15|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP6|BPP16|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add22|ALT_INV_Carry\(17),
	dataf => \Mul|FPP7|BPP14|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Carry\(19));

-- Location: LABCELL_X99_Y44_N27
\Mul|FPP7|BPP15|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP15|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (!\Registers_ALU[15]~input_o\ $ ((!\Registers_ALU[47]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[14]~input_o\) # 
-- (\Registers_ALU[47]~input_o\)))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (((\Registers_ALU[47]~input_o\ & !\Registers_ALU[14]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (!\Registers_ALU[15]~input_o\ $ 
-- ((!\Registers_ALU[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010010000111100001001001001011011110110100101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[15]~input_o\,
	datab => \ALT_INV_Registers_ALU[46]~input_o\,
	datac => \ALT_INV_Registers_ALU[47]~input_o\,
	datad => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP15|PartialProduct~combout\);

-- Location: LABCELL_X99_Y44_N42
\Mul|FPP6|BPP17|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP17|PartialProduct~combout\ = ( \Registers_ALU[17]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\)) # (\Registers_ALU[43]~input_o\ & ((!\Registers_ALU[44]~input_o\) # 
-- (\Registers_ALU[16]~input_o\))))) # (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & !\Registers_ALU[16]~input_o\)) # (\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[17]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & \Registers_ALU[16]~input_o\))) # (\Registers_ALU[45]~input_o\ & (((!\Registers_ALU[16]~input_o\) # 
-- (\Registers_ALU[44]~input_o\)) # (\Registers_ALU[43]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010111010101010001011101101001001010110110100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[44]~input_o\,
	datad => \ALT_INV_Registers_ALU[16]~input_o\,
	dataf => \ALT_INV_Registers_ALU[17]~input_o\,
	combout => \Mul|FPP6|BPP17|PartialProduct~combout\);

-- Location: LABCELL_X99_Y44_N0
\Mul|Add22|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(19) = ( \Mul|FPP6|BPP17|PartialProduct~combout\ & ( !\Mul|Add22|Carry\(19) $ (\Mul|FPP7|BPP15|PartialProduct~combout\) ) ) # ( !\Mul|FPP6|BPP17|PartialProduct~combout\ & ( !\Mul|Add22|Carry\(19) $ 
-- (!\Mul|FPP7|BPP15|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add22|ALT_INV_Carry\(19),
	datad => \Mul|FPP7|BPP15|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP6|BPP17|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(19));

-- Location: LABCELL_X102_Y44_N51
\Mul|Add26B|Carry[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(23) = ( \Mul|Add26B|Carry\(21) & ( (!\Mul|Add26A|Result\(22) & (\Mul|Add22|Result\(18) & ((\Mul|Add26A|Result\(21)) # (\Mul|Add22|Result\(17))))) # (\Mul|Add26A|Result\(22) & (((\Mul|Add22|Result\(18)) # (\Mul|Add26A|Result\(21))) # 
-- (\Mul|Add22|Result\(17)))) ) ) # ( !\Mul|Add26B|Carry\(21) & ( (!\Mul|Add26A|Result\(22) & (\Mul|Add22|Result\(17) & (\Mul|Add26A|Result\(21) & \Mul|Add22|Result\(18)))) # (\Mul|Add26A|Result\(22) & (((\Mul|Add22|Result\(17) & \Mul|Add26A|Result\(21))) # 
-- (\Mul|Add22|Result\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|ALT_INV_Result\(17),
	datab => \Mul|Add26A|ALT_INV_Result\(22),
	datac => \Mul|Add26A|ALT_INV_Result\(21),
	datad => \Mul|Add22|ALT_INV_Result\(18),
	dataf => \Mul|Add26B|ALT_INV_Carry\(21),
	combout => \Mul|Add26B|Carry\(23));

-- Location: LABCELL_X102_Y44_N57
\Mul|Add26B|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(23) = ( \Mul|Add26B|Carry\(23) & ( !\Mul|Add26A|Result\(23) $ (\Mul|Add22|Result\(19)) ) ) # ( !\Mul|Add26B|Carry\(23) & ( !\Mul|Add26A|Result\(23) $ (!\Mul|Add22|Result\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(23),
	datac => \Mul|Add22|ALT_INV_Result\(19),
	dataf => \Mul|Add26B|ALT_INV_Carry\(23),
	combout => \Mul|Add26B|Result\(23));

-- Location: LABCELL_X102_Y44_N39
\Mul|Add32C|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(29) = ( \Mul|Add26B|Result\(22) & ( !\Mul|Add32B|Result\(29) $ (!\Mul|Add26B|Result\(23) $ (((!\Mul|Add32C|Carry\(28)) # (\Mul|Add32B|Result\(28))))) ) ) # ( !\Mul|Add26B|Result\(22) & ( !\Mul|Add32B|Result\(29) $ 
-- (!\Mul|Add26B|Result\(23) $ (((\Mul|Add32B|Result\(28) & !\Mul|Add32C|Carry\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100011000111001110011000110001110011100011000111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(28),
	datab => \Mul|Add32B|ALT_INV_Result\(29),
	datac => \Mul|Add32C|ALT_INV_Carry\(28),
	datad => \Mul|Add26B|ALT_INV_Result\(23),
	dataf => \Mul|Add26B|ALT_INV_Result\(22),
	combout => \Mul|Add32C|Result\(29));

-- Location: LABCELL_X100_Y44_N36
\Mul|Add32D|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(29) = ( \Mul|Add32C|Result\(29) & ( \Mul|Add18C|Result\(14) & ( !\Mul|Add18C|Result\(15) $ ((((\Mul|Add32C|Result\(28)) # (\Mul|Add32D|Carry~3_combout\)) # (\Mul|Add32D|Carry~4_combout\))) ) ) ) # ( !\Mul|Add32C|Result\(29) & ( 
-- \Mul|Add18C|Result\(14) & ( !\Mul|Add18C|Result\(15) $ (((!\Mul|Add32D|Carry~4_combout\ & (!\Mul|Add32D|Carry~3_combout\ & !\Mul|Add32C|Result\(28))))) ) ) ) # ( \Mul|Add32C|Result\(29) & ( !\Mul|Add18C|Result\(14) & ( !\Mul|Add18C|Result\(15) $ 
-- (((\Mul|Add32C|Result\(28) & ((\Mul|Add32D|Carry~3_combout\) # (\Mul|Add32D|Carry~4_combout\))))) ) ) ) # ( !\Mul|Add32C|Result\(29) & ( !\Mul|Add18C|Result\(14) & ( !\Mul|Add18C|Result\(15) $ (((!\Mul|Add32C|Result\(28)) # ((!\Mul|Add32D|Carry~4_combout\ 
-- & !\Mul|Add32D|Carry~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101101100110011001001001101101100110011001001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Carry~4_combout\,
	datab => \Mul|Add18C|ALT_INV_Result\(15),
	datac => \Mul|Add32D|ALT_INV_Carry~3_combout\,
	datad => \Mul|Add32C|ALT_INV_Result\(28),
	datae => \Mul|Add32C|ALT_INV_Result\(29),
	dataf => \Mul|Add18C|ALT_INV_Result\(14),
	combout => \Mul|Add32D|Result\(29));

-- Location: LABCELL_X38_Y44_N27
\LS|D29~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D29~feeder_combout\ = ( LSRDataIn(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(29),
	combout => \LS|D29~feeder_combout\);

-- Location: FF_X38_Y44_N29
\LS|D29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D29~feeder_combout\,
	asdata => \LS|D28~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D29~q\);

-- Location: LABCELL_X47_Y46_N42
\AdderInputB[29]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[29]~90_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\IR_ALU[22]~input_o\ & (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[61]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[61]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000110000001111000010000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[22]~input_o\,
	datab => \ALT_INV_AdderInputB[19]~68_combout\,
	datac => \ALT_INV_AdderInputB[19]~69_combout\,
	datad => \ALT_INV_Registers_ALU[61]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[29]~90_combout\);

-- Location: LABCELL_X47_Y46_N0
\AdderInputB[29]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[29]~91_combout\ = ( \Control_ALU[14]~input_o\ & ( (!\Control_ALU[21]~input_o\ & (!\IR_ALU[24]~input_o\)) # (\Control_ALU[21]~input_o\ & ((\Registers_ALU[61]~input_o\))) ) ) # ( !\Control_ALU[14]~input_o\ & ( (!\Control_ALU[21]~input_o\ & 
-- (!\AdderInputB[29]~90_combout\)) # (\Control_ALU[21]~input_o\ & ((\Registers_ALU[61]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110011110000001111001110001000101110111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_AdderInputB[29]~90_combout\,
	datad => \ALT_INV_Registers_ALU[61]~input_o\,
	dataf => \ALT_INV_Control_ALU[14]~input_o\,
	combout => \AdderInputB[29]~91_combout\);

-- Location: LABCELL_X47_Y46_N45
\AdderInputB[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(29) = ( \AdderInputB[0]~15_combout\ & ( \AdderInputB[29]~91_combout\ ) ) # ( !\AdderInputB[0]~15_combout\ & ( AdderInputB(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[29]~91_combout\,
	datad => ALT_INV_AdderInputB(29),
	dataf => \ALT_INV_AdderInputB[0]~15_combout\,
	combout => AdderInputB(29));

-- Location: IOIBUF_X73_Y0_N92
\PC_ALU[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(29),
	o => \PC_ALU[29]~input_o\);

-- Location: LABCELL_X43_Y45_N54
\AdderInputA[29]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[29]~31_combout\ = ( AddrASelector(1) & ( \PC_ALU[29]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[29]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[29]~input_o\,
	datad => \ALT_INV_PC_ALU[29]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[29]~31_combout\);

-- Location: LABCELL_X43_Y45_N57
\AdderInputA[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(29) = ( \AdderInputA[29]~31_combout\ & ( (AdderInputA(29)) # (\AdderInputA[0]~2_combout\) ) ) # ( !\AdderInputA[29]~31_combout\ & ( (!\AdderInputA[0]~2_combout\ & AdderInputA(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputA[0]~2_combout\,
	datad => ALT_INV_AdderInputA(29),
	dataf => \ALT_INV_AdderInputA[29]~31_combout\,
	combout => AdderInputA(29));

-- Location: LABCELL_X43_Y46_N6
\CRAA32|Carry[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(29) = ( AdderInputA(27) & ( \CRAA32|Carry\(27) & ( (!AdderInputB(27) & (AdderInputA(28) & AdderInputB(28))) # (AdderInputB(27) & ((AdderInputB(28)) # (AdderInputA(28)))) ) ) ) # ( !AdderInputA(27) & ( \CRAA32|Carry\(27) & ( (AdderInputA(28) 
-- & AdderInputB(28)) ) ) ) # ( AdderInputA(27) & ( !\CRAA32|Carry\(27) & ( (AdderInputB(28)) # (AdderInputA(28)) ) ) ) # ( !AdderInputA(27) & ( !\CRAA32|Carry\(27) & ( (!AdderInputB(27) & (AdderInputA(28) & AdderInputB(28))) # (AdderInputB(27) & 
-- ((AdderInputB(28)) # (AdderInputA(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000011111111111100000000000011110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(27),
	datac => ALT_INV_AdderInputA(28),
	datad => ALT_INV_AdderInputB(28),
	datae => ALT_INV_AdderInputA(27),
	dataf => \CRAA32|ALT_INV_Carry\(27),
	combout => \CRAA32|Carry\(29));

-- Location: LABCELL_X43_Y46_N51
\CRAA32|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(29) = ( \CRAA32|Carry\(29) & ( !AdderInputB(29) $ (AdderInputA(29)) ) ) # ( !\CRAA32|Carry\(29) & ( !AdderInputB(29) $ (!AdderInputA(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(29),
	datad => ALT_INV_AdderInputA(29),
	dataf => \CRAA32|ALT_INV_Carry\(29),
	combout => \CRAA32|Result\(29));

-- Location: LABCELL_X45_Y43_N45
\InputXORB[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[29]~29_combout\ = ( \IR_ALU[24]~input_o\ & ( (!\Control_ALU[24]~input_o\) # (\Registers_ALU[61]~input_o\) ) ) # ( !\IR_ALU[24]~input_o\ & ( (\Control_ALU[24]~input_o\ & \Registers_ALU[61]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Control_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[61]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputXORB[29]~29_combout\);

-- Location: LABCELL_X43_Y46_N48
\InputXORB[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(29) = ( ALURegSelector(1) & ( \InputXORB[29]~29_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputXORB[29]~29_combout\,
	datac => ALT_INV_InputXORB(29),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(29));

-- Location: LABCELL_X37_Y47_N15
\InputANDB[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[29]~30_combout\ = ( \IR_ALU[24]~input_o\ & ( \Control_ALU[30]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) ) # ( !\IR_ALU[24]~input_o\ & ( \Control_ALU[30]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) ) # ( \IR_ALU[24]~input_o\ & ( !\Control_ALU[30]~input_o\ 
-- & ( (AndBselector(1)) # (\Registers_ALU[61]~input_o\) ) ) ) # ( !\IR_ALU[24]~input_o\ & ( !\Control_ALU[30]~input_o\ & ( (\Registers_ALU[61]~input_o\ & !AndBselector(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[61]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datad => ALT_INV_AndBselector(1),
	datae => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \InputANDB[29]~30_combout\);

-- Location: LABCELL_X43_Y46_N18
\InputANDB[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(29) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[29]~30_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputANDB(29),
	datad => \ALT_INV_InputANDB[29]~30_combout\,
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(29));

-- Location: LABCELL_X37_Y47_N57
\InputORB[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[29]~30_combout\ = ( \IR_ALU[12]~input_o\ & ( OrBselector(1) & ( (\IR_ALU[24]~input_o\) # (\Control_ALU[29]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & \IR_ALU[24]~input_o\) ) ) ) # ( 
-- \IR_ALU[12]~input_o\ & ( !OrBselector(1) & ( (\Registers_ALU[61]~input_o\) # (\Control_ALU[29]~input_o\) ) ) ) # ( !\IR_ALU[12]~input_o\ & ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & \Registers_ALU[61]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[29]~input_o\,
	datab => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[61]~input_o\,
	datae => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[29]~30_combout\);

-- Location: LABCELL_X43_Y46_N21
\InputORB[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(29) = ( \InputORB[29]~30_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(29)) ) ) # ( !\InputORB[29]~30_combout\ & ( (InputORB(29) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputORB(29),
	datad => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[29]~30_combout\,
	combout => InputORB(29));

-- Location: LABCELL_X43_Y46_N36
\ALU_Registers[29]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[29]~41_combout\ = ( !\Registers_ALU[29]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(29) & (((\ALU_Registers[31]~1_combout\))))) # (\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputORB(29)))) # 
-- (\ALU_Registers[31]~1_combout\ & (InputXORB(29)))))) ) ) # ( \Registers_ALU[29]~input_o\ & ( (!\ALU_Registers[31]~0_combout\ & (((!\ALU_Registers[31]~1_combout\ & ((InputANDB(29)))) # (\ALU_Registers[31]~1_combout\ & (\CRAA32|Result\(29)))))) # 
-- (\ALU_Registers[31]~0_combout\ & (((!InputXORB(29)) # ((!\ALU_Registers[31]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011111111111101010101001100110101010111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(29),
	datab => ALT_INV_InputXORB(29),
	datac => ALT_INV_InputANDB(29),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[29]~input_o\,
	dataf => \ALT_INV_ALU_Registers[31]~1_combout\,
	datag => ALT_INV_InputORB(29),
	combout => \ALU_Registers[29]~41_combout\);

-- Location: LABCELL_X39_Y46_N12
\ALU_Registers[29]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[29]~37_combout\ = ( !\Control_ALU[23]~input_o\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[29]~41_combout\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result\(29))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\ASR|D29~q\) # (\LS|D29~q\)) # (\LSR|D29~q\)))) # (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000111011101110100011101000111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Result\(29),
	datab => \ALT_INV_Control_ALU[31]~input_o\,
	datac => \LSR|ALT_INV_D29~q\,
	datad => \LS|ALT_INV_D29~q\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ASR|ALT_INV_D29~q\,
	datag => \ALT_INV_ALU_Registers[29]~41_combout\,
	combout => \ALU_Registers[29]~37_combout\);

-- Location: LABCELL_X39_Y46_N3
\ALU_Registers[29]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[29]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[29]~37_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[29]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_Registers[29]~37_combout\,
	datad => \ALT_INV_ALU_Registers[29]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[29]$latch~combout\);

-- Location: LABCELL_X100_Y44_N42
\Mul|Add32D|Carry[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry\(30) = ( \Mul|Add32C|Result\(29) & ( \Mul|Add18C|Result\(14) & ( (!\Mul|Add32D|Carry~4_combout\ & (!\Mul|Add18C|Result\(15) & (!\Mul|Add32D|Carry~3_combout\ & !\Mul|Add32C|Result\(28)))) ) ) ) # ( !\Mul|Add32C|Result\(29) & ( 
-- \Mul|Add18C|Result\(14) & ( (!\Mul|Add18C|Result\(15)) # ((!\Mul|Add32D|Carry~4_combout\ & (!\Mul|Add32D|Carry~3_combout\ & !\Mul|Add32C|Result\(28)))) ) ) ) # ( \Mul|Add32C|Result\(29) & ( !\Mul|Add18C|Result\(14) & ( (!\Mul|Add18C|Result\(15) & 
-- ((!\Mul|Add32C|Result\(28)) # ((!\Mul|Add32D|Carry~4_combout\ & !\Mul|Add32D|Carry~3_combout\)))) ) ) ) # ( !\Mul|Add32C|Result\(29) & ( !\Mul|Add18C|Result\(14) & ( (!\Mul|Add18C|Result\(15)) # ((!\Mul|Add32C|Result\(28)) # 
-- ((!\Mul|Add32D|Carry~4_combout\ & !\Mul|Add32D|Carry~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101100110011001000000011101100110011001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Carry~4_combout\,
	datab => \Mul|Add18C|ALT_INV_Result\(15),
	datac => \Mul|Add32D|ALT_INV_Carry~3_combout\,
	datad => \Mul|Add32C|ALT_INV_Result\(28),
	datae => \Mul|Add32C|ALT_INV_Result\(29),
	dataf => \Mul|Add18C|ALT_INV_Result\(14),
	combout => \Mul|Add32D|Carry\(30));

-- Location: IOIBUF_X39_Y115_N35
\PC_ALU[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(30),
	o => \PC_ALU[30]~input_o\);

-- Location: LABCELL_X43_Y45_N9
\AdderInputA[30]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[30]~32_combout\ = ( AddrASelector(1) & ( \PC_ALU[30]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[30]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PC_ALU[30]~input_o\,
	datac => \ALT_INV_Registers_ALU[30]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[30]~32_combout\);

-- Location: LABCELL_X43_Y45_N27
\AdderInputA[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(30) = ( \AdderInputA[30]~32_combout\ & ( (AdderInputA(30)) # (\AdderInputA[0]~2_combout\) ) ) # ( !\AdderInputA[30]~32_combout\ & ( (!\AdderInputA[0]~2_combout\ & AdderInputA(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputA[0]~2_combout\,
	datad => ALT_INV_AdderInputA(30),
	dataf => \ALT_INV_AdderInputA[30]~32_combout\,
	combout => AdderInputA(30));

-- Location: IOIBUF_X33_Y0_N75
\Registers_ALU[62]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(62),
	o => \Registers_ALU[62]~input_o\);

-- Location: LABCELL_X47_Y46_N30
\AdderInputB[30]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[30]~92_combout\ = ( \AdderInputB[19]~67_combout\ & ( (!\AdderInputB[19]~69_combout\ & (!\IR_ALU[23]~input_o\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[62]~input_o\)))) ) ) # ( !\AdderInputB[19]~67_combout\ & ( 
-- (!\AdderInputB[19]~69_combout\ & ((!\AdderInputB[19]~68_combout\) # (\Registers_ALU[62]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100001011000010110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AdderInputB[19]~68_combout\,
	datab => \ALT_INV_Registers_ALU[62]~input_o\,
	datac => \ALT_INV_AdderInputB[19]~69_combout\,
	datad => \ALT_INV_IR_ALU[23]~input_o\,
	dataf => \ALT_INV_AdderInputB[19]~67_combout\,
	combout => \AdderInputB[30]~92_combout\);

-- Location: LABCELL_X47_Y46_N51
\AdderInputB[30]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[30]~93_combout\ = ( \Registers_ALU[62]~input_o\ & ( ((!\Control_ALU[14]~input_o\ & (!\AdderInputB[30]~92_combout\)) # (\Control_ALU[14]~input_o\ & ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\) ) ) # ( !\Registers_ALU[62]~input_o\ 
-- & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\ & (!\AdderInputB[30]~92_combout\)) # (\Control_ALU[14]~input_o\ & ((!\IR_ALU[24]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010010000000110001001000000011110111101100111111011110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_AdderInputB[30]~92_combout\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	dataf => \ALT_INV_Registers_ALU[62]~input_o\,
	combout => \AdderInputB[30]~93_combout\);

-- Location: LABCELL_X47_Y46_N33
\AdderInputB[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(30) = ( AdderInputB(30) & ( (!\AdderInputB[0]~15_combout\) # (\AdderInputB[30]~93_combout\) ) ) # ( !AdderInputB(30) & ( (\AdderInputB[30]~93_combout\ & \AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputB[30]~93_combout\,
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => ALT_INV_AdderInputB(30),
	combout => AdderInputB(30));

-- Location: LABCELL_X39_Y44_N48
\CRAA32|Result[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(30) = ( AdderInputB(30) & ( !AdderInputA(30) $ (((!AdderInputB(29) & (AdderInputA(29) & \CRAA32|Carry\(29))) # (AdderInputB(29) & ((\CRAA32|Carry\(29)) # (AdderInputA(29)))))) ) ) # ( !AdderInputB(30) & ( !AdderInputA(30) $ 
-- (((!AdderInputB(29) & ((!AdderInputA(29)) # (!\CRAA32|Carry\(29)))) # (AdderInputB(29) & (!AdderInputA(29) & !\CRAA32|Carry\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010010101100110101010101001100101011010100110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(30),
	datab => ALT_INV_AdderInputB(29),
	datac => ALT_INV_AdderInputA(29),
	datad => \CRAA32|ALT_INV_Carry\(29),
	dataf => ALT_INV_AdderInputB(30),
	combout => \CRAA32|Result\(30));

-- Location: MLABCELL_X41_Y42_N27
\InputANDB[30]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[30]~31_combout\ = ( \Control_ALU[30]~input_o\ & ( \IR_ALU[24]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) ) # ( !\Control_ALU[30]~input_o\ & ( \IR_ALU[24]~input_o\ & ( (\Registers_ALU[62]~input_o\) # (AndBselector(1)) ) ) ) # ( 
-- \Control_ALU[30]~input_o\ & ( !\IR_ALU[24]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) ) # ( !\Control_ALU[30]~input_o\ & ( !\IR_ALU[24]~input_o\ & ( (!AndBselector(1) & \Registers_ALU[62]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000011110000111101110111011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AndBselector(1),
	datab => \ALT_INV_Registers_ALU[62]~input_o\,
	datac => \ALT_INV_IR_ALU[12]~input_o\,
	datae => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \ALT_INV_IR_ALU[24]~input_o\,
	combout => \InputANDB[30]~31_combout\);

-- Location: LABCELL_X39_Y44_N24
\InputANDB[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(30) = ( InputANDB(30) & ( (!\InputANDB[0]~1_combout\) # (\InputANDB[30]~31_combout\) ) ) # ( !InputANDB(30) & ( (\InputANDB[30]~31_combout\ & \InputANDB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputANDB[30]~31_combout\,
	datad => \ALT_INV_InputANDB[0]~1_combout\,
	dataf => ALT_INV_InputANDB(30),
	combout => InputANDB(30));

-- Location: LABCELL_X39_Y43_N30
\InputXORB[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[30]~30_combout\ = (!\Control_ALU[24]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[24]~input_o\ & ((\Registers_ALU[62]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[24]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[62]~input_o\,
	combout => \InputXORB[30]~30_combout\);

-- Location: LABCELL_X39_Y44_N0
\InputXORB[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(30) = ( ALURegSelector(1) & ( \InputXORB[30]~30_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputXORB[30]~30_combout\,
	datad => ALT_INV_InputXORB(30),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(30));

-- Location: LABCELL_X39_Y44_N3
\InputORB[30]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[30]~31_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\IR_ALU[24]~input_o\))) # (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & ((\Registers_ALU[62]~input_o\))) # 
-- (\Control_ALU[29]~input_o\ & (\IR_ALU[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => \ALT_INV_Registers_ALU[62]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Control_ALU[29]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[30]~31_combout\);

-- Location: LABCELL_X39_Y44_N6
\InputORB[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(30) = ( \InputORB[30]~31_combout\ & ( (\InputORB[0]~1_combout\) # (InputORB(30)) ) ) # ( !\InputORB[30]~31_combout\ & ( (InputORB(30) & !\InputORB[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(30),
	datac => \ALT_INV_InputORB[0]~1_combout\,
	dataf => \ALT_INV_InputORB[30]~31_combout\,
	combout => InputORB(30));

-- Location: LABCELL_X39_Y44_N36
\ALU_Registers[30]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]~33_combout\ = ( !\Registers_ALU[30]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(30) & (\ALU_Registers[31]~0_combout\))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & (\CRAA32|Result\(30))) # 
-- (\ALU_Registers[31]~0_combout\ & ((InputXORB(30))))))) ) ) # ( \Registers_ALU[30]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(30))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ 
-- & (\CRAA32|Result\(30))) # (\ALU_Registers[31]~0_combout\ & ((!InputXORB(30))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001100000111011111111100010001001111110001110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(30),
	datab => \ALT_INV_ALU_Registers[31]~1_combout\,
	datac => ALT_INV_InputANDB(30),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[30]~input_o\,
	dataf => ALT_INV_InputXORB(30),
	datag => ALT_INV_InputORB(30),
	combout => \ALU_Registers[30]~33_combout\);

-- Location: LABCELL_X100_Y44_N6
\Mul|Add18C|Carry[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry\(16) = ( \Mul|Add18C|Carry\(14) & ( (!\Mul|Add10B|Result\(7) & (\Mul|Add18B|Result\(15) & ((\Mul|Add10B|Result\(6)) # (\Mul|Add18B|Result\(14))))) # (\Mul|Add10B|Result\(7) & (((\Mul|Add18B|Result\(15)) # (\Mul|Add10B|Result\(6))) # 
-- (\Mul|Add18B|Result\(14)))) ) ) # ( !\Mul|Add18C|Carry\(14) & ( (!\Mul|Add10B|Result\(7) & (\Mul|Add18B|Result\(14) & (\Mul|Add10B|Result\(6) & \Mul|Add18B|Result\(15)))) # (\Mul|Add10B|Result\(7) & (((\Mul|Add18B|Result\(14) & \Mul|Add10B|Result\(6))) # 
-- (\Mul|Add18B|Result\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(14),
	datab => \Mul|Add10B|ALT_INV_Result\(7),
	datac => \Mul|Add10B|ALT_INV_Result\(6),
	datad => \Mul|Add18B|ALT_INV_Result\(15),
	dataf => \Mul|Add18C|ALT_INV_Carry\(14),
	combout => \Mul|Add18C|Carry\(16));

-- Location: MLABCELL_X101_Y43_N3
\Mul|FPP9|BPP12|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP12|PartialProduct~combout\ = ( \Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[51]~input_o\ & ((\Registers_ALU[50]~input_o\))) # (\Registers_ALU[51]~input_o\ & (!\Registers_ALU[11]~input_o\ & 
-- !\Registers_ALU[50]~input_o\)))) # (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[50]~input_o\) # (\Registers_ALU[11]~input_o\))) # (\Registers_ALU[51]~input_o\ & ((\Registers_ALU[50]~input_o\))))) ) ) # ( 
-- !\Registers_ALU[12]~input_o\ & ( (!\Registers_ALU[49]~input_o\ & (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[11]~input_o\) # (\Registers_ALU[50]~input_o\)))) # (\Registers_ALU[49]~input_o\ & (((\Registers_ALU[11]~input_o\ & 
-- \Registers_ALU[50]~input_o\)) # (\Registers_ALU[51]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100011111000011010001111101011000101101010101100010110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[11]~input_o\,
	datac => \ALT_INV_Registers_ALU[51]~input_o\,
	datad => \ALT_INV_Registers_ALU[50]~input_o\,
	dataf => \ALT_INV_Registers_ALU[12]~input_o\,
	combout => \Mul|FPP9|BPP12|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y43_N45
\Mul|FPP8|BPP14|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP14|PartialProduct~combout\ = ( \Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ ((!\Registers_ALU[14]~input_o\)))) # (\Registers_ALU[47]~input_o\ & (((\Registers_ALU[13]~input_o\)) # 
-- (\Registers_ALU[49]~input_o\))) ) ) # ( !\Registers_ALU[48]~input_o\ & ( (!\Registers_ALU[47]~input_o\ & (\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[13]~input_o\)))) # (\Registers_ALU[47]~input_o\ & (!\Registers_ALU[49]~input_o\ $ 
-- ((!\Registers_ALU[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010010010101100001001001011001011110110101100101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[49]~input_o\,
	datab => \ALT_INV_Registers_ALU[47]~input_o\,
	datac => \ALT_INV_Registers_ALU[14]~input_o\,
	datad => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => \ALT_INV_Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP14|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y43_N27
\Mul|Add18A|Carry[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry\(16) = ( \Mul|Add18A|Carry\(15) & ( (\Mul|FPP9|BPP11|PartialProduct~combout\) # (\Mul|FPP8|BPP13|PartialProduct~combout\) ) ) # ( !\Mul|Add18A|Carry\(15) & ( (\Mul|FPP8|BPP13|PartialProduct~combout\ & 
-- \Mul|FPP9|BPP11|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP8|BPP13|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP9|BPP11|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add18A|ALT_INV_Carry\(15),
	combout => \Mul|Add18A|Carry\(16));

-- Location: LABCELL_X50_Y45_N57
\Mul|Add14|Carry[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry\(12) = ( \Mul|FPP11|BPP7|PartialProduct~combout\ & ( (\Mul|Add14|Carry\(11)) # (\Mul|FPP10|BPP9|PartialProduct~combout\) ) ) # ( !\Mul|FPP11|BPP7|PartialProduct~combout\ & ( (\Mul|FPP10|BPP9|PartialProduct~combout\ & 
-- \Mul|Add14|Carry\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP10|BPP9|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add14|ALT_INV_Carry\(11),
	dataf => \Mul|FPP11|BPP7|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Carry\(12));

-- Location: LABCELL_X50_Y45_N54
\Mul|FPP10|BPP10|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP10|PartialProduct~combout\ = ( \Registers_ALU[10]~input_o\ & ( (!\Registers_ALU[52]~input_o\ & ((!\Registers_ALU[53]~input_o\ & (\Registers_ALU[51]~input_o\)) # (\Registers_ALU[53]~input_o\ & (!\Registers_ALU[51]~input_o\ & 
-- !\Registers_ALU[9]~input_o\)))) # (\Registers_ALU[52]~input_o\ & ((!\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[51]~input_o\) # (\Registers_ALU[9]~input_o\))) # (\Registers_ALU[53]~input_o\ & (\Registers_ALU[51]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[10]~input_o\ & ( (!\Registers_ALU[52]~input_o\ & (\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[9]~input_o\) # (\Registers_ALU[51]~input_o\)))) # (\Registers_ALU[52]~input_o\ & (((\Registers_ALU[51]~input_o\ & 
-- \Registers_ALU[9]~input_o\)) # (\Registers_ALU[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010111001100110001011101101001010011010110100101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[52]~input_o\,
	datab => \ALT_INV_Registers_ALU[53]~input_o\,
	datac => \ALT_INV_Registers_ALU[51]~input_o\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	dataf => \ALT_INV_Registers_ALU[10]~input_o\,
	combout => \Mul|FPP10|BPP10|PartialProduct~combout\);

-- Location: LABCELL_X50_Y45_N36
\Mul|FPP11|BPP8|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP8|PartialProduct~combout\ = ( \Registers_ALU[8]~input_o\ & ( (!\Registers_ALU[7]~input_o\ & (!\Registers_ALU[54]~input_o\ $ (!\Registers_ALU[55]~input_o\ $ (\Registers_ALU[53]~input_o\)))) # (\Registers_ALU[7]~input_o\ & 
-- ((!\Registers_ALU[54]~input_o\ & (!\Registers_ALU[55]~input_o\ & \Registers_ALU[53]~input_o\)) # (\Registers_ALU[54]~input_o\ & ((!\Registers_ALU[55]~input_o\) # (\Registers_ALU[53]~input_o\))))) ) ) # ( !\Registers_ALU[8]~input_o\ & ( 
-- (!\Registers_ALU[7]~input_o\ & (((\Registers_ALU[55]~input_o\)))) # (\Registers_ALU[7]~input_o\ & ((!\Registers_ALU[54]~input_o\ & (\Registers_ALU[55]~input_o\ & \Registers_ALU[53]~input_o\)) # (\Registers_ALU[54]~input_o\ & ((\Registers_ALU[53]~input_o\) 
-- # (\Registers_ALU[55]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100011111000010110001111100111000110100110011100011010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[7]~input_o\,
	datab => \ALT_INV_Registers_ALU[54]~input_o\,
	datac => \ALT_INV_Registers_ALU[55]~input_o\,
	datad => \ALT_INV_Registers_ALU[53]~input_o\,
	dataf => \ALT_INV_Registers_ALU[8]~input_o\,
	combout => \Mul|FPP11|BPP8|PartialProduct~combout\);

-- Location: LABCELL_X50_Y45_N39
\Mul|Add14|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add14|Result\(12) = ( \Mul|FPP11|BPP8|PartialProduct~combout\ & ( !\Mul|Add14|Carry\(12) $ (\Mul|FPP10|BPP10|PartialProduct~combout\) ) ) # ( !\Mul|FPP11|BPP8|PartialProduct~combout\ & ( !\Mul|Add14|Carry\(12) $ 
-- (!\Mul|FPP10|BPP10|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add14|ALT_INV_Carry\(12),
	datad => \Mul|FPP10|BPP10|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP11|BPP8|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add14|Result\(12));

-- Location: LABCELL_X100_Y43_N18
\Mul|Add18B|Carry[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry\(16) = ( \Mul|Add18A|Carry\(15) & ( \Mul|Add14|Result\(10) & ( (!\Mul|Add18A|Carry~2_combout\ & (((\Mul|Add18B|Carry\(14)) # (\Mul|Add18A|Result\(14))) # (\Mul|Add14|Result\(11)))) # (\Mul|Add18A|Carry~2_combout\ & 
-- (\Mul|Add14|Result\(11) & ((\Mul|Add18B|Carry\(14)) # (\Mul|Add18A|Result\(14))))) ) ) ) # ( !\Mul|Add18A|Carry\(15) & ( \Mul|Add14|Result\(10) & ( (!\Mul|Add18A|Carry~2_combout\ & (\Mul|Add14|Result\(11) & ((\Mul|Add18B|Carry\(14)) # 
-- (\Mul|Add18A|Result\(14))))) # (\Mul|Add18A|Carry~2_combout\ & (((\Mul|Add18B|Carry\(14)) # (\Mul|Add18A|Result\(14))) # (\Mul|Add14|Result\(11)))) ) ) ) # ( \Mul|Add18A|Carry\(15) & ( !\Mul|Add14|Result\(10) & ( (!\Mul|Add18A|Carry~2_combout\ & 
-- (((\Mul|Add18A|Result\(14) & \Mul|Add18B|Carry\(14))) # (\Mul|Add14|Result\(11)))) # (\Mul|Add18A|Carry~2_combout\ & (\Mul|Add14|Result\(11) & (\Mul|Add18A|Result\(14) & \Mul|Add18B|Carry\(14)))) ) ) ) # ( !\Mul|Add18A|Carry\(15) & ( 
-- !\Mul|Add14|Result\(10) & ( (!\Mul|Add18A|Carry~2_combout\ & (\Mul|Add14|Result\(11) & (\Mul|Add18A|Result\(14) & \Mul|Add18B|Carry\(14)))) # (\Mul|Add18A|Carry~2_combout\ & (((\Mul|Add18A|Result\(14) & \Mul|Add18B|Carry\(14))) # 
-- (\Mul|Add14|Result\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111001000100010101100010111011101110010101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry~2_combout\,
	datab => \Mul|Add14|ALT_INV_Result\(11),
	datac => \Mul|Add18A|ALT_INV_Result\(14),
	datad => \Mul|Add18B|ALT_INV_Carry\(14),
	datae => \Mul|Add18A|ALT_INV_Carry\(15),
	dataf => \Mul|Add14|ALT_INV_Result\(10),
	combout => \Mul|Add18B|Carry\(16));

-- Location: MLABCELL_X101_Y43_N54
\Mul|Add18B|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(16) = ( \Mul|Add18B|Carry\(16) & ( !\Mul|FPP9|BPP12|PartialProduct~combout\ $ (!\Mul|FPP8|BPP14|PartialProduct~combout\ $ (!\Mul|Add18A|Carry\(16) $ (\Mul|Add14|Result\(12)))) ) ) # ( !\Mul|Add18B|Carry\(16) & ( 
-- !\Mul|FPP9|BPP12|PartialProduct~combout\ $ (!\Mul|FPP8|BPP14|PartialProduct~combout\ $ (!\Mul|Add18A|Carry\(16) $ (!\Mul|Add14|Result\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP9|BPP12|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP8|BPP14|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add18A|ALT_INV_Carry\(16),
	datad => \Mul|Add14|ALT_INV_Result\(12),
	dataf => \Mul|Add18B|ALT_INV_Carry\(16),
	combout => \Mul|Add18B|Result\(16));

-- Location: LABCELL_X47_Y45_N42
\Mul|Add10B|Carry[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry\(8) = ( \Mul|Add6|Result\(3) & ( (\Mul|Add10B|Carry\(7)) # (\Mul|Add10A|Result\(7)) ) ) # ( !\Mul|Add6|Result\(3) & ( (\Mul|Add10A|Result\(7) & \Mul|Add10B|Carry\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add10A|ALT_INV_Result\(7),
	datad => \Mul|Add10B|ALT_INV_Carry\(7),
	dataf => \Mul|Add6|ALT_INV_Result\(3),
	combout => \Mul|Add10B|Carry\(8));

-- Location: LABCELL_X45_Y43_N30
\Mul|Add6|Carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add6|Carry~0_combout\ = ( \Registers_ALU[1]~input_o\ & ( (\Registers_ALU[61]~input_o\ & ((!\Registers_ALU[59]~input_o\ & (!\Registers_ALU[0]~input_o\ & !\Registers_ALU[60]~input_o\)) # (\Registers_ALU[59]~input_o\ & ((\Registers_ALU[60]~input_o\))))) 
-- ) ) # ( !\Registers_ALU[1]~input_o\ & ( (\Registers_ALU[61]~input_o\ & ((!\Registers_ALU[0]~input_o\) # ((\Registers_ALU[59]~input_o\ & \Registers_ALU[60]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000101010001000100010101000000000001010100000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[61]~input_o\,
	datab => \ALT_INV_Registers_ALU[0]~input_o\,
	datac => \ALT_INV_Registers_ALU[59]~input_o\,
	datad => \ALT_INV_Registers_ALU[60]~input_o\,
	dataf => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \Mul|Add6|Carry~0_combout\);

-- Location: LABCELL_X45_Y43_N27
\Mul|FPP14|BPP2|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP14|BPP2|PartialProduct~combout\ = ( \Registers_ALU[61]~input_o\ & ( \Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[60]~input_o\ & (!\Registers_ALU[1]~input_o\ & !\Registers_ALU[59]~input_o\)) # (\Registers_ALU[60]~input_o\ & 
-- ((\Registers_ALU[59]~input_o\))) ) ) ) # ( !\Registers_ALU[61]~input_o\ & ( \Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[60]~input_o\ & ((\Registers_ALU[59]~input_o\))) # (\Registers_ALU[60]~input_o\ & ((!\Registers_ALU[59]~input_o\) # 
-- (\Registers_ALU[1]~input_o\))) ) ) ) # ( \Registers_ALU[61]~input_o\ & ( !\Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[1]~input_o\) # ((\Registers_ALU[59]~input_o\) # (\Registers_ALU[60]~input_o\)) ) ) ) # ( !\Registers_ALU[61]~input_o\ & ( 
-- !\Registers_ALU[2]~input_o\ & ( (\Registers_ALU[1]~input_o\ & (\Registers_ALU[60]~input_o\ & \Registers_ALU[59]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011110011111111111100001111111100111100000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[1]~input_o\,
	datac => \ALT_INV_Registers_ALU[60]~input_o\,
	datad => \ALT_INV_Registers_ALU[59]~input_o\,
	datae => \ALT_INV_Registers_ALU[61]~input_o\,
	dataf => \ALT_INV_Registers_ALU[2]~input_o\,
	combout => \Mul|FPP14|BPP2|PartialProduct~combout\);

-- Location: LABCELL_X45_Y43_N33
\Mul|Add6|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add6|Result\(4) = ( \Mul|FPP14|BPP2|PartialProduct~combout\ & ( !\Mul|Add6|Carry~0_combout\ $ (((!\Registers_ALU[0]~input_o\) # (!\Registers_ALU[61]~input_o\ $ (\Registers_ALU[62]~input_o\)))) ) ) # ( !\Mul|FPP14|BPP2|PartialProduct~combout\ & ( 
-- !\Mul|Add6|Carry~0_combout\ $ (((\Registers_ALU[0]~input_o\ & (!\Registers_ALU[61]~input_o\ $ (!\Registers_ALU[62]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000111010010111000011101001000011110001011010001111000101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[61]~input_o\,
	datab => \ALT_INV_Registers_ALU[0]~input_o\,
	datac => \Mul|Add6|ALT_INV_Carry~0_combout\,
	datad => \ALT_INV_Registers_ALU[62]~input_o\,
	dataf => \Mul|FPP14|BPP2|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add6|Result\(4));

-- Location: LABCELL_X98_Y45_N24
\Mul|FPP13|BPP4|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP4|PartialProduct~combout\ = ( \Registers_ALU[58]~input_o\ & ( (!\Registers_ALU[57]~input_o\ & (!\Registers_ALU[59]~input_o\ $ ((!\Registers_ALU[4]~input_o\)))) # (\Registers_ALU[57]~input_o\ & (((\Registers_ALU[3]~input_o\)) # 
-- (\Registers_ALU[59]~input_o\))) ) ) # ( !\Registers_ALU[58]~input_o\ & ( (!\Registers_ALU[57]~input_o\ & (\Registers_ALU[59]~input_o\ & ((!\Registers_ALU[3]~input_o\)))) # (\Registers_ALU[57]~input_o\ & (!\Registers_ALU[59]~input_o\ $ 
-- ((!\Registers_ALU[4]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000000110010101100000011001100101011011110110010101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[59]~input_o\,
	datab => \ALT_INV_Registers_ALU[4]~input_o\,
	datac => \ALT_INV_Registers_ALU[57]~input_o\,
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	dataf => \ALT_INV_Registers_ALU[58]~input_o\,
	combout => \Mul|FPP13|BPP4|PartialProduct~combout\);

-- Location: LABCELL_X50_Y45_N21
\Mul|Add10A|Carry[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry\(8) = ( \Mul|Add10A|Carry\(7) & ( (\Mul|FPP12|BPP5|PartialProduct~combout\) # (\Mul|FPP13|BPP3|PartialProduct~combout\) ) ) # ( !\Mul|Add10A|Carry\(7) & ( (\Mul|FPP13|BPP3|PartialProduct~combout\ & 
-- \Mul|FPP12|BPP5|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP13|BPP3|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP12|BPP5|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add10A|ALT_INV_Carry\(7),
	combout => \Mul|Add10A|Carry\(8));

-- Location: MLABCELL_X53_Y45_N0
\Mul|FPP12|BPP6|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP6|PartialProduct~combout\ = ( \Registers_ALU[55]~input_o\ & ( \Registers_ALU[6]~input_o\ & ( (!\Registers_ALU[56]~input_o\ & (!\Registers_ALU[57]~input_o\)) # (\Registers_ALU[56]~input_o\ & ((\Registers_ALU[5]~input_o\) # 
-- (\Registers_ALU[57]~input_o\))) ) ) ) # ( !\Registers_ALU[55]~input_o\ & ( \Registers_ALU[6]~input_o\ & ( (!\Registers_ALU[56]~input_o\ & (\Registers_ALU[57]~input_o\ & !\Registers_ALU[5]~input_o\)) # (\Registers_ALU[56]~input_o\ & 
-- (!\Registers_ALU[57]~input_o\)) ) ) ) # ( \Registers_ALU[55]~input_o\ & ( !\Registers_ALU[6]~input_o\ & ( ((\Registers_ALU[56]~input_o\ & \Registers_ALU[5]~input_o\)) # (\Registers_ALU[57]~input_o\) ) ) ) # ( !\Registers_ALU[55]~input_o\ & ( 
-- !\Registers_ALU[6]~input_o\ & ( (\Registers_ALU[57]~input_o\ & ((!\Registers_ALU[5]~input_o\) # (\Registers_ALU[56]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001001101110011011101100100011001001001110110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[56]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[5]~input_o\,
	datae => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \ALT_INV_Registers_ALU[6]~input_o\,
	combout => \Mul|FPP12|BPP6|PartialProduct~combout\);

-- Location: LABCELL_X50_Y45_N6
\Mul|Add10B|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Result\(8) = ( \Mul|FPP12|BPP6|PartialProduct~combout\ & ( !\Mul|Add10B|Carry\(8) $ (!\Mul|Add6|Result\(4) $ (!\Mul|FPP13|BPP4|PartialProduct~combout\ $ (\Mul|Add10A|Carry\(8)))) ) ) # ( !\Mul|FPP12|BPP6|PartialProduct~combout\ & ( 
-- !\Mul|Add10B|Carry\(8) $ (!\Mul|Add6|Result\(4) $ (!\Mul|FPP13|BPP4|PartialProduct~combout\ $ (!\Mul|Add10A|Carry\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10B|ALT_INV_Carry\(8),
	datab => \Mul|Add6|ALT_INV_Result\(4),
	datac => \Mul|FPP13|BPP4|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add10A|ALT_INV_Carry\(8),
	dataf => \Mul|FPP12|BPP6|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add10B|Result\(8));

-- Location: MLABCELL_X101_Y43_N57
\Mul|Add18C|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Result\(16) = ( \Mul|Add10B|Result\(8) & ( !\Mul|Add18C|Carry\(16) $ (\Mul|Add18B|Result\(16)) ) ) # ( !\Mul|Add10B|Result\(8) & ( !\Mul|Add18C|Carry\(16) $ (!\Mul|Add18B|Result\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add18C|ALT_INV_Carry\(16),
	datad => \Mul|Add18B|ALT_INV_Result\(16),
	dataf => \Mul|Add10B|ALT_INV_Result\(8),
	combout => \Mul|Add18C|Result\(16));

-- Location: LABCELL_X104_Y44_N36
\Mul|Add26A|Carry[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(24) = ( \Mul|FPP4|BPP20|PartialProduct~combout\ & ( \Mul|FPP5|BPP18|PartialProduct~combout\ & ( (\Mul|FPP5|BPP19|PartialProduct~combout\) # (\Mul|FPP4|BPP21|PartialProduct~combout\) ) ) ) # ( !\Mul|FPP4|BPP20|PartialProduct~combout\ & ( 
-- \Mul|FPP5|BPP18|PartialProduct~combout\ & ( (!\Mul|FPP4|BPP21|PartialProduct~combout\ & (\Mul|FPP5|BPP19|PartialProduct~combout\ & \Mul|Add26A|Carry\(22))) # (\Mul|FPP4|BPP21|PartialProduct~combout\ & ((\Mul|Add26A|Carry\(22)) # 
-- (\Mul|FPP5|BPP19|PartialProduct~combout\))) ) ) ) # ( \Mul|FPP4|BPP20|PartialProduct~combout\ & ( !\Mul|FPP5|BPP18|PartialProduct~combout\ & ( (!\Mul|FPP4|BPP21|PartialProduct~combout\ & (\Mul|FPP5|BPP19|PartialProduct~combout\ & \Mul|Add26A|Carry\(22))) 
-- # (\Mul|FPP4|BPP21|PartialProduct~combout\ & ((\Mul|Add26A|Carry\(22)) # (\Mul|FPP5|BPP19|PartialProduct~combout\))) ) ) ) # ( !\Mul|FPP4|BPP20|PartialProduct~combout\ & ( !\Mul|FPP5|BPP18|PartialProduct~combout\ & ( 
-- (\Mul|FPP4|BPP21|PartialProduct~combout\ & \Mul|FPP5|BPP19|PartialProduct~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000101110001011100010111000101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP21|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP19|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add26A|ALT_INV_Carry\(22),
	datae => \Mul|FPP4|BPP20|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP5|BPP18|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry\(24));

-- Location: LABCELL_X106_Y46_N21
\Mul|FPP4|BPP22|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP22|PartialProduct~combout\ = ( \Registers_ALU[21]~input_o\ & ( (!\Registers_ALU[39]~input_o\ & (\Registers_ALU[40]~input_o\ & (!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[22]~input_o\)))) # (\Registers_ALU[39]~input_o\ & 
-- ((!\Registers_ALU[41]~input_o\ $ (!\Registers_ALU[22]~input_o\)) # (\Registers_ALU[40]~input_o\))) ) ) # ( !\Registers_ALU[21]~input_o\ & ( !\Registers_ALU[41]~input_o\ $ (((!\Registers_ALU[22]~input_o\) # (!\Registers_ALU[39]~input_o\ $ 
-- (\Registers_ALU[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101101001000011110110100100010111011100010001011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[39]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \ALT_INV_Registers_ALU[22]~input_o\,
	dataf => \ALT_INV_Registers_ALU[21]~input_o\,
	combout => \Mul|FPP4|BPP22|PartialProduct~combout\);

-- Location: MLABCELL_X101_Y46_N18
\Mul|FPP5|BPP20|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP20|PartialProduct~combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & ((!\Registers_ALU[19]~input_o\))) # (\Registers_ALU[42]~input_o\ & (!\Registers_ALU[20]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[20]~input_o\) # ((\Registers_ALU[42]~input_o\)))) ) ) # ( !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[41]~input_o\ & (\Registers_ALU[20]~input_o\ & ((\Registers_ALU[42]~input_o\)))) # 
-- (\Registers_ALU[41]~input_o\ & ((!\Registers_ALU[42]~input_o\ & (\Registers_ALU[20]~input_o\)) # (\Registers_ALU[42]~input_o\ & ((\Registers_ALU[19]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000111000100010100011111100010101110111110001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[20]~input_o\,
	datab => \ALT_INV_Registers_ALU[41]~input_o\,
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	datad => \ALT_INV_Registers_ALU[42]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP5|BPP20|PartialProduct~combout\);

-- Location: LABCELL_X102_Y44_N30
\Mul|Add26A|Carry~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~8_combout\ = !\Mul|FPP4|BPP22|PartialProduct~combout\ $ (!\Mul|FPP5|BPP20|PartialProduct~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP22|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP20|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add26A|Carry~8_combout\);

-- Location: LABCELL_X99_Y44_N45
\Mul|FPP6|BPP18|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP18|PartialProduct~combout\ = ( \Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[45]~input_o\ $ ((!\Registers_ALU[18]~input_o\)))) # (\Registers_ALU[43]~input_o\ & (((\Registers_ALU[17]~input_o\)) # 
-- (\Registers_ALU[45]~input_o\))) ) ) # ( !\Registers_ALU[44]~input_o\ & ( (!\Registers_ALU[43]~input_o\ & (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[17]~input_o\)))) # (\Registers_ALU[43]~input_o\ & (!\Registers_ALU[45]~input_o\ $ 
-- ((!\Registers_ALU[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010010010101100001001001011001011110110101100101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[18]~input_o\,
	datad => \ALT_INV_Registers_ALU[17]~input_o\,
	dataf => \ALT_INV_Registers_ALU[44]~input_o\,
	combout => \Mul|FPP6|BPP18|PartialProduct~combout\);

-- Location: LABCELL_X99_Y44_N24
\Mul|FPP7|BPP16|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP16|PartialProduct~combout\ = ( \Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & ((!\Registers_ALU[47]~input_o\ $ (!\Registers_ALU[16]~input_o\)))) # (\Registers_ALU[46]~input_o\ & (((\Registers_ALU[47]~input_o\)) # 
-- (\Registers_ALU[15]~input_o\))) ) ) # ( !\Registers_ALU[45]~input_o\ & ( (!\Registers_ALU[46]~input_o\ & (!\Registers_ALU[15]~input_o\ & (\Registers_ALU[47]~input_o\))) # (\Registers_ALU[46]~input_o\ & ((!\Registers_ALU[47]~input_o\ $ 
-- (!\Registers_ALU[16]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100111000000010110011100000011111110100110001111111010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[15]~input_o\,
	datab => \ALT_INV_Registers_ALU[46]~input_o\,
	datac => \ALT_INV_Registers_ALU[47]~input_o\,
	datad => \ALT_INV_Registers_ALU[16]~input_o\,
	dataf => \ALT_INV_Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP16|PartialProduct~combout\);

-- Location: LABCELL_X99_Y44_N33
\Mul|Add22|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Result\(20) = ( \Mul|FPP7|BPP16|PartialProduct~combout\ & ( !\Mul|FPP6|BPP18|PartialProduct~combout\ $ (((!\Mul|Add22|Carry\(19) & (\Mul|FPP6|BPP17|PartialProduct~combout\ & \Mul|FPP7|BPP15|PartialProduct~combout\)) # (\Mul|Add22|Carry\(19) & 
-- ((\Mul|FPP7|BPP15|PartialProduct~combout\) # (\Mul|FPP6|BPP17|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP7|BPP16|PartialProduct~combout\ & ( !\Mul|FPP6|BPP18|PartialProduct~combout\ $ (((!\Mul|Add22|Carry\(19) & 
-- ((!\Mul|FPP6|BPP17|PartialProduct~combout\) # (!\Mul|FPP7|BPP15|PartialProduct~combout\))) # (\Mul|Add22|Carry\(19) & (!\Mul|FPP6|BPP17|PartialProduct~combout\ & !\Mul|FPP7|BPP15|PartialProduct~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001111000000111100111100011100001100001111110000110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|ALT_INV_Carry\(19),
	datab => \Mul|FPP6|BPP17|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP6|BPP18|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP7|BPP15|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP7|BPP16|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Result\(20));

-- Location: LABCELL_X102_Y44_N24
\Mul|Add26B|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Result\(24) = ( \Mul|Add22|Result\(20) & ( \Mul|Add26B|Carry\(23) & ( !\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\ $ (((!\Mul|Add26A|Result\(23) & !\Mul|Add22|Result\(19))))) ) ) ) # ( !\Mul|Add22|Result\(20) & ( 
-- \Mul|Add26B|Carry\(23) & ( !\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\ $ (((\Mul|Add22|Result\(19)) # (\Mul|Add26A|Result\(23))))) ) ) ) # ( \Mul|Add22|Result\(20) & ( !\Mul|Add26B|Carry\(23) & ( !\Mul|Add26A|Carry\(24) $ 
-- (!\Mul|Add26A|Carry~8_combout\ $ (((!\Mul|Add26A|Result\(23)) # (!\Mul|Add22|Result\(19))))) ) ) ) # ( !\Mul|Add22|Result\(20) & ( !\Mul|Add26B|Carry\(23) & ( !\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\ $ (((\Mul|Add26A|Result\(23) & 
-- \Mul|Add22|Result\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001111000010001111001111000100001111000011101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(23),
	datab => \Mul|Add22|ALT_INV_Result\(19),
	datac => \Mul|Add26A|ALT_INV_Carry\(24),
	datad => \Mul|Add26A|ALT_INV_Carry~8_combout\,
	datae => \Mul|Add22|ALT_INV_Result\(20),
	dataf => \Mul|Add26B|ALT_INV_Carry\(23),
	combout => \Mul|Add26B|Result\(24));

-- Location: LABCELL_X102_Y44_N36
\Mul|Add32C|Carry[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry\(30) = ( \Mul|Add32C|Carry\(28) & ( (!\Mul|Add32B|Result\(29) & (\Mul|Add32B|Result\(28) & (\Mul|Add26B|Result\(22) & \Mul|Add26B|Result\(23)))) # (\Mul|Add32B|Result\(29) & (((\Mul|Add32B|Result\(28) & \Mul|Add26B|Result\(22))) # 
-- (\Mul|Add26B|Result\(23)))) ) ) # ( !\Mul|Add32C|Carry\(28) & ( (!\Mul|Add32B|Result\(29) & (\Mul|Add26B|Result\(23) & ((\Mul|Add26B|Result\(22)) # (\Mul|Add32B|Result\(28))))) # (\Mul|Add32B|Result\(29) & (((\Mul|Add26B|Result\(23)) # 
-- (\Mul|Add26B|Result\(22))) # (\Mul|Add32B|Result\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101111111000100110111111100000001001101110000000100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(28),
	datab => \Mul|Add32B|ALT_INV_Result\(29),
	datac => \Mul|Add26B|ALT_INV_Result\(22),
	datad => \Mul|Add26B|ALT_INV_Result\(23),
	dataf => \Mul|Add32C|ALT_INV_Carry\(28),
	combout => \Mul|Add32C|Carry\(30));

-- Location: LABCELL_X106_Y44_N12
\Mul|FPP2|BPP26|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP26|PartialProduct~combout\ = ( \Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[36]~input_o\ & (!\Registers_ALU[25]~input_o\)) # (\Registers_ALU[36]~input_o\ & ((!\Registers_ALU[26]~input_o\))))) # 
-- (\Registers_ALU[35]~input_o\ & (((!\Registers_ALU[26]~input_o\) # (\Registers_ALU[36]~input_o\)))) ) ) # ( !\Registers_ALU[37]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (((\Registers_ALU[36]~input_o\ & \Registers_ALU[26]~input_o\)))) # 
-- (\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[36]~input_o\ & ((\Registers_ALU[26]~input_o\))) # (\Registers_ALU[36]~input_o\ & (\Registers_ALU[25]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100111101000000010011110110111111100000111011111110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[25]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[36]~input_o\,
	datad => \ALT_INV_Registers_ALU[26]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP26|PartialProduct~combout\);

-- Location: LABCELL_X108_Y44_N45
\Mul|FPP3|BPP24|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP24|PartialProduct~combout\ = ( \Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\ & (!\Registers_ALU[23]~input_o\)) # (\Registers_ALU[37]~input_o\ & ((!\Registers_ALU[24]~input_o\))))) # 
-- (\Registers_ALU[38]~input_o\ & (((!\Registers_ALU[24]~input_o\) # (\Registers_ALU[37]~input_o\)))) ) ) # ( !\Registers_ALU[39]~input_o\ & ( (!\Registers_ALU[38]~input_o\ & (((\Registers_ALU[24]~input_o\ & \Registers_ALU[37]~input_o\)))) # 
-- (\Registers_ALU[38]~input_o\ & ((!\Registers_ALU[37]~input_o\ & ((\Registers_ALU[24]~input_o\))) # (\Registers_ALU[37]~input_o\ & (\Registers_ALU[23]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110101000000110011010110101100110011111010110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[23]~input_o\,
	datab => \ALT_INV_Registers_ALU[24]~input_o\,
	datac => \ALT_INV_Registers_ALU[38]~input_o\,
	datad => \ALT_INV_Registers_ALU[37]~input_o\,
	dataf => \ALT_INV_Registers_ALU[39]~input_o\,
	combout => \Mul|FPP3|BPP24|PartialProduct~combout\);

-- Location: LABCELL_X107_Y44_N27
\Mul|Add30|Carry~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~12_combout\ = ( \Mul|FPP3|BPP24|PartialProduct~combout\ & ( !\Mul|FPP2|BPP26|PartialProduct~combout\ ) ) # ( !\Mul|FPP3|BPP24|PartialProduct~combout\ & ( \Mul|FPP2|BPP26|PartialProduct~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP26|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP3|BPP24|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add30|Carry~12_combout\);

-- Location: LABCELL_X107_Y44_N6
\Mul|Add30|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Result\(28) = ( \Mul|FPP3|BPP22|PartialProduct~combout\ & ( \Mul|Add30|Carry\(26) & ( !\Mul|Add30|Carry~12_combout\ $ (((!\Mul|FPP3|BPP23|PartialProduct~combout\ & !\Mul|FPP2|BPP25|PartialProduct~combout\))) ) ) ) # ( 
-- !\Mul|FPP3|BPP22|PartialProduct~combout\ & ( \Mul|Add30|Carry\(26) & ( !\Mul|Add30|Carry~12_combout\ $ (((!\Mul|FPP3|BPP23|PartialProduct~combout\ & ((!\Mul|FPP2|BPP24|PartialProduct~combout\) # (!\Mul|FPP2|BPP25|PartialProduct~combout\))) # 
-- (\Mul|FPP3|BPP23|PartialProduct~combout\ & (!\Mul|FPP2|BPP24|PartialProduct~combout\ & !\Mul|FPP2|BPP25|PartialProduct~combout\)))) ) ) ) # ( \Mul|FPP3|BPP22|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(26) & ( !\Mul|Add30|Carry~12_combout\ $ 
-- (((!\Mul|FPP3|BPP23|PartialProduct~combout\ & ((!\Mul|FPP2|BPP24|PartialProduct~combout\) # (!\Mul|FPP2|BPP25|PartialProduct~combout\))) # (\Mul|FPP3|BPP23|PartialProduct~combout\ & (!\Mul|FPP2|BPP24|PartialProduct~combout\ & 
-- !\Mul|FPP2|BPP25|PartialProduct~combout\)))) ) ) ) # ( !\Mul|FPP3|BPP22|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(26) & ( !\Mul|Add30|Carry~12_combout\ $ (((!\Mul|FPP3|BPP23|PartialProduct~combout\) # (!\Mul|FPP2|BPP25|PartialProduct~combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000111100111100000011110011110000101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP23|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP24|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add30|ALT_INV_Carry~12_combout\,
	datad => \Mul|FPP2|BPP25|ALT_INV_PartialProduct~combout\,
	datae => \Mul|FPP3|BPP22|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry\(26),
	combout => \Mul|Add30|Result\(28));

-- Location: LABCELL_X107_Y44_N57
\Mul|Add32B|Carry[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry\(30) = ( \Mul|Add30|Result\(27) & ( ((!\Mul|Add30|Result\(26) & (\Mul|Add32A|Result\(28) & \Mul|Add32B|Carry\(28))) # (\Mul|Add30|Result\(26) & ((\Mul|Add32B|Carry\(28)) # (\Mul|Add32A|Result\(28))))) # (\Mul|Add32A|Result\(29)) ) ) # ( 
-- !\Mul|Add30|Result\(27) & ( (\Mul|Add32A|Result\(29) & ((!\Mul|Add30|Result\(26) & (\Mul|Add32A|Result\(28) & \Mul|Add32B|Carry\(28))) # (\Mul|Add30|Result\(26) & ((\Mul|Add32B|Carry\(28)) # (\Mul|Add32A|Result\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100010111111111110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|ALT_INV_Result\(26),
	datab => \Mul|Add32A|ALT_INV_Result\(28),
	datac => \Mul|Add32B|ALT_INV_Carry\(28),
	datad => \Mul|Add32A|ALT_INV_Result\(29),
	dataf => \Mul|Add30|ALT_INV_Result\(27),
	combout => \Mul|Add32B|Carry\(30));

-- Location: LABCELL_X104_Y44_N33
\Mul|FPP1|BPP28|PartialProduct\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP28|PartialProduct~combout\ = ( \Registers_ALU[34]~input_o\ & ( \Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[28]~input_o\) # (\Registers_ALU[33]~input_o\) ) ) ) # ( !\Registers_ALU[34]~input_o\ & ( \Registers_ALU[35]~input_o\ & ( 
-- (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[27]~input_o\))) # (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[28]~input_o\)) ) ) ) # ( \Registers_ALU[34]~input_o\ & ( !\Registers_ALU[35]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & 
-- (\Registers_ALU[28]~input_o\)) # (\Registers_ALU[33]~input_o\ & ((\Registers_ALU[27]~input_o\))) ) ) ) # ( !\Registers_ALU[34]~input_o\ & ( !\Registers_ALU[35]~input_o\ & ( (\Registers_ALU[33]~input_o\ & \Registers_ALU[28]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001000100111011111101110010001001101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[28]~input_o\,
	datad => \ALT_INV_Registers_ALU[27]~input_o\,
	datae => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_Registers_ALU[35]~input_o\,
	combout => \Mul|FPP1|BPP28|PartialProduct~combout\);

-- Location: LABCELL_X106_Y44_N24
\Mul|FPP0|BPP30|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP30|PartialProduct~0_combout\ = ( \Registers_ALU[32]~input_o\ & ( !\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[30]~input_o\) ) ) # ( !\Registers_ALU[32]~input_o\ & ( (\Registers_ALU[33]~input_o\ & !\Registers_ALU[29]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[33]~input_o\,
	datac => \ALT_INV_Registers_ALU[29]~input_o\,
	datad => \ALT_INV_Registers_ALU[30]~input_o\,
	dataf => \ALT_INV_Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP30|PartialProduct~0_combout\);

-- Location: LABCELL_X107_Y44_N12
\Mul|Add32A|Result[30]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[30]~0_combout\ = ( \Mul|FPP0|BPP30|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP28|PartialProduct~combout\ $ (((!\Mul|FPP0|BPP29|PartialProduct~0_combout\ & (\Mul|FPP1|BPP27|PartialProduct~combout\ & !\Mul|Add32A|Carry\(29))) # 
-- (\Mul|FPP0|BPP29|PartialProduct~0_combout\ & ((!\Mul|Add32A|Carry\(29)) # (\Mul|FPP1|BPP27|PartialProduct~combout\))))) ) ) # ( !\Mul|FPP0|BPP30|PartialProduct~0_combout\ & ( !\Mul|FPP1|BPP28|PartialProduct~combout\ $ 
-- (((!\Mul|FPP0|BPP29|PartialProduct~0_combout\ & ((!\Mul|FPP1|BPP27|PartialProduct~combout\) # (\Mul|Add32A|Carry\(29)))) # (\Mul|FPP0|BPP29|PartialProduct~0_combout\ & (!\Mul|FPP1|BPP27|PartialProduct~combout\ & \Mul|Add32A|Carry\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100000011110011110000001111010000111111000011000011111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP29|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP27|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP1|BPP28|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add32A|ALT_INV_Carry\(29),
	dataf => \Mul|FPP0|BPP30|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[30]~0_combout\);

-- Location: LABCELL_X107_Y44_N45
\Mul|Add32B|Result[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(30) = ( \Mul|Add32A|Result[30]~0_combout\ & ( !\Mul|Add30|Result\(28) $ (\Mul|Add32B|Carry\(30)) ) ) # ( !\Mul|Add32A|Result[30]~0_combout\ & ( !\Mul|Add30|Result\(28) $ (!\Mul|Add32B|Carry\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add30|ALT_INV_Result\(28),
	datad => \Mul|Add32B|ALT_INV_Carry\(30),
	dataf => \Mul|Add32A|ALT_INV_Result[30]~0_combout\,
	combout => \Mul|Add32B|Result\(30));

-- Location: LABCELL_X102_Y44_N42
\Mul|Add32D|Carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry~5_combout\ = ( \Mul|Add32B|Result\(30) & ( !\Mul|Add18C|Result\(16) $ (!\Mul|Add26B|Result\(24) $ (!\Mul|Add32C|Carry\(30))) ) ) # ( !\Mul|Add32B|Result\(30) & ( !\Mul|Add18C|Result\(16) $ (!\Mul|Add26B|Result\(24) $ 
-- (\Mul|Add32C|Carry\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18C|ALT_INV_Result\(16),
	datac => \Mul|Add26B|ALT_INV_Result\(24),
	datad => \Mul|Add32C|ALT_INV_Carry\(30),
	dataf => \Mul|Add32B|ALT_INV_Result\(30),
	combout => \Mul|Add32D|Carry~5_combout\);

-- Location: LABCELL_X38_Y44_N21
\LS|D30~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D30~feeder_combout\ = ( LSRDataIn(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(30),
	combout => \LS|D30~feeder_combout\);

-- Location: FF_X38_Y44_N23
\LS|D30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D30~feeder_combout\,
	asdata => \LS|D29~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D30~q\);

-- Location: LABCELL_X39_Y44_N9
\ALU_Registers[30]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]~23_combout\ = ( !\LS|D30~q\ & ( (!\LSR|D30~q\ & !\ASR|D30~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \LSR|ALT_INV_D30~q\,
	datad => \ASR|ALT_INV_D30~q\,
	dataf => \LS|ALT_INV_D30~q\,
	combout => \ALU_Registers[30]~23_combout\);

-- Location: LABCELL_X39_Y44_N54
\ALU_Registers[30]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]~24_combout\ = ( \Control_ALU[23]~input_o\ & ( \ALU_Registers[30]~23_combout\ & ( (\Control_ALU[31]~input_o\ & (!\Mul|Add32D|Carry\(30) $ (!\Mul|Add32D|Carry~5_combout\))) ) ) ) # ( !\Control_ALU[23]~input_o\ & ( 
-- \ALU_Registers[30]~23_combout\ & ( (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[30]~33_combout\)))) # (\Control_ALU[31]~input_o\ & (!\Mul|Add32D|Carry\(30) $ (((!\Mul|Add32D|Carry~5_combout\))))) ) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- !\ALU_Registers[30]~23_combout\ & ( (!\Control_ALU[31]~input_o\) # (!\Mul|Add32D|Carry\(30) $ (!\Mul|Add32D|Carry~5_combout\)) ) ) ) # ( !\Control_ALU[23]~input_o\ & ( !\ALU_Registers[30]~23_combout\ & ( (!\Control_ALU[31]~input_o\ & 
-- (((\ALU_Registers[30]~33_combout\)))) # (\Control_ALU[31]~input_o\ & (!\Mul|Add32D|Carry\(30) $ (((!\Mul|Add32D|Carry~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101011010111111110101101000110011010110100000000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Carry\(30),
	datab => \ALT_INV_ALU_Registers[30]~33_combout\,
	datac => \Mul|Add32D|ALT_INV_Carry~5_combout\,
	datad => \ALT_INV_Control_ALU[31]~input_o\,
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \ALT_INV_ALU_Registers[30]~23_combout\,
	combout => \ALU_Registers[30]~24_combout\);

-- Location: LABCELL_X39_Y44_N27
\ALU_Registers[30]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[30]~24_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[30]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[30]~24_combout\,
	datad => \ALT_INV_ALU_Registers[30]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[30]$latch~combout\);

-- Location: LABCELL_X107_Y44_N15
\Mul|Add32A|Carry[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry\(31) = ( \Mul|FPP1|BPP28|PartialProduct~combout\ & ( ((!\Mul|FPP0|BPP29|PartialProduct~0_combout\ & (\Mul|FPP1|BPP27|PartialProduct~combout\ & !\Mul|Add32A|Carry\(29))) # (\Mul|FPP0|BPP29|PartialProduct~0_combout\ & 
-- ((!\Mul|Add32A|Carry\(29)) # (\Mul|FPP1|BPP27|PartialProduct~combout\)))) # (\Mul|FPP0|BPP30|PartialProduct~0_combout\) ) ) # ( !\Mul|FPP1|BPP28|PartialProduct~combout\ & ( (\Mul|FPP0|BPP30|PartialProduct~0_combout\ & 
-- ((!\Mul|FPP0|BPP29|PartialProduct~0_combout\ & (\Mul|FPP1|BPP27|PartialProduct~combout\ & !\Mul|Add32A|Carry\(29))) # (\Mul|FPP0|BPP29|PartialProduct~0_combout\ & ((!\Mul|Add32A|Carry\(29)) # (\Mul|FPP1|BPP27|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000001000001110000000101111111000111110111111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP29|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP27|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP0|BPP30|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|Add32A|ALT_INV_Carry\(29),
	dataf => \Mul|FPP1|BPP28|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add32A|Carry\(31));

-- Location: LABCELL_X102_Y44_N12
\Mul|Add26B|Carry[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry\(25) = ( \Mul|Add22|Result\(20) & ( \Mul|Add26B|Carry\(23) & ( ((!\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\)) # (\Mul|Add22|Result\(19))) # (\Mul|Add26A|Result\(23)) ) ) ) # ( !\Mul|Add22|Result\(20) & ( 
-- \Mul|Add26B|Carry\(23) & ( (!\Mul|Add26A|Result\(23) & (\Mul|Add22|Result\(19) & (!\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\)))) # (\Mul|Add26A|Result\(23) & ((!\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\)))) ) ) ) # ( 
-- \Mul|Add22|Result\(20) & ( !\Mul|Add26B|Carry\(23) & ( (!\Mul|Add26A|Result\(23) & ((!\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\)))) # (\Mul|Add26A|Result\(23) & ((!\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\)) # 
-- (\Mul|Add22|Result\(19)))) ) ) ) # ( !\Mul|Add22|Result\(20) & ( !\Mul|Add26B|Carry\(23) & ( (\Mul|Add26A|Result\(23) & (\Mul|Add22|Result\(19) & (!\Mul|Add26A|Carry\(24) $ (!\Mul|Add26A|Carry~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000111111111000100000111011100000111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|ALT_INV_Result\(23),
	datab => \Mul|Add22|ALT_INV_Result\(19),
	datac => \Mul|Add26A|ALT_INV_Carry\(24),
	datad => \Mul|Add26A|ALT_INV_Carry~8_combout\,
	datae => \Mul|Add22|ALT_INV_Result\(20),
	dataf => \Mul|Add26B|ALT_INV_Carry\(23),
	combout => \Mul|Add26B|Carry\(25));

-- Location: LABCELL_X99_Y44_N30
\Mul|Add22|Carry[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry\(21) = ( \Mul|FPP7|BPP16|PartialProduct~combout\ & ( ((!\Mul|Add22|Carry\(19) & (\Mul|FPP6|BPP17|PartialProduct~combout\ & \Mul|FPP7|BPP15|PartialProduct~combout\)) # (\Mul|Add22|Carry\(19) & ((\Mul|FPP7|BPP15|PartialProduct~combout\) # 
-- (\Mul|FPP6|BPP17|PartialProduct~combout\)))) # (\Mul|FPP6|BPP18|PartialProduct~combout\) ) ) # ( !\Mul|FPP7|BPP16|PartialProduct~combout\ & ( (\Mul|FPP6|BPP18|PartialProduct~combout\ & ((!\Mul|Add22|Carry\(19) & (\Mul|FPP6|BPP17|PartialProduct~combout\ & 
-- \Mul|FPP7|BPP15|PartialProduct~combout\)) # (\Mul|Add22|Carry\(19) & ((\Mul|FPP7|BPP15|PartialProduct~combout\) # (\Mul|FPP6|BPP17|PartialProduct~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100010111111111110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|ALT_INV_Carry\(19),
	datab => \Mul|FPP6|BPP17|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP7|BPP15|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP6|BPP18|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|FPP7|BPP16|ALT_INV_PartialProduct~combout\,
	combout => \Mul|Add22|Carry\(21));

-- Location: LABCELL_X45_Y43_N54
\Mul|Add6|Carry[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add6|Carry\(5) = ( \Registers_ALU[0]~input_o\ & ( (!\Mul|FPP14|BPP2|PartialProduct~combout\ & (\Mul|Add6|Carry~0_combout\ & (!\Registers_ALU[62]~input_o\ $ (!\Registers_ALU[61]~input_o\)))) # (\Mul|FPP14|BPP2|PartialProduct~combout\ & 
-- ((!\Registers_ALU[62]~input_o\ $ (!\Registers_ALU[61]~input_o\)) # (\Mul|Add6|Carry~0_combout\))) ) ) # ( !\Registers_ALU[0]~input_o\ & ( (\Mul|FPP14|BPP2|PartialProduct~combout\ & \Mul|Add6|Carry~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010111011100010001011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP14|BPP2|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add6|ALT_INV_Carry~0_combout\,
	datac => \ALT_INV_Registers_ALU[62]~input_o\,
	datad => \ALT_INV_Registers_ALU[61]~input_o\,
	dataf => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \Mul|Add6|Carry\(5));

-- Location: LABCELL_X47_Y45_N51
\Mul|Add32D|Result[31]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~8_combout\ = ( \Mul|Add6|Carry\(5) & ( (!\Registers_ALU[32]~input_o\ & (((!\Registers_ALU[30]~input_o\) # (!\Registers_ALU[33]~input_o\)))) # (\Registers_ALU[32]~input_o\ & (!\Registers_ALU[31]~input_o\)) ) ) # ( 
-- !\Mul|Add6|Carry\(5) & ( (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[30]~input_o\ & \Registers_ALU[33]~input_o\)))) # (\Registers_ALU[32]~input_o\ & (\Registers_ALU[31]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111101110111000101110111011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[31]~input_o\,
	datab => \ALT_INV_Registers_ALU[32]~input_o\,
	datac => \ALT_INV_Registers_ALU[30]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \Mul|Add6|ALT_INV_Carry\(5),
	combout => \Mul|Add32D|Result[31]~8_combout\);

-- Location: LABCELL_X47_Y45_N30
\Mul|FPP14|BPP3|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP14|BPP3|PartialProduct~0_combout\ = ( \Registers_ALU[2]~input_o\ & ( (!\Registers_ALU[59]~input_o\ & ((!\Registers_ALU[60]~input_o\ & ((\Registers_ALU[61]~input_o\))) # (\Registers_ALU[60]~input_o\ & (\Registers_ALU[3]~input_o\)))) # 
-- (\Registers_ALU[59]~input_o\ & ((!\Registers_ALU[60]~input_o\ & (\Registers_ALU[3]~input_o\)) # (\Registers_ALU[60]~input_o\ & ((!\Registers_ALU[61]~input_o\))))) ) ) # ( !\Registers_ALU[2]~input_o\ & ( (\Registers_ALU[3]~input_o\ & 
-- (!\Registers_ALU[59]~input_o\ $ (!\Registers_ALU[60]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000010111100011100001011110001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[59]~input_o\,
	datab => \ALT_INV_Registers_ALU[60]~input_o\,
	datac => \ALT_INV_Registers_ALU[3]~input_o\,
	datad => \ALT_INV_Registers_ALU[61]~input_o\,
	dataf => \ALT_INV_Registers_ALU[2]~input_o\,
	combout => \Mul|FPP14|BPP3|PartialProduct~0_combout\);

-- Location: MLABCELL_X36_Y49_N42
\Mul|Add32D|Result[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~1_combout\ = ( \Registers_ALU[49]~input_o\ & ( !\Registers_ALU[51]~input_o\ $ (!\Registers_ALU[47]~input_o\ $ (!\Registers_ALU[45]~input_o\)) ) ) # ( !\Registers_ALU[49]~input_o\ & ( !\Registers_ALU[51]~input_o\ $ 
-- (!\Registers_ALU[47]~input_o\ $ (\Registers_ALU[45]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[51]~input_o\,
	datac => \ALT_INV_Registers_ALU[47]~input_o\,
	datad => \ALT_INV_Registers_ALU[45]~input_o\,
	dataf => \ALT_INV_Registers_ALU[49]~input_o\,
	combout => \Mul|Add32D|Result[31]~1_combout\);

-- Location: LABCELL_X50_Y45_N48
\Mul|Add32D|Result[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~2_combout\ = ( \Registers_ALU[55]~input_o\ & ( \Registers_ALU[54]~input_o\ & ( !\Mul|Add32D|Result[31]~1_combout\ $ (((\Registers_ALU[9]~input_o\) # (\Registers_ALU[53]~input_o\))) ) ) ) # ( !\Registers_ALU[55]~input_o\ & ( 
-- \Registers_ALU[54]~input_o\ & ( !\Mul|Add32D|Result[31]~1_combout\ $ (((!\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[9]~input_o\))) # (\Registers_ALU[53]~input_o\ & (\Registers_ALU[8]~input_o\)))) ) ) ) # ( \Registers_ALU[55]~input_o\ & ( 
-- !\Registers_ALU[54]~input_o\ & ( !\Mul|Add32D|Result[31]~1_combout\ $ (((!\Registers_ALU[53]~input_o\ & (\Registers_ALU[8]~input_o\)) # (\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[9]~input_o\))))) ) ) ) # ( !\Registers_ALU[55]~input_o\ & ( 
-- !\Registers_ALU[54]~input_o\ & ( !\Mul|Add32D|Result[31]~1_combout\ $ (((!\Registers_ALU[53]~input_o\) # (\Registers_ALU[9]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111100001111011010000101101111000011100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[8]~input_o\,
	datab => \ALT_INV_Registers_ALU[53]~input_o\,
	datac => \Mul|Add32D|ALT_INV_Result[31]~1_combout\,
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	datae => \ALT_INV_Registers_ALU[55]~input_o\,
	dataf => \ALT_INV_Registers_ALU[54]~input_o\,
	combout => \Mul|Add32D|Result[31]~2_combout\);

-- Location: LABCELL_X44_Y43_N12
\Mul|FPP6|BPP19|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP19|PartialProduct~0_combout\ = ( \Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (\Registers_ALU[19]~input_o\)) # (\Registers_ALU[44]~input_o\ & (((!\Registers_ALU[45]~input_o\ & \Registers_ALU[18]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[43]~input_o\ & ( (!\Registers_ALU[44]~input_o\ & (((\Registers_ALU[45]~input_o\ & \Registers_ALU[18]~input_o\)))) # (\Registers_ALU[44]~input_o\ & (\Registers_ALU[19]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010011010101010000010111000101000001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[19]~input_o\,
	datab => \ALT_INV_Registers_ALU[45]~input_o\,
	datac => \ALT_INV_Registers_ALU[44]~input_o\,
	datad => \ALT_INV_Registers_ALU[18]~input_o\,
	dataf => \ALT_INV_Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP19|PartialProduct~0_combout\);

-- Location: MLABCELL_X53_Y45_N42
\Mul|FPP12|BPP7|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP7|PartialProduct~0_combout\ = ( \Registers_ALU[7]~input_o\ & ( \Registers_ALU[6]~input_o\ & ( (!\Registers_ALU[55]~input_o\ & ((\Registers_ALU[56]~input_o\) # (\Registers_ALU[57]~input_o\))) # (\Registers_ALU[55]~input_o\ & 
-- ((!\Registers_ALU[57]~input_o\) # (!\Registers_ALU[56]~input_o\))) ) ) ) # ( !\Registers_ALU[7]~input_o\ & ( \Registers_ALU[6]~input_o\ & ( (!\Registers_ALU[55]~input_o\ & (\Registers_ALU[57]~input_o\ & !\Registers_ALU[56]~input_o\)) # 
-- (\Registers_ALU[55]~input_o\ & (!\Registers_ALU[57]~input_o\ & \Registers_ALU[56]~input_o\)) ) ) ) # ( \Registers_ALU[7]~input_o\ & ( !\Registers_ALU[6]~input_o\ & ( !\Registers_ALU[55]~input_o\ $ (!\Registers_ALU[56]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000100100001001000111111001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[55]~input_o\,
	datab => \ALT_INV_Registers_ALU[57]~input_o\,
	datac => \ALT_INV_Registers_ALU[56]~input_o\,
	datae => \ALT_INV_Registers_ALU[7]~input_o\,
	dataf => \ALT_INV_Registers_ALU[6]~input_o\,
	combout => \Mul|FPP12|BPP7|PartialProduct~0_combout\);

-- Location: LABCELL_X42_Y45_N57
\Mul|FPP4|BPP23|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP23|PartialProduct~0_combout\ = ( \Registers_ALU[23]~input_o\ & ( (!\Registers_ALU[40]~input_o\ & (((\Registers_ALU[22]~input_o\ & \Registers_ALU[41]~input_o\)) # (\Registers_ALU[39]~input_o\))) # (\Registers_ALU[40]~input_o\ & 
-- ((!\Registers_ALU[39]~input_o\) # ((\Registers_ALU[22]~input_o\ & !\Registers_ALU[41]~input_o\)))) ) ) # ( !\Registers_ALU[23]~input_o\ & ( (\Registers_ALU[22]~input_o\ & ((!\Registers_ALU[40]~input_o\ & (!\Registers_ALU[39]~input_o\ & 
-- \Registers_ALU[41]~input_o\)) # (\Registers_ALU[40]~input_o\ & (\Registers_ALU[39]~input_o\ & !\Registers_ALU[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000000000000010100000000111101011111000011110101111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[22]~input_o\,
	datab => \ALT_INV_Registers_ALU[40]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_Registers_ALU[41]~input_o\,
	dataf => \ALT_INV_Registers_ALU[23]~input_o\,
	combout => \Mul|FPP4|BPP23|PartialProduct~0_combout\);

-- Location: LABCELL_X45_Y43_N18
\Mul|FPP3|BPP25|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP25|PartialProduct~0_combout\ = ( \Registers_ALU[38]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[25]~input_o\)) # (\Registers_ALU[37]~input_o\ & (((!\Registers_ALU[39]~input_o\ & \Registers_ALU[24]~input_o\)))) ) ) # ( 
-- !\Registers_ALU[38]~input_o\ & ( (!\Registers_ALU[37]~input_o\ & (((\Registers_ALU[39]~input_o\ & \Registers_ALU[24]~input_o\)))) # (\Registers_ALU[37]~input_o\ & (\Registers_ALU[25]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101010100000101110000000101001101010101000001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[25]~input_o\,
	datab => \ALT_INV_Registers_ALU[39]~input_o\,
	datac => \ALT_INV_Registers_ALU[37]~input_o\,
	datad => \ALT_INV_Registers_ALU[24]~input_o\,
	datae => \ALT_INV_Registers_ALU[38]~input_o\,
	combout => \Mul|FPP3|BPP25|PartialProduct~0_combout\);

-- Location: LABCELL_X44_Y43_N42
\Mul|Add32D|Result[31]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~3_combout\ = ( \Mul|FPP4|BPP23|PartialProduct~0_combout\ & ( \Mul|FPP3|BPP25|PartialProduct~0_combout\ & ( !\Mul|Add32D|Result[31]~2_combout\ $ (!\Mul|FPP6|BPP19|PartialProduct~0_combout\ $ 
-- (\Mul|FPP12|BPP7|PartialProduct~0_combout\)) ) ) ) # ( !\Mul|FPP4|BPP23|PartialProduct~0_combout\ & ( \Mul|FPP3|BPP25|PartialProduct~0_combout\ & ( !\Mul|Add32D|Result[31]~2_combout\ $ (!\Mul|FPP6|BPP19|PartialProduct~0_combout\ $ 
-- (!\Mul|FPP12|BPP7|PartialProduct~0_combout\)) ) ) ) # ( \Mul|FPP4|BPP23|PartialProduct~0_combout\ & ( !\Mul|FPP3|BPP25|PartialProduct~0_combout\ & ( !\Mul|Add32D|Result[31]~2_combout\ $ (!\Mul|FPP6|BPP19|PartialProduct~0_combout\ $ 
-- (!\Mul|FPP12|BPP7|PartialProduct~0_combout\)) ) ) ) # ( !\Mul|FPP4|BPP23|PartialProduct~0_combout\ & ( !\Mul|FPP3|BPP25|PartialProduct~0_combout\ & ( !\Mul|Add32D|Result[31]~2_combout\ $ (!\Mul|FPP6|BPP19|PartialProduct~0_combout\ $ 
-- (\Mul|FPP12|BPP7|PartialProduct~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001100101101001011010010110100101100110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Result[31]~2_combout\,
	datab => \Mul|FPP6|BPP19|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP12|BPP7|ALT_INV_PartialProduct~0_combout\,
	datae => \Mul|FPP4|BPP23|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP3|BPP25|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32D|Result[31]~3_combout\);

-- Location: LABCELL_X45_Y43_N3
\Mul|Add32D|Result[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~5_combout\ = ( \Registers_ALU[37]~input_o\ & ( !\Registers_ALU[35]~input_o\ $ (!\Registers_ALU[39]~input_o\ $ (!\Registers_ALU[33]~input_o\)) ) ) # ( !\Registers_ALU[37]~input_o\ & ( !\Registers_ALU[35]~input_o\ $ 
-- (!\Registers_ALU[39]~input_o\ $ (\Registers_ALU[33]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[39]~input_o\,
	datad => \ALT_INV_Registers_ALU[33]~input_o\,
	dataf => \ALT_INV_Registers_ALU[37]~input_o\,
	combout => \Mul|Add32D|Result[31]~5_combout\);

-- Location: LABCELL_X44_Y43_N3
\Mul|Add32D|Result[31]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~6_combout\ = ( \Registers_ALU[20]~input_o\ & ( \Registers_ALU[42]~input_o\ & ( !\Mul|Add32D|Result[31]~5_combout\ $ (((!\Registers_ALU[21]~input_o\ $ (\Registers_ALU[43]~input_o\)) # (\Registers_ALU[41]~input_o\))) ) ) ) # ( 
-- !\Registers_ALU[20]~input_o\ & ( \Registers_ALU[42]~input_o\ & ( !\Registers_ALU[43]~input_o\ $ (!\Mul|Add32D|Result[31]~5_combout\ $ (((\Registers_ALU[41]~input_o\) # (\Registers_ALU[21]~input_o\)))) ) ) ) # ( \Registers_ALU[20]~input_o\ & ( 
-- !\Registers_ALU[42]~input_o\ & ( !\Mul|Add32D|Result[31]~5_combout\ $ (((!\Registers_ALU[41]~input_o\) # (!\Registers_ALU[21]~input_o\ $ (!\Registers_ALU[43]~input_o\)))) ) ) ) # ( !\Registers_ALU[20]~input_o\ & ( !\Registers_ALU[42]~input_o\ & ( 
-- !\Registers_ALU[43]~input_o\ $ (!\Mul|Add32D|Result[31]~5_combout\ $ (((!\Registers_ALU[21]~input_o\ & \Registers_ALU[41]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100111000110000010011111011001101100100100110110000010011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[21]~input_o\,
	datab => \ALT_INV_Registers_ALU[43]~input_o\,
	datac => \ALT_INV_Registers_ALU[41]~input_o\,
	datad => \Mul|Add32D|ALT_INV_Result[31]~5_combout\,
	datae => \ALT_INV_Registers_ALU[20]~input_o\,
	dataf => \ALT_INV_Registers_ALU[42]~input_o\,
	combout => \Mul|Add32D|Result[31]~6_combout\);

-- Location: LABCELL_X45_Y43_N6
\Mul|FPP1|BPP29|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP29|PartialProduct~0_combout\ = ( \Registers_ALU[28]~input_o\ & ( (!\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & (\Registers_ALU[35]~input_o\)) # (\Registers_ALU[34]~input_o\ & ((\Registers_ALU[29]~input_o\))))) # 
-- (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[34]~input_o\ & ((\Registers_ALU[29]~input_o\))) # (\Registers_ALU[34]~input_o\ & (!\Registers_ALU[35]~input_o\)))) ) ) # ( !\Registers_ALU[28]~input_o\ & ( (\Registers_ALU[29]~input_o\ & 
-- (!\Registers_ALU[33]~input_o\ $ (!\Registers_ALU[34]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000100111010011100010011101001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[33]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[29]~input_o\,
	datad => \ALT_INV_Registers_ALU[34]~input_o\,
	dataf => \ALT_INV_Registers_ALU[28]~input_o\,
	combout => \Mul|FPP1|BPP29|PartialProduct~0_combout\);

-- Location: IOIBUF_X48_Y0_N58
\Registers_ALU[63]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(63),
	o => \Registers_ALU[63]~input_o\);

-- Location: LABCELL_X45_Y43_N36
\Mul|FPP15|BPP1|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP15|BPP1|PartialProduct~0_combout\ = ( \Registers_ALU[0]~input_o\ & ( (!\Registers_ALU[62]~input_o\ & ((!\Registers_ALU[61]~input_o\ & (\Registers_ALU[63]~input_o\)) # (\Registers_ALU[61]~input_o\ & ((\Registers_ALU[1]~input_o\))))) # 
-- (\Registers_ALU[62]~input_o\ & ((!\Registers_ALU[61]~input_o\ & ((\Registers_ALU[1]~input_o\))) # (\Registers_ALU[61]~input_o\ & (!\Registers_ALU[63]~input_o\)))) ) ) # ( !\Registers_ALU[0]~input_o\ & ( (\Registers_ALU[1]~input_o\ & 
-- (!\Registers_ALU[62]~input_o\ $ (!\Registers_ALU[61]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000100100011111100010010001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[62]~input_o\,
	datab => \ALT_INV_Registers_ALU[63]~input_o\,
	datac => \ALT_INV_Registers_ALU[61]~input_o\,
	datad => \ALT_INV_Registers_ALU[1]~input_o\,
	dataf => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \Mul|FPP15|BPP1|PartialProduct~0_combout\);

-- Location: LABCELL_X45_Y43_N0
\Mul|FPP2|BPP27|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP27|PartialProduct~0_combout\ = ( \Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (((\Registers_ALU[27]~input_o\)))) # (\Registers_ALU[35]~input_o\ & (!\Registers_ALU[37]~input_o\ & (\Registers_ALU[26]~input_o\))) ) ) # ( 
-- !\Registers_ALU[36]~input_o\ & ( (!\Registers_ALU[35]~input_o\ & (\Registers_ALU[37]~input_o\ & (\Registers_ALU[26]~input_o\))) # (\Registers_ALU[35]~input_o\ & (((\Registers_ALU[27]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011100000010110011100000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[37]~input_o\,
	datab => \ALT_INV_Registers_ALU[35]~input_o\,
	datac => \ALT_INV_Registers_ALU[26]~input_o\,
	datad => \ALT_INV_Registers_ALU[27]~input_o\,
	dataf => \ALT_INV_Registers_ALU[36]~input_o\,
	combout => \Mul|FPP2|BPP27|PartialProduct~0_combout\);

-- Location: LABCELL_X45_Y43_N48
\Mul|Add32D|Result[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~4_combout\ = ( \Registers_ALU[61]~input_o\ & ( \Registers_ALU[59]~input_o\ & ( !\Registers_ALU[57]~input_o\ $ (((!\Registers_ALU[63]~input_o\) # ((!\Registers_ALU[0]~input_o\) # (\Registers_ALU[62]~input_o\)))) ) ) ) # ( 
-- !\Registers_ALU[61]~input_o\ & ( \Registers_ALU[59]~input_o\ & ( !\Registers_ALU[57]~input_o\ $ (((\Registers_ALU[63]~input_o\ & (\Registers_ALU[62]~input_o\ & \Registers_ALU[0]~input_o\)))) ) ) ) # ( \Registers_ALU[61]~input_o\ & ( 
-- !\Registers_ALU[59]~input_o\ & ( !\Registers_ALU[57]~input_o\ $ (((\Registers_ALU[63]~input_o\ & (!\Registers_ALU[62]~input_o\ & \Registers_ALU[0]~input_o\)))) ) ) ) # ( !\Registers_ALU[61]~input_o\ & ( !\Registers_ALU[59]~input_o\ & ( 
-- !\Registers_ALU[57]~input_o\ $ (((!\Registers_ALU[63]~input_o\) # ((!\Registers_ALU[62]~input_o\) # (!\Registers_ALU[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010110101010101001101010101010101010010101010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[57]~input_o\,
	datab => \ALT_INV_Registers_ALU[63]~input_o\,
	datac => \ALT_INV_Registers_ALU[62]~input_o\,
	datad => \ALT_INV_Registers_ALU[0]~input_o\,
	datae => \ALT_INV_Registers_ALU[61]~input_o\,
	dataf => \ALT_INV_Registers_ALU[59]~input_o\,
	combout => \Mul|Add32D|Result[31]~4_combout\);

-- Location: LABCELL_X45_Y43_N42
\Mul|Add32D|Result[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~7_combout\ = ( \Mul|Add32D|Result[31]~4_combout\ & ( !\Mul|Add32D|Result[31]~6_combout\ $ (!\Mul|FPP1|BPP29|PartialProduct~0_combout\ $ (!\Mul|FPP15|BPP1|PartialProduct~0_combout\ $ (\Mul|FPP2|BPP27|PartialProduct~0_combout\))) ) ) 
-- # ( !\Mul|Add32D|Result[31]~4_combout\ & ( !\Mul|Add32D|Result[31]~6_combout\ $ (!\Mul|FPP1|BPP29|PartialProduct~0_combout\ $ (!\Mul|FPP15|BPP1|PartialProduct~0_combout\ $ (!\Mul|FPP2|BPP27|PartialProduct~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Result[31]~6_combout\,
	datab => \Mul|FPP1|BPP29|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP15|BPP1|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP2|BPP27|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|Add32D|ALT_INV_Result[31]~4_combout\,
	combout => \Mul|Add32D|Result[31]~7_combout\);

-- Location: MLABCELL_X36_Y49_N48
\Mul|FPP9|BPP13|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP13|PartialProduct~0_combout\ = ( \Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[50]~input_o\ & ((!\Registers_ALU[49]~input_o\ & ((\Registers_ALU[12]~input_o\))) # (\Registers_ALU[49]~input_o\ & (\Registers_ALU[13]~input_o\)))) # 
-- (\Registers_ALU[50]~input_o\ & (\Registers_ALU[13]~input_o\ & (!\Registers_ALU[49]~input_o\))) ) ) # ( !\Registers_ALU[51]~input_o\ & ( (!\Registers_ALU[50]~input_o\ & (\Registers_ALU[13]~input_o\ & (\Registers_ALU[49]~input_o\))) # 
-- (\Registers_ALU[50]~input_o\ & ((!\Registers_ALU[49]~input_o\ & (\Registers_ALU[13]~input_o\)) # (\Registers_ALU[49]~input_o\ & ((\Registers_ALU[12]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011100010010101100100001001010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[50]~input_o\,
	datab => \ALT_INV_Registers_ALU[13]~input_o\,
	datac => \ALT_INV_Registers_ALU[49]~input_o\,
	datad => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => \ALT_INV_Registers_ALU[51]~input_o\,
	combout => \Mul|FPP9|BPP13|PartialProduct~0_combout\);

-- Location: LABCELL_X50_Y45_N33
\Mul|FPP10|BPP11|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP11|PartialProduct~0_combout\ = ( \Registers_ALU[10]~input_o\ & ( (!\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[52]~input_o\ & (\Registers_ALU[53]~input_o\)) # (\Registers_ALU[52]~input_o\ & ((\Registers_ALU[11]~input_o\))))) # 
-- (\Registers_ALU[51]~input_o\ & ((!\Registers_ALU[52]~input_o\ & ((\Registers_ALU[11]~input_o\))) # (\Registers_ALU[52]~input_o\ & (!\Registers_ALU[53]~input_o\)))) ) ) # ( !\Registers_ALU[10]~input_o\ & ( (\Registers_ALU[11]~input_o\ & 
-- (!\Registers_ALU[51]~input_o\ $ (!\Registers_ALU[52]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000100111010011100010011101001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[51]~input_o\,
	datab => \ALT_INV_Registers_ALU[53]~input_o\,
	datac => \ALT_INV_Registers_ALU[11]~input_o\,
	datad => \ALT_INV_Registers_ALU[52]~input_o\,
	dataf => \ALT_INV_Registers_ALU[10]~input_o\,
	combout => \Mul|FPP10|BPP11|PartialProduct~0_combout\);

-- Location: MLABCELL_X36_Y49_N3
\Mul|FPP8|BPP15|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP15|PartialProduct~0_combout\ = ( \Registers_ALU[47]~input_o\ & ( \Registers_ALU[15]~input_o\ & ( (!\Registers_ALU[48]~input_o\) # ((\Registers_ALU[14]~input_o\ & !\Registers_ALU[49]~input_o\)) ) ) ) # ( !\Registers_ALU[47]~input_o\ & ( 
-- \Registers_ALU[15]~input_o\ & ( ((\Registers_ALU[14]~input_o\ & \Registers_ALU[49]~input_o\)) # (\Registers_ALU[48]~input_o\) ) ) ) # ( \Registers_ALU[47]~input_o\ & ( !\Registers_ALU[15]~input_o\ & ( (\Registers_ALU[48]~input_o\ & 
-- (\Registers_ALU[14]~input_o\ & !\Registers_ALU[49]~input_o\)) ) ) ) # ( !\Registers_ALU[47]~input_o\ & ( !\Registers_ALU[15]~input_o\ & ( (!\Registers_ALU[48]~input_o\ & (\Registers_ALU[14]~input_o\ & \Registers_ALU[49]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000001010000000001010101010111111010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[48]~input_o\,
	datac => \ALT_INV_Registers_ALU[14]~input_o\,
	datad => \ALT_INV_Registers_ALU[49]~input_o\,
	datae => \ALT_INV_Registers_ALU[47]~input_o\,
	dataf => \ALT_INV_Registers_ALU[15]~input_o\,
	combout => \Mul|FPP8|BPP15|PartialProduct~0_combout\);

-- Location: MLABCELL_X36_Y49_N36
\Mul|FPP7|BPP17|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP17|PartialProduct~0_combout\ = ( \Registers_ALU[16]~input_o\ & ( (!\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[46]~input_o\ & ((\Registers_ALU[47]~input_o\))) # (\Registers_ALU[46]~input_o\ & (\Registers_ALU[17]~input_o\)))) # 
-- (\Registers_ALU[45]~input_o\ & ((!\Registers_ALU[46]~input_o\ & (\Registers_ALU[17]~input_o\)) # (\Registers_ALU[46]~input_o\ & ((!\Registers_ALU[47]~input_o\))))) ) ) # ( !\Registers_ALU[16]~input_o\ & ( (\Registers_ALU[17]~input_o\ & 
-- (!\Registers_ALU[45]~input_o\ $ (!\Registers_ALU[46]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001000011011011100100001101101110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[45]~input_o\,
	datab => \ALT_INV_Registers_ALU[17]~input_o\,
	datac => \ALT_INV_Registers_ALU[47]~input_o\,
	datad => \ALT_INV_Registers_ALU[46]~input_o\,
	dataf => \ALT_INV_Registers_ALU[16]~input_o\,
	combout => \Mul|FPP7|BPP17|PartialProduct~0_combout\);

-- Location: LABCELL_X98_Y45_N33
\Mul|FPP13|BPP5|PartialProduct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP5|PartialProduct~0_combout\ = ( \Registers_ALU[5]~input_o\ & ( \Registers_ALU[58]~input_o\ & ( (!\Registers_ALU[57]~input_o\) # ((!\Registers_ALU[59]~input_o\ & \Registers_ALU[4]~input_o\)) ) ) ) # ( !\Registers_ALU[5]~input_o\ & ( 
-- \Registers_ALU[58]~input_o\ & ( (!\Registers_ALU[59]~input_o\ & (\Registers_ALU[4]~input_o\ & \Registers_ALU[57]~input_o\)) ) ) ) # ( \Registers_ALU[5]~input_o\ & ( !\Registers_ALU[58]~input_o\ & ( ((\Registers_ALU[59]~input_o\ & 
-- \Registers_ALU[4]~input_o\)) # (\Registers_ALU[57]~input_o\) ) ) ) # ( !\Registers_ALU[5]~input_o\ & ( !\Registers_ALU[58]~input_o\ & ( (\Registers_ALU[59]~input_o\ & (\Registers_ALU[4]~input_o\ & !\Registers_ALU[57]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001011111111100000000000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[59]~input_o\,
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	datad => \ALT_INV_Registers_ALU[57]~input_o\,
	datae => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => \ALT_INV_Registers_ALU[58]~input_o\,
	combout => \Mul|FPP13|BPP5|PartialProduct~0_combout\);

-- Location: MLABCELL_X36_Y49_N6
\Mul|Add32D|Result[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~0_combout\ = ( \Mul|FPP13|BPP5|PartialProduct~0_combout\ & ( !\Mul|FPP9|BPP13|PartialProduct~0_combout\ $ (!\Mul|FPP10|BPP11|PartialProduct~0_combout\ $ (!\Mul|FPP8|BPP15|PartialProduct~0_combout\ $ 
-- (\Mul|FPP7|BPP17|PartialProduct~0_combout\))) ) ) # ( !\Mul|FPP13|BPP5|PartialProduct~0_combout\ & ( !\Mul|FPP9|BPP13|PartialProduct~0_combout\ $ (!\Mul|FPP10|BPP11|PartialProduct~0_combout\ $ (!\Mul|FPP8|BPP15|PartialProduct~0_combout\ $ 
-- (!\Mul|FPP7|BPP17|PartialProduct~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP9|BPP13|ALT_INV_PartialProduct~0_combout\,
	datab => \Mul|FPP10|BPP11|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|FPP8|BPP15|ALT_INV_PartialProduct~0_combout\,
	datad => \Mul|FPP7|BPP17|ALT_INV_PartialProduct~0_combout\,
	dataf => \Mul|FPP13|BPP5|ALT_INV_PartialProduct~0_combout\,
	combout => \Mul|Add32D|Result[31]~0_combout\);

-- Location: LABCELL_X47_Y45_N21
\Mul|Add32D|Result[31]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~9_combout\ = ( \Mul|Add32D|Result[31]~0_combout\ & ( !\Mul|Add32D|Result[31]~8_combout\ $ (!\Mul|FPP14|BPP3|PartialProduct~0_combout\ $ (!\Mul|Add32D|Result[31]~3_combout\ $ (\Mul|Add32D|Result[31]~7_combout\))) ) ) # ( 
-- !\Mul|Add32D|Result[31]~0_combout\ & ( !\Mul|Add32D|Result[31]~8_combout\ $ (!\Mul|FPP14|BPP3|PartialProduct~0_combout\ $ (!\Mul|Add32D|Result[31]~3_combout\ $ (!\Mul|Add32D|Result[31]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|ALT_INV_Result[31]~8_combout\,
	datab => \Mul|FPP14|BPP3|ALT_INV_PartialProduct~0_combout\,
	datac => \Mul|Add32D|ALT_INV_Result[31]~3_combout\,
	datad => \Mul|Add32D|ALT_INV_Result[31]~7_combout\,
	dataf => \Mul|Add32D|ALT_INV_Result[31]~0_combout\,
	combout => \Mul|Add32D|Result[31]~9_combout\);

-- Location: LABCELL_X50_Y45_N42
\Mul|Add32D|Result[31]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~10_combout\ = ( \Mul|Add6|Result\(4) & ( \Mul|Add10B|Carry\(8) & ( !\Mul|Add32D|Result[31]~9_combout\ $ (((!\Mul|FPP13|BPP4|PartialProduct~combout\ & (!\Mul|FPP12|BPP6|PartialProduct~combout\ & !\Mul|Add10A|Carry\(8))) # 
-- (\Mul|FPP13|BPP4|PartialProduct~combout\ & (\Mul|FPP12|BPP6|PartialProduct~combout\ & \Mul|Add10A|Carry\(8))))) ) ) ) # ( !\Mul|Add6|Result\(4) & ( \Mul|Add10B|Carry\(8) & ( !\Mul|Add32D|Result[31]~9_combout\ $ (((!\Mul|FPP13|BPP4|PartialProduct~combout\ 
-- & (\Mul|FPP12|BPP6|PartialProduct~combout\ & \Mul|Add10A|Carry\(8))) # (\Mul|FPP13|BPP4|PartialProduct~combout\ & ((\Mul|Add10A|Carry\(8)) # (\Mul|FPP12|BPP6|PartialProduct~combout\))))) ) ) ) # ( \Mul|Add6|Result\(4) & ( !\Mul|Add10B|Carry\(8) & ( 
-- !\Mul|Add32D|Result[31]~9_combout\ $ (((!\Mul|FPP13|BPP4|PartialProduct~combout\ & ((!\Mul|FPP12|BPP6|PartialProduct~combout\) # (!\Mul|Add10A|Carry\(8)))) # (\Mul|FPP13|BPP4|PartialProduct~combout\ & (!\Mul|FPP12|BPP6|PartialProduct~combout\ & 
-- !\Mul|Add10A|Carry\(8))))) ) ) ) # ( !\Mul|Add6|Result\(4) & ( !\Mul|Add10B|Carry\(8) & ( !\Mul|Add32D|Result[31]~9_combout\ $ (((!\Mul|FPP13|BPP4|PartialProduct~combout\ & (!\Mul|FPP12|BPP6|PartialProduct~combout\ & !\Mul|Add10A|Carry\(8))) # 
-- (\Mul|FPP13|BPP4|PartialProduct~combout\ & (\Mul|FPP12|BPP6|PartialProduct~combout\ & \Mul|Add10A|Carry\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111010000001000101111110100011101000000101110111111010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP13|BPP4|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP12|BPP6|ALT_INV_PartialProduct~combout\,
	datac => \Mul|Add10A|ALT_INV_Carry\(8),
	datad => \Mul|Add32D|ALT_INV_Result[31]~9_combout\,
	datae => \Mul|Add6|ALT_INV_Result\(4),
	dataf => \Mul|Add10B|ALT_INV_Carry\(8),
	combout => \Mul|Add32D|Result[31]~10_combout\);

-- Location: LABCELL_X50_Y45_N18
\Mul|Add32D|Result[31]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~11_combout\ = ( \Mul|Add32D|Result[31]~10_combout\ & ( (!\Mul|Add14|Carry\(12) & ((!\Mul|FPP11|BPP8|PartialProduct~combout\) # (!\Mul|FPP10|BPP10|PartialProduct~combout\))) # (\Mul|Add14|Carry\(12) & 
-- (!\Mul|FPP11|BPP8|PartialProduct~combout\ & !\Mul|FPP10|BPP10|PartialProduct~combout\)) ) ) # ( !\Mul|Add32D|Result[31]~10_combout\ & ( (!\Mul|Add14|Carry\(12) & (\Mul|FPP11|BPP8|PartialProduct~combout\ & \Mul|FPP10|BPP10|PartialProduct~combout\)) # 
-- (\Mul|Add14|Carry\(12) & ((\Mul|FPP10|BPP10|PartialProduct~combout\) # (\Mul|FPP11|BPP8|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111111111100110000001111110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add14|ALT_INV_Carry\(12),
	datac => \Mul|FPP11|BPP8|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP10|BPP10|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add32D|ALT_INV_Result[31]~10_combout\,
	combout => \Mul|Add32D|Result[31]~11_combout\);

-- Location: MLABCELL_X101_Y43_N36
\Mul|Add32D|Result[31]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~12_combout\ = ( \Mul|FPP8|BPP14|PartialProduct~combout\ & ( \Mul|Add32D|Result[31]~11_combout\ & ( (!\Mul|Add18A|Carry\(16) & ((!\Mul|Add18B|Carry\(16) & (!\Mul|FPP9|BPP12|PartialProduct~combout\ & !\Mul|Add14|Result\(12))) # 
-- (\Mul|Add18B|Carry\(16) & (\Mul|FPP9|BPP12|PartialProduct~combout\ & \Mul|Add14|Result\(12))))) # (\Mul|Add18A|Carry\(16) & ((!\Mul|Add18B|Carry\(16) & (\Mul|FPP9|BPP12|PartialProduct~combout\ & \Mul|Add14|Result\(12))) # (\Mul|Add18B|Carry\(16) & 
-- ((\Mul|Add14|Result\(12)) # (\Mul|FPP9|BPP12|PartialProduct~combout\))))) ) ) ) # ( !\Mul|FPP8|BPP14|PartialProduct~combout\ & ( \Mul|Add32D|Result[31]~11_combout\ & ( (!\Mul|Add18A|Carry\(16) & ((!\Mul|Add18B|Carry\(16) & 
-- ((!\Mul|FPP9|BPP12|PartialProduct~combout\) # (!\Mul|Add14|Result\(12)))) # (\Mul|Add18B|Carry\(16) & (!\Mul|FPP9|BPP12|PartialProduct~combout\ & !\Mul|Add14|Result\(12))))) # (\Mul|Add18A|Carry\(16) & ((!\Mul|Add18B|Carry\(16) & 
-- (!\Mul|FPP9|BPP12|PartialProduct~combout\ & !\Mul|Add14|Result\(12))) # (\Mul|Add18B|Carry\(16) & (\Mul|FPP9|BPP12|PartialProduct~combout\ & \Mul|Add14|Result\(12))))) ) ) ) # ( \Mul|FPP8|BPP14|PartialProduct~combout\ & ( 
-- !\Mul|Add32D|Result[31]~11_combout\ & ( (!\Mul|Add18A|Carry\(16) & ((!\Mul|Add18B|Carry\(16) & ((\Mul|Add14|Result\(12)) # (\Mul|FPP9|BPP12|PartialProduct~combout\))) # (\Mul|Add18B|Carry\(16) & ((!\Mul|FPP9|BPP12|PartialProduct~combout\) # 
-- (!\Mul|Add14|Result\(12)))))) # (\Mul|Add18A|Carry\(16) & ((!\Mul|Add18B|Carry\(16) & ((!\Mul|FPP9|BPP12|PartialProduct~combout\) # (!\Mul|Add14|Result\(12)))) # (\Mul|Add18B|Carry\(16) & (!\Mul|FPP9|BPP12|PartialProduct~combout\ & 
-- !\Mul|Add14|Result\(12))))) ) ) ) # ( !\Mul|FPP8|BPP14|PartialProduct~combout\ & ( !\Mul|Add32D|Result[31]~11_combout\ & ( (!\Mul|Add18A|Carry\(16) & ((!\Mul|Add18B|Carry\(16) & (\Mul|FPP9|BPP12|PartialProduct~combout\ & \Mul|Add14|Result\(12))) # 
-- (\Mul|Add18B|Carry\(16) & ((\Mul|Add14|Result\(12)) # (\Mul|FPP9|BPP12|PartialProduct~combout\))))) # (\Mul|Add18A|Carry\(16) & ((!\Mul|Add18B|Carry\(16) & ((\Mul|Add14|Result\(12)) # (\Mul|FPP9|BPP12|PartialProduct~combout\))) # (\Mul|Add18B|Carry\(16) & 
-- ((!\Mul|FPP9|BPP12|PartialProduct~combout\) # (!\Mul|Add14|Result\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101111110011111101110100011101000100000011000000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|ALT_INV_Carry\(16),
	datab => \Mul|Add18B|ALT_INV_Carry\(16),
	datac => \Mul|FPP9|BPP12|ALT_INV_PartialProduct~combout\,
	datad => \Mul|Add14|ALT_INV_Result\(12),
	datae => \Mul|FPP8|BPP14|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add32D|ALT_INV_Result[31]~11_combout\,
	combout => \Mul|Add32D|Result[31]~12_combout\);

-- Location: LABCELL_X102_Y44_N33
\Mul|Add26A|Carry[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry\(25) = ( \Mul|Add26A|Carry\(24) & ( (\Mul|FPP5|BPP20|PartialProduct~combout\) # (\Mul|FPP4|BPP22|PartialProduct~combout\) ) ) # ( !\Mul|Add26A|Carry\(24) & ( (\Mul|FPP4|BPP22|PartialProduct~combout\ & 
-- \Mul|FPP5|BPP20|PartialProduct~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP22|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP5|BPP20|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add26A|ALT_INV_Carry\(24),
	combout => \Mul|Add26A|Carry\(25));

-- Location: MLABCELL_X101_Y43_N18
\Mul|Add32D|Result[31]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~13_combout\ = ( \Mul|Add10B|Result\(8) & ( \Mul|Add26A|Carry\(25) & ( !\Mul|Add22|Carry\(21) $ (!\Mul|Add32D|Result[31]~12_combout\ $ (((!\Mul|Add18B|Result\(16)) # (!\Mul|Add18C|Carry\(16))))) ) ) ) # ( !\Mul|Add10B|Result\(8) & ( 
-- \Mul|Add26A|Carry\(25) & ( !\Mul|Add22|Carry\(21) $ (!\Mul|Add32D|Result[31]~12_combout\ $ (((!\Mul|Add18B|Result\(16) & !\Mul|Add18C|Carry\(16))))) ) ) ) # ( \Mul|Add10B|Result\(8) & ( !\Mul|Add26A|Carry\(25) & ( !\Mul|Add22|Carry\(21) $ 
-- (!\Mul|Add32D|Result[31]~12_combout\ $ (((\Mul|Add18B|Result\(16) & \Mul|Add18C|Carry\(16))))) ) ) ) # ( !\Mul|Add10B|Result\(8) & ( !\Mul|Add26A|Carry\(25) & ( !\Mul|Add22|Carry\(21) $ (!\Mul|Add32D|Result[31]~12_combout\ $ (((\Mul|Add18C|Carry\(16)) # 
-- (\Mul|Add18B|Result\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011001111000110100110010110001111001100001110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|ALT_INV_Result\(16),
	datab => \Mul|Add22|ALT_INV_Carry\(21),
	datac => \Mul|Add32D|ALT_INV_Result[31]~12_combout\,
	datad => \Mul|Add18C|ALT_INV_Carry\(16),
	datae => \Mul|Add10B|ALT_INV_Result\(8),
	dataf => \Mul|Add26A|ALT_INV_Carry\(25),
	combout => \Mul|Add32D|Result[31]~13_combout\);

-- Location: LABCELL_X107_Y44_N51
\Mul|Add30|Carry[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry\(28) = ( \Mul|Add30|Carry\(26) & ( (!\Mul|FPP3|BPP23|PartialProduct~combout\ & (\Mul|FPP2|BPP25|PartialProduct~combout\ & ((\Mul|FPP3|BPP22|PartialProduct~combout\) # (\Mul|FPP2|BPP24|PartialProduct~combout\)))) # 
-- (\Mul|FPP3|BPP23|PartialProduct~combout\ & (((\Mul|FPP3|BPP22|PartialProduct~combout\) # (\Mul|FPP2|BPP25|PartialProduct~combout\)) # (\Mul|FPP2|BPP24|PartialProduct~combout\))) ) ) # ( !\Mul|Add30|Carry\(26) & ( (!\Mul|FPP3|BPP23|PartialProduct~combout\ 
-- & (\Mul|FPP2|BPP24|PartialProduct~combout\ & (\Mul|FPP2|BPP25|PartialProduct~combout\ & \Mul|FPP3|BPP22|PartialProduct~combout\))) # (\Mul|FPP3|BPP23|PartialProduct~combout\ & (((\Mul|FPP2|BPP24|PartialProduct~combout\ & 
-- \Mul|FPP3|BPP22|PartialProduct~combout\)) # (\Mul|FPP2|BPP25|PartialProduct~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010111000001010001011100010111010111110001011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP23|ALT_INV_PartialProduct~combout\,
	datab => \Mul|FPP2|BPP24|ALT_INV_PartialProduct~combout\,
	datac => \Mul|FPP2|BPP25|ALT_INV_PartialProduct~combout\,
	datad => \Mul|FPP3|BPP22|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry\(26),
	combout => \Mul|Add30|Carry\(28));

-- Location: LABCELL_X107_Y44_N18
\Mul|Add32D|Result[31]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~14_combout\ = ( \Mul|FPP2|BPP26|PartialProduct~combout\ & ( \Mul|Add30|Carry\(28) & ( !\Mul|Add32A|Carry\(31) $ (!\Mul|Add26B|Carry\(25) $ (!\Mul|Add32D|Result[31]~13_combout\)) ) ) ) # ( !\Mul|FPP2|BPP26|PartialProduct~combout\ & ( 
-- \Mul|Add30|Carry\(28) & ( !\Mul|FPP3|BPP24|PartialProduct~combout\ $ (!\Mul|Add32A|Carry\(31) $ (!\Mul|Add26B|Carry\(25) $ (!\Mul|Add32D|Result[31]~13_combout\))) ) ) ) # ( \Mul|FPP2|BPP26|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(28) & ( 
-- !\Mul|FPP3|BPP24|PartialProduct~combout\ $ (!\Mul|Add32A|Carry\(31) $ (!\Mul|Add26B|Carry\(25) $ (!\Mul|Add32D|Result[31]~13_combout\))) ) ) ) # ( !\Mul|FPP2|BPP26|PartialProduct~combout\ & ( !\Mul|Add30|Carry\(28) & ( !\Mul|Add32A|Carry\(31) $ 
-- (!\Mul|Add26B|Carry\(25) $ (\Mul|Add32D|Result[31]~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011011010011001011001101001100101101100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP24|ALT_INV_PartialProduct~combout\,
	datab => \Mul|Add32A|ALT_INV_Carry\(31),
	datac => \Mul|Add26B|ALT_INV_Carry\(25),
	datad => \Mul|Add32D|ALT_INV_Result[31]~13_combout\,
	datae => \Mul|FPP2|BPP26|ALT_INV_PartialProduct~combout\,
	dataf => \Mul|Add30|ALT_INV_Carry\(28),
	combout => \Mul|Add32D|Result[31]~14_combout\);

-- Location: LABCELL_X107_Y44_N24
\Mul|Add32D|Result[31]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~15_combout\ = ( \Mul|Add30|Result\(28) & ( !\Mul|Add32D|Result[31]~14_combout\ $ (((!\Mul|Add32A|Result[30]~0_combout\ & !\Mul|Add32B|Carry\(30)))) ) ) # ( !\Mul|Add30|Result\(28) & ( !\Mul|Add32D|Result[31]~14_combout\ $ 
-- (((!\Mul|Add32A|Result[30]~0_combout\) # (!\Mul|Add32B|Carry\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000011110011110000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add32A|ALT_INV_Result[30]~0_combout\,
	datac => \Mul|Add32D|ALT_INV_Result[31]~14_combout\,
	datad => \Mul|Add32B|ALT_INV_Carry\(30),
	dataf => \Mul|Add30|ALT_INV_Result\(28),
	combout => \Mul|Add32D|Result[31]~15_combout\);

-- Location: LABCELL_X102_Y44_N18
\Mul|Add32D|Result[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(31) = ( \Mul|Add32C|Carry\(30) & ( \Mul|Add26B|Result\(24) & ( !\Mul|Add32D|Result[31]~15_combout\ $ (((!\Mul|Add32B|Result\(30) & (!\Mul|Add18C|Result\(16) & !\Mul|Add32D|Carry\(30))) # (\Mul|Add32B|Result\(30) & 
-- ((!\Mul|Add18C|Result\(16)) # (!\Mul|Add32D|Carry\(30)))))) ) ) ) # ( !\Mul|Add32C|Carry\(30) & ( \Mul|Add26B|Result\(24) & ( !\Mul|Add32D|Result[31]~15_combout\ $ (((!\Mul|Add32B|Result\(30) & (\Mul|Add18C|Result\(16) & \Mul|Add32D|Carry\(30))) # 
-- (\Mul|Add32B|Result\(30) & (!\Mul|Add18C|Result\(16) & !\Mul|Add32D|Carry\(30))))) ) ) ) # ( \Mul|Add32C|Carry\(30) & ( !\Mul|Add26B|Result\(24) & ( !\Mul|Add32D|Result[31]~15_combout\ $ (((!\Mul|Add32B|Result\(30) & (\Mul|Add18C|Result\(16) & 
-- \Mul|Add32D|Carry\(30))) # (\Mul|Add32B|Result\(30) & (!\Mul|Add18C|Result\(16) & !\Mul|Add32D|Carry\(30))))) ) ) ) # ( !\Mul|Add32C|Carry\(30) & ( !\Mul|Add26B|Result\(24) & ( !\Mul|Add32D|Result[31]~15_combout\ $ (((!\Mul|Add32B|Result\(30) & 
-- ((\Mul|Add32D|Carry\(30)) # (\Mul|Add18C|Result\(16)))) # (\Mul|Add32B|Result\(30) & (\Mul|Add18C|Result\(16) & \Mul|Add32D|Carry\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001100011100111001100011010011100110001100011100110011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|ALT_INV_Result\(30),
	datab => \Mul|Add32D|ALT_INV_Result[31]~15_combout\,
	datac => \Mul|Add18C|ALT_INV_Result\(16),
	datad => \Mul|Add32D|ALT_INV_Carry\(30),
	datae => \Mul|Add32C|ALT_INV_Carry\(30),
	dataf => \Mul|Add26B|ALT_INV_Result\(24),
	combout => \Mul|Add32D|Result\(31));

-- Location: LABCELL_X43_Y44_N9
\LS|D31~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \LS|D31~feeder_combout\ = ( LSRDataIn(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_LSRDataIn(31),
	combout => \LS|D31~feeder_combout\);

-- Location: FF_X43_Y44_N11
\LS|D31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputCLKENA0_outclk\,
	d => \LS|D31~feeder_combout\,
	asdata => \LS|D30~q\,
	clrn => \Reset~input_o\,
	sload => \LSReplace~combout\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D31~q\);

-- Location: LABCELL_X47_Y45_N6
\InputXORB[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputXORB[31]~31_combout\ = ( \Registers_ALU[63]~input_o\ & ( \Control_ALU[24]~input_o\ ) ) # ( \Registers_ALU[63]~input_o\ & ( !\Control_ALU[24]~input_o\ & ( \IR_ALU[24]~input_o\ ) ) ) # ( !\Registers_ALU[63]~input_o\ & ( !\Control_ALU[24]~input_o\ & ( 
-- \IR_ALU[24]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datae => \ALT_INV_Registers_ALU[63]~input_o\,
	dataf => \ALT_INV_Control_ALU[24]~input_o\,
	combout => \InputXORB[31]~31_combout\);

-- Location: LABCELL_X42_Y44_N57
\InputXORB[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputXORB(31) = ( ALURegSelector(1) & ( \InputXORB[31]~31_combout\ ) ) # ( !ALURegSelector(1) & ( InputXORB(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputXORB[31]~31_combout\,
	datad => ALT_INV_InputXORB(31),
	dataf => ALT_INV_ALURegSelector(1),
	combout => InputXORB(31));

-- Location: LABCELL_X43_Y44_N30
\InputANDB[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputANDB[31]~32_combout\ = ( \Control_ALU[30]~input_o\ & ( \IR_ALU[12]~input_o\ ) ) # ( !\Control_ALU[30]~input_o\ & ( (!AndBselector(1) & (\Registers_ALU[63]~input_o\)) # (AndBselector(1) & ((\IR_ALU[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010101010101010100001100001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[12]~input_o\,
	datab => ALT_INV_AndBselector(1),
	datac => \ALT_INV_Registers_ALU[63]~input_o\,
	datad => \ALT_INV_IR_ALU[24]~input_o\,
	datae => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \InputANDB[31]~32_combout\);

-- Location: LABCELL_X42_Y44_N24
\InputANDB[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputANDB(31) = ( \InputANDB[0]~1_combout\ & ( \InputANDB[31]~32_combout\ ) ) # ( !\InputANDB[0]~1_combout\ & ( InputANDB(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputANDB(31),
	datac => \ALT_INV_InputANDB[31]~32_combout\,
	dataf => \ALT_INV_InputANDB[0]~1_combout\,
	combout => InputANDB(31));

-- Location: IOIBUF_X71_Y0_N1
\PC_ALU[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(31),
	o => \PC_ALU[31]~input_o\);

-- Location: LABCELL_X45_Y45_N24
\AdderInputA[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputA[31]~33_combout\ = ( AddrASelector(1) & ( \PC_ALU[31]~input_o\ ) ) # ( !AddrASelector(1) & ( \Registers_ALU[31]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_PC_ALU[31]~input_o\,
	datac => \ALT_INV_Registers_ALU[31]~input_o\,
	dataf => ALT_INV_AddrASelector(1),
	combout => \AdderInputA[31]~33_combout\);

-- Location: LABCELL_X45_Y45_N21
\AdderInputA[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputA(31) = ( \AdderInputA[31]~33_combout\ & ( (AdderInputA(31)) # (\AdderInputA[0]~2_combout\) ) ) # ( !\AdderInputA[31]~33_combout\ & ( (!\AdderInputA[0]~2_combout\ & AdderInputA(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AdderInputA[0]~2_combout\,
	datad => ALT_INV_AdderInputA(31),
	dataf => \ALT_INV_AdderInputA[31]~33_combout\,
	combout => AdderInputA(31));

-- Location: LABCELL_X47_Y45_N12
\AdderInputB[31]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[31]~95_combout\ = ( !\AdderInputB[8]~0_combout\ & ( (((!\AdderInputB[0]~5_combout\ & ((!\Registers_ALU[63]~input_o\))) # (\AdderInputB[0]~5_combout\ & (\IR_ALU[24]~input_o\)))) ) ) # ( \AdderInputB[8]~0_combout\ & ( (\IR_ALU[24]~input_o\ & 
-- ((((!\Control_ALU[2]~input_o\ & !\Control_ALU[3]~input_o\)) # (\AdderInputB[0]~5_combout\)) # (\AdderInputB[18]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111000011110000010001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IR_ALU[24]~input_o\,
	datab => \ALT_INV_Control_ALU[2]~input_o\,
	datac => \ALT_INV_AdderInputB[18]~12_combout\,
	datad => \ALT_INV_Control_ALU[3]~input_o\,
	datae => \ALT_INV_AdderInputB[8]~0_combout\,
	dataf => \ALT_INV_AdderInputB[0]~5_combout\,
	datag => \ALT_INV_Registers_ALU[63]~input_o\,
	combout => \AdderInputB[31]~95_combout\);

-- Location: LABCELL_X47_Y45_N36
\AdderInputB[31]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \AdderInputB[31]~94_combout\ = ( \AdderInputB[5]~13_combout\ & ( \AdderInputB[31]~95_combout\ & ( (!\Control_ALU[21]~input_o\ & ((!\Control_ALU[14]~input_o\) # ((!\IR_ALU[24]~input_o\)))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[63]~input_o\)))) ) 
-- ) ) # ( !\AdderInputB[5]~13_combout\ & ( \AdderInputB[31]~95_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & (!\IR_ALU[24]~input_o\))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[63]~input_o\)))) ) ) ) # ( 
-- \AdderInputB[5]~13_combout\ & ( !\AdderInputB[31]~95_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & (!\IR_ALU[24]~input_o\))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[63]~input_o\)))) ) ) ) # ( !\AdderInputB[5]~13_combout\ 
-- & ( !\AdderInputB[31]~95_combout\ & ( (!\Control_ALU[21]~input_o\ & (\Control_ALU[14]~input_o\ & (!\IR_ALU[24]~input_o\))) # (\Control_ALU[21]~input_o\ & (((\Registers_ALU[63]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010000000111001101000000011100111100100011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[14]~input_o\,
	datab => \ALT_INV_Control_ALU[21]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_Registers_ALU[63]~input_o\,
	datae => \ALT_INV_AdderInputB[5]~13_combout\,
	dataf => \ALT_INV_AdderInputB[31]~95_combout\,
	combout => \AdderInputB[31]~94_combout\);

-- Location: LABCELL_X47_Y45_N48
\AdderInputB[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- AdderInputB(31) = ( \AdderInputB[31]~94_combout\ & ( (\AdderInputB[0]~15_combout\) # (AdderInputB(31)) ) ) # ( !\AdderInputB[31]~94_combout\ & ( (AdderInputB(31) & !\AdderInputB[0]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputB(31),
	datad => \ALT_INV_AdderInputB[0]~15_combout\,
	dataf => \ALT_INV_AdderInputB[31]~94_combout\,
	combout => AdderInputB(31));

-- Location: LABCELL_X47_Y45_N18
\CRAA32|Result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result~0_combout\ = ( AdderInputB(31) & ( !AdderInputA(31) ) ) # ( !AdderInputB(31) & ( AdderInputA(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(31),
	dataf => ALT_INV_AdderInputB(31),
	combout => \CRAA32|Result~0_combout\);

-- Location: LABCELL_X42_Y44_N6
\CRAA32|Result[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(31) = ( \CRAA32|Result~0_combout\ & ( \CRAA32|Carry\(29) & ( (!AdderInputA(30) & ((!AdderInputB(30)) # ((!AdderInputB(29) & !AdderInputA(29))))) # (AdderInputA(30) & (!AdderInputB(29) & (!AdderInputB(30) & !AdderInputA(29)))) ) ) ) # ( 
-- !\CRAA32|Result~0_combout\ & ( \CRAA32|Carry\(29) & ( (!AdderInputA(30) & (AdderInputB(30) & ((AdderInputA(29)) # (AdderInputB(29))))) # (AdderInputA(30) & (((AdderInputA(29)) # (AdderInputB(30))) # (AdderInputB(29)))) ) ) ) # ( \CRAA32|Result~0_combout\ 
-- & ( !\CRAA32|Carry\(29) & ( (!AdderInputA(30) & ((!AdderInputB(29)) # ((!AdderInputB(30)) # (!AdderInputA(29))))) # (AdderInputA(30) & (!AdderInputB(30) & ((!AdderInputB(29)) # (!AdderInputA(29))))) ) ) ) # ( !\CRAA32|Result~0_combout\ & ( 
-- !\CRAA32|Carry\(29) & ( (!AdderInputA(30) & (AdderInputB(29) & (AdderInputB(30) & AdderInputA(29)))) # (AdderInputA(30) & (((AdderInputB(29) & AdderInputA(29))) # (AdderInputB(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111111111001110100000010111001111111110100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputB(29),
	datab => ALT_INV_AdderInputA(30),
	datac => ALT_INV_AdderInputB(30),
	datad => ALT_INV_AdderInputA(29),
	datae => \CRAA32|ALT_INV_Result~0_combout\,
	dataf => \CRAA32|ALT_INV_Carry\(29),
	combout => \CRAA32|Result\(31));

-- Location: LABCELL_X43_Y44_N15
\InputORB[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputORB[31]~32_combout\ = ( OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\IR_ALU[24]~input_o\)) # (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) ) # ( !OrBselector(1) & ( (!\Control_ALU[29]~input_o\ & (\Registers_ALU[63]~input_o\)) # 
-- (\Control_ALU[29]~input_o\ & ((\IR_ALU[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[63]~input_o\,
	datab => \ALT_INV_Control_ALU[29]~input_o\,
	datac => \ALT_INV_IR_ALU[24]~input_o\,
	datad => \ALT_INV_IR_ALU[12]~input_o\,
	dataf => ALT_INV_OrBselector(1),
	combout => \InputORB[31]~32_combout\);

-- Location: LABCELL_X42_Y44_N54
\InputORB[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- InputORB(31) = ( \InputORB[31]~32_combout\ & ( (InputORB(31)) # (\InputORB[0]~1_combout\) ) ) # ( !\InputORB[31]~32_combout\ & ( (!\InputORB[0]~1_combout\ & InputORB(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputORB[0]~1_combout\,
	datad => ALT_INV_InputORB(31),
	dataf => \ALT_INV_InputORB[31]~32_combout\,
	combout => InputORB(31));

-- Location: LABCELL_X42_Y44_N30
\ALU_Registers[31]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~29_combout\ = ( !\Registers_ALU[31]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & (((InputORB(31) & (\ALU_Registers[31]~0_combout\))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & ((\CRAA32|Result\(31)))) # 
-- (\ALU_Registers[31]~0_combout\ & (InputXORB(31)))))) ) ) # ( \Registers_ALU[31]~input_o\ & ( (!\ALU_Registers[31]~1_combout\ & ((((\ALU_Registers[31]~0_combout\)) # (InputANDB(31))))) # (\ALU_Registers[31]~1_combout\ & (((!\ALU_Registers[31]~0_combout\ & 
-- ((\CRAA32|Result\(31)))) # (\ALU_Registers[31]~0_combout\ & (!InputXORB(31)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011101000011001110111000110011000111010011111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputXORB(31),
	datab => \ALT_INV_ALU_Registers[31]~1_combout\,
	datac => ALT_INV_InputANDB(31),
	datad => \ALT_INV_ALU_Registers[31]~0_combout\,
	datae => \ALT_INV_Registers_ALU[31]~input_o\,
	dataf => \CRAA32|ALT_INV_Result\(31),
	datag => ALT_INV_InputORB(31),
	combout => \ALU_Registers[31]~29_combout\);

-- Location: LABCELL_X42_Y44_N18
\ALU_Registers[31]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~25_combout\ = ( !\Control_ALU[23]~input_o\ & ( ((!\Control_ALU[31]~input_o\ & (\ALU_Registers[31]~29_combout\)) # (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(31)))))) ) ) # ( \Control_ALU[23]~input_o\ & ( 
-- (!\Control_ALU[31]~input_o\ & ((((\LS|D31~q\)) # (\LSR|D31~q\)) # (\ASR|D31~q\))) # (\Control_ALU[31]~input_o\ & ((((\Mul|Add32D|Result\(31)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111010011000111111100001100001111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|ALT_INV_D31~q\,
	datab => \ALT_INV_Control_ALU[31]~input_o\,
	datac => \LSR|ALT_INV_D31~q\,
	datad => \Mul|Add32D|ALT_INV_Result\(31),
	datae => \ALT_INV_Control_ALU[23]~input_o\,
	dataf => \LS|ALT_INV_D31~q\,
	datag => \ALT_INV_ALU_Registers[31]~29_combout\,
	combout => \ALU_Registers[31]~25_combout\);

-- Location: LABCELL_X42_Y44_N27
\ALU_Registers[31]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]$latch~combout\ = ( \ALU_Registers[31]~3_combout\ & ( \ALU_Registers[31]~25_combout\ ) ) # ( !\ALU_Registers[31]~3_combout\ & ( \ALU_Registers[31]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_Registers[31]~25_combout\,
	datad => \ALT_INV_ALU_Registers[31]$latch~combout\,
	dataf => \ALT_INV_ALU_Registers[31]~3_combout\,
	combout => \ALU_Registers[31]$latch~combout\);

-- Location: LABCELL_X44_Y46_N33
ALUPCSelector : cyclonev_lcell_comb
-- Equation(s):
-- \ALUPCSelector~combout\ = ( \Control_ALU[10]~input_o\ ) # ( !\Control_ALU[10]~input_o\ & ( (\Control_ALU[7]~input_o\) # (\Control_ALU[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Control_ALU[5]~input_o\,
	datac => \ALT_INV_Control_ALU[7]~input_o\,
	dataf => \ALT_INV_Control_ALU[10]~input_o\,
	combout => \ALUPCSelector~combout\);

-- Location: LABCELL_X48_Y46_N30
\ALU_PC[0]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[0]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \ALU_PC[0]$latch~combout\ & ( \CRAA32|Result\(0) ) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[0]$latch~combout\ ) ) # ( \ALUPCSelector~combout\ & ( !\ALU_PC[0]$latch~combout\ & ( 
-- \CRAA32|Result\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(0),
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[0]$latch~combout\,
	combout => \ALU_PC[0]$latch~combout\);

-- Location: LABCELL_X43_Y44_N51
\ALU_PC[1]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[1]$latch~combout\ = ( \ALU_PC[1]$latch~combout\ & ( (!\ALUPCSelector~combout\) # (\CRAA32|Result\(1)) ) ) # ( !\ALU_PC[1]$latch~combout\ & ( (\CRAA32|Result\(1) & \ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(1),
	datad => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[1]$latch~combout\,
	combout => \ALU_PC[1]$latch~combout\);

-- Location: LABCELL_X48_Y46_N51
\ALU_PC[2]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[2]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \ALU_PC[2]$latch~combout\ & ( \CRAA32|Result\(2) ) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[2]$latch~combout\ ) ) # ( \ALUPCSelector~combout\ & ( !\ALU_PC[2]$latch~combout\ & ( 
-- \CRAA32|Result\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Result\(2),
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[2]$latch~combout\,
	combout => \ALU_PC[2]$latch~combout\);

-- Location: LABCELL_X48_Y46_N6
\ALU_PC[3]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[3]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \ALU_PC[3]$latch~combout\ & ( \CRAA32|Result\(3) ) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[3]$latch~combout\ ) ) # ( \ALUPCSelector~combout\ & ( !\ALU_PC[3]$latch~combout\ & ( 
-- \CRAA32|Result\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Result\(3),
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[3]$latch~combout\,
	combout => \ALU_PC[3]$latch~combout\);

-- Location: LABCELL_X44_Y49_N42
\ALU_PC[4]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[4]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \ALU_PC[4]$latch~combout\ & ( \CRAA32|Result\(4) ) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[4]$latch~combout\ ) ) # ( \ALUPCSelector~combout\ & ( !\ALU_PC[4]$latch~combout\ & ( 
-- \CRAA32|Result\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Result\(4),
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[4]$latch~combout\,
	combout => \ALU_PC[4]$latch~combout\);

-- Location: LABCELL_X48_Y46_N36
\ALU_PC[5]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[5]$latch~combout\ = ( \ALU_PC[5]$latch~combout\ & ( \CRAA32|Result\(5) ) ) # ( !\ALU_PC[5]$latch~combout\ & ( \CRAA32|Result\(5) & ( \ALUPCSelector~combout\ ) ) ) # ( \ALU_PC[5]$latch~combout\ & ( !\CRAA32|Result\(5) & ( !\ALUPCSelector~combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALUPCSelector~combout\,
	datae => \ALT_INV_ALU_PC[5]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(5),
	combout => \ALU_PC[5]$latch~combout\);

-- Location: LABCELL_X44_Y49_N51
\ALU_PC[6]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[6]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \ALU_PC[6]$latch~combout\ & ( \CRAA32|Result\(6) ) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[6]$latch~combout\ ) ) # ( \ALUPCSelector~combout\ & ( !\ALU_PC[6]$latch~combout\ & ( 
-- \CRAA32|Result\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(6),
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[6]$latch~combout\,
	combout => \ALU_PC[6]$latch~combout\);

-- Location: LABCELL_X45_Y45_N27
\ALU_PC[7]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[7]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \CRAA32|Result\(7) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[7]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(7),
	datad => \ALT_INV_ALU_PC[7]$latch~combout\,
	dataf => \ALT_INV_ALUPCSelector~combout\,
	combout => \ALU_PC[7]$latch~combout\);

-- Location: LABCELL_X47_Y47_N21
\ALU_PC[8]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[8]$latch~combout\ = ( \ALU_PC[8]$latch~combout\ & ( \CRAA32|Result\(8) ) ) # ( !\ALU_PC[8]$latch~combout\ & ( \CRAA32|Result\(8) & ( \ALUPCSelector~combout\ ) ) ) # ( \ALU_PC[8]$latch~combout\ & ( !\CRAA32|Result\(8) & ( !\ALUPCSelector~combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALUPCSelector~combout\,
	datae => \ALT_INV_ALU_PC[8]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(8),
	combout => \ALU_PC[8]$latch~combout\);

-- Location: LABCELL_X47_Y47_N42
\ALU_PC[9]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[9]$latch~combout\ = (!\ALUPCSelector~combout\ & ((\ALU_PC[9]$latch~combout\))) # (\ALUPCSelector~combout\ & (\CRAA32|Result\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(9),
	datab => \ALT_INV_ALU_PC[9]$latch~combout\,
	datad => \ALT_INV_ALUPCSelector~combout\,
	combout => \ALU_PC[9]$latch~combout\);

-- Location: LABCELL_X45_Y48_N15
\ALU_PC[10]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[10]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \ALU_PC[10]$latch~combout\ & ( \CRAA32|Result\(10) ) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[10]$latch~combout\ ) ) # ( \ALUPCSelector~combout\ & ( !\ALU_PC[10]$latch~combout\ & ( 
-- \CRAA32|Result\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CRAA32|ALT_INV_Result\(10),
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[10]$latch~combout\,
	combout => \ALU_PC[10]$latch~combout\);

-- Location: LABCELL_X45_Y48_N33
\ALU_PC[11]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[11]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \ALU_PC[11]$latch~combout\ & ( \CRAA32|Result\(11) ) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[11]$latch~combout\ ) ) # ( \ALUPCSelector~combout\ & ( !\ALU_PC[11]$latch~combout\ & ( 
-- \CRAA32|Result\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CRAA32|ALT_INV_Result\(11),
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[11]$latch~combout\,
	combout => \ALU_PC[11]$latch~combout\);

-- Location: LABCELL_X44_Y44_N57
\ALU_PC[12]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[12]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \CRAA32|Result\(12) ) ) # ( !\ALUPCSelector~combout\ & ( \CRAA32|Result\(12) & ( \ALU_PC[12]$latch~combout\ ) ) ) # ( !\ALUPCSelector~combout\ & ( !\CRAA32|Result\(12) & ( 
-- \ALU_PC[12]$latch~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_PC[12]$latch~combout\,
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(12),
	combout => \ALU_PC[12]$latch~combout\);

-- Location: LABCELL_X44_Y46_N30
\ALU_PC[13]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[13]$latch~combout\ = ( \ALU_PC[13]$latch~combout\ & ( (!\ALUPCSelector~combout\) # (\CRAA32|Result\(13)) ) ) # ( !\ALU_PC[13]$latch~combout\ & ( (\ALUPCSelector~combout\ & \CRAA32|Result\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUPCSelector~combout\,
	datad => \CRAA32|ALT_INV_Result\(13),
	dataf => \ALT_INV_ALU_PC[13]$latch~combout\,
	combout => \ALU_PC[13]$latch~combout\);

-- Location: LABCELL_X44_Y44_N12
\ALU_PC[14]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[14]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \ALU_PC[14]$latch~combout\ & ( \CRAA32|Result\(14) ) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[14]$latch~combout\ ) ) # ( \ALUPCSelector~combout\ & ( !\ALU_PC[14]$latch~combout\ & ( 
-- \CRAA32|Result\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CRAA32|ALT_INV_Result\(14),
	datae => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[14]$latch~combout\,
	combout => \ALU_PC[14]$latch~combout\);

-- Location: LABCELL_X42_Y48_N39
\ALU_PC[15]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[15]$latch~combout\ = ( \ALU_PC[15]$latch~combout\ & ( (!\ALUPCSelector~combout\) # (\CRAA32|Result\(15)) ) ) # ( !\ALU_PC[15]$latch~combout\ & ( (\ALUPCSelector~combout\ & \CRAA32|Result\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUPCSelector~combout\,
	datac => \CRAA32|ALT_INV_Result\(15),
	dataf => \ALT_INV_ALU_PC[15]$latch~combout\,
	combout => \ALU_PC[15]$latch~combout\);

-- Location: LABCELL_X43_Y48_N48
\ALU_PC[16]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[16]$latch~combout\ = ( \ALU_PC[16]$latch~combout\ & ( (!\ALUPCSelector~combout\) # (\CRAA32|Result\(16)) ) ) # ( !\ALU_PC[16]$latch~combout\ & ( (\CRAA32|Result\(16) & \ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Result\(16),
	datad => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[16]$latch~combout\,
	combout => \ALU_PC[16]$latch~combout\);

-- Location: LABCELL_X43_Y48_N54
\ALU_PC[17]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[17]$latch~combout\ = ( \CRAA32|Result\(17) & ( (\ALUPCSelector~combout\) # (\ALU_PC[17]$latch~combout\) ) ) # ( !\CRAA32|Result\(17) & ( (\ALU_PC[17]$latch~combout\ & !\ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_PC[17]$latch~combout\,
	datad => \ALT_INV_ALUPCSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(17),
	combout => \ALU_PC[17]$latch~combout\);

-- Location: LABCELL_X43_Y48_N45
\ALU_PC[18]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[18]$latch~combout\ = ( \CRAA32|Result\(18) & ( (\ALUPCSelector~combout\) # (\ALU_PC[18]$latch~combout\) ) ) # ( !\CRAA32|Result\(18) & ( (\ALU_PC[18]$latch~combout\ & !\ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_PC[18]$latch~combout\,
	datad => \ALT_INV_ALUPCSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(18),
	combout => \ALU_PC[18]$latch~combout\);

-- Location: LABCELL_X43_Y48_N0
\ALU_PC[19]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[19]$latch~combout\ = ( \CRAA32|Result\(19) & ( (\ALUPCSelector~combout\) # (\ALU_PC[19]$latch~combout\) ) ) # ( !\CRAA32|Result\(19) & ( (\ALU_PC[19]$latch~combout\ & !\ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_PC[19]$latch~combout\,
	datad => \ALT_INV_ALUPCSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(19),
	combout => \ALU_PC[19]$latch~combout\);

-- Location: LABCELL_X44_Y45_N48
\ALU_PC[20]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[20]$latch~combout\ = ( \ALU_PC[20]$latch~combout\ & ( (!\ALUPCSelector~combout\) # (\CRAA32|Result\(20)) ) ) # ( !\ALU_PC[20]$latch~combout\ & ( (\CRAA32|Result\(20) & \ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Result\(20),
	datad => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[20]$latch~combout\,
	combout => \ALU_PC[20]$latch~combout\);

-- Location: LABCELL_X43_Y45_N45
\ALU_PC[21]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[21]$latch~combout\ = ( \CRAA32|Result\(21) & ( (\ALUPCSelector~combout\) # (\ALU_PC[21]$latch~combout\) ) ) # ( !\CRAA32|Result\(21) & ( (\ALU_PC[21]$latch~combout\ & !\ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_PC[21]$latch~combout\,
	datad => \ALT_INV_ALUPCSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(21),
	combout => \ALU_PC[21]$latch~combout\);

-- Location: LABCELL_X42_Y46_N27
\ALU_PC[22]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[22]$latch~combout\ = ( \ALU_PC[22]$latch~combout\ & ( \ALUPCSelector~combout\ & ( \CRAA32|Result\(22) ) ) ) # ( !\ALU_PC[22]$latch~combout\ & ( \ALUPCSelector~combout\ & ( \CRAA32|Result\(22) ) ) ) # ( \ALU_PC[22]$latch~combout\ & ( 
-- !\ALUPCSelector~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CRAA32|ALT_INV_Result\(22),
	datae => \ALT_INV_ALU_PC[22]$latch~combout\,
	dataf => \ALT_INV_ALUPCSelector~combout\,
	combout => \ALU_PC[22]$latch~combout\);

-- Location: LABCELL_X43_Y45_N12
\ALU_PC[23]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[23]$latch~combout\ = ( \CRAA32|Result\(23) & ( (\ALUPCSelector~combout\) # (\ALU_PC[23]$latch~combout\) ) ) # ( !\CRAA32|Result\(23) & ( (\ALU_PC[23]$latch~combout\ & !\ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_PC[23]$latch~combout\,
	datad => \ALT_INV_ALUPCSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(23),
	combout => \ALU_PC[23]$latch~combout\);

-- Location: LABCELL_X43_Y45_N3
\ALU_PC[24]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[24]$latch~combout\ = ( \ALU_PC[24]$latch~combout\ & ( (!\ALUPCSelector~combout\) # (\CRAA32|Result\(24)) ) ) # ( !\ALU_PC[24]$latch~combout\ & ( (\ALUPCSelector~combout\ & \CRAA32|Result\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUPCSelector~combout\,
	datad => \CRAA32|ALT_INV_Result\(24),
	dataf => \ALT_INV_ALU_PC[24]$latch~combout\,
	combout => \ALU_PC[24]$latch~combout\);

-- Location: LABCELL_X42_Y45_N24
\ALU_PC[25]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[25]$latch~combout\ = ( \ALUPCSelector~combout\ & ( \CRAA32|Result\(25) ) ) # ( !\ALUPCSelector~combout\ & ( \ALU_PC[25]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(25),
	datac => \ALT_INV_ALU_PC[25]$latch~combout\,
	dataf => \ALT_INV_ALUPCSelector~combout\,
	combout => \ALU_PC[25]$latch~combout\);

-- Location: LABCELL_X42_Y45_N33
\ALU_PC[26]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[26]$latch~combout\ = ( \ALU_PC[26]$latch~combout\ & ( (!\ALUPCSelector~combout\) # (\CRAA32|Result\(26)) ) ) # ( !\ALU_PC[26]$latch~combout\ & ( (\CRAA32|Result\(26) & \ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(26),
	datac => \ALT_INV_ALUPCSelector~combout\,
	dataf => \ALT_INV_ALU_PC[26]$latch~combout\,
	combout => \ALU_PC[26]$latch~combout\);

-- Location: LABCELL_X44_Y46_N57
\ALU_PC[27]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[27]$latch~combout\ = ( \CRAA32|Result\(27) & ( (\ALU_PC[27]$latch~combout\) # (\ALUPCSelector~combout\) ) ) # ( !\CRAA32|Result\(27) & ( (!\ALUPCSelector~combout\ & \ALU_PC[27]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUPCSelector~combout\,
	datad => \ALT_INV_ALU_PC[27]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(27),
	combout => \ALU_PC[27]$latch~combout\);

-- Location: LABCELL_X42_Y46_N6
\ALU_PC[28]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[28]$latch~combout\ = ( \CRAA32|Result\(28) & ( (\ALUPCSelector~combout\) # (\ALU_PC[28]$latch~combout\) ) ) # ( !\CRAA32|Result\(28) & ( (\ALU_PC[28]$latch~combout\ & !\ALUPCSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_PC[28]$latch~combout\,
	datac => \ALT_INV_ALUPCSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(28),
	combout => \ALU_PC[28]$latch~combout\);

-- Location: LABCELL_X44_Y46_N0
\ALU_PC[29]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[29]$latch~combout\ = ( \CRAA32|Result\(29) & ( (\ALU_PC[29]$latch~combout\) # (\ALUPCSelector~combout\) ) ) # ( !\CRAA32|Result\(29) & ( (!\ALUPCSelector~combout\ & \ALU_PC[29]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUPCSelector~combout\,
	datad => \ALT_INV_ALU_PC[29]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(29),
	combout => \ALU_PC[29]$latch~combout\);

-- Location: LABCELL_X39_Y44_N42
\ALU_PC[30]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[30]$latch~combout\ = (!\ALUPCSelector~combout\ & (\ALU_PC[30]$latch~combout\)) # (\ALUPCSelector~combout\ & ((\CRAA32|Result\(30))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_PC[30]$latch~combout\,
	datac => \CRAA32|ALT_INV_Result\(30),
	datad => \ALT_INV_ALUPCSelector~combout\,
	combout => \ALU_PC[30]$latch~combout\);

-- Location: LABCELL_X42_Y44_N0
\ALU_PC[31]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_PC[31]$latch~combout\ = ( \CRAA32|Result\(31) & ( (\ALU_PC[31]$latch~combout\) # (\ALUPCSelector~combout\) ) ) # ( !\CRAA32|Result\(31) & ( (!\ALUPCSelector~combout\ & \ALU_PC[31]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUPCSelector~combout\,
	datad => \ALT_INV_ALU_PC[31]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(31),
	combout => \ALU_PC[31]$latch~combout\);

-- Location: LABCELL_X42_Y43_N9
\OpOR|Result[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(0) = (!InputORB(0) & !\Registers_ALU[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(0),
	datac => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \OpOR|Result\(0));

-- Location: LABCELL_X42_Y43_N27
\OpAND|Result[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(0) = ( \Registers_ALU[0]~input_o\ & ( InputANDB(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputANDB(0),
	datae => \ALT_INV_Registers_ALU[0]~input_o\,
	combout => \OpAND|Result\(0));

-- Location: LABCELL_X42_Y43_N18
\ALU_CSR[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[0]~0_combout\ = ( \OpAND|Result\(0) & ( (!\OpOR|Result\(0)) # ((\Control_ALU[28]~input_o\) # (\Control_ALU[30]~input_o\)) ) ) # ( !\OpAND|Result\(0) & ( (!\OpOR|Result\(0) & (!\Control_ALU[30]~input_o\ & !\Control_ALU[28]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpOR|ALT_INV_Result\(0),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(0),
	combout => \ALU_CSR[0]~0_combout\);

-- Location: LABCELL_X38_Y46_N12
\ALU_CSR[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[31]~1_combout\ = ( \Control_ALU[29]~input_o\ ) # ( !\Control_ALU[29]~input_o\ & ( ((\Control_ALU[30]~input_o\) # (\Control_ALU[27]~input_o\)) # (\Control_ALU[28]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[28]~input_o\,
	datac => \ALT_INV_Control_ALU[27]~input_o\,
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \ALT_INV_Control_ALU[29]~input_o\,
	combout => \ALU_CSR[31]~1_combout\);

-- Location: LABCELL_X42_Y43_N21
\ALU_CSR[0]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[0]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[0]~0_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[0]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[0]~0_combout\,
	datad => \ALT_INV_ALU_CSR[0]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[0]$latch~combout\);

-- Location: MLABCELL_X41_Y49_N30
\OpAND|Result[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(1) = ( \Registers_ALU[1]~input_o\ & ( InputANDB(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputANDB(1),
	datae => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \OpAND|Result\(1));

-- Location: MLABCELL_X41_Y49_N51
\OpOR|Result[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(1) = ( !\Registers_ALU[1]~input_o\ & ( !InputORB(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(1),
	datae => \ALT_INV_Registers_ALU[1]~input_o\,
	combout => \OpOR|Result\(1));

-- Location: MLABCELL_X41_Y49_N57
\ALU_CSR[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[1]~2_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpOR|Result\(1) & ( \OpAND|Result\(1) ) ) ) # ( !\Control_ALU[28]~input_o\ & ( \OpOR|Result\(1) & ( (\OpAND|Result\(1) & \Control_ALU[30]~input_o\) ) ) ) # ( \Control_ALU[28]~input_o\ & ( 
-- !\OpOR|Result\(1) & ( \OpAND|Result\(1) ) ) ) # ( !\Control_ALU[28]~input_o\ & ( !\OpOR|Result\(1) & ( (!\Control_ALU[30]~input_o\) # (\OpAND|Result\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011001100110011001100000000001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpAND|ALT_INV_Result\(1),
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	datae => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpOR|ALT_INV_Result\(1),
	combout => \ALU_CSR[1]~2_combout\);

-- Location: MLABCELL_X41_Y49_N27
\ALU_CSR[1]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[1]$latch~combout\ = ( \ALU_CSR[1]$latch~combout\ & ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[1]~2_combout\ ) ) ) # ( !\ALU_CSR[1]$latch~combout\ & ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[1]~2_combout\ ) ) ) # ( \ALU_CSR[1]$latch~combout\ & ( 
-- !\ALU_CSR[31]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[1]~2_combout\,
	datae => \ALT_INV_ALU_CSR[1]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[1]$latch~combout\);

-- Location: MLABCELL_X41_Y48_N33
\OpOR|Result[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(2) = (!\Registers_ALU[2]~input_o\ & !InputORB(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[2]~input_o\,
	datab => ALT_INV_InputORB(2),
	combout => \OpOR|Result\(2));

-- Location: MLABCELL_X41_Y48_N6
\OpAND|Result[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(2) = ( InputANDB(2) & ( \Registers_ALU[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[2]~input_o\,
	dataf => ALT_INV_InputANDB(2),
	combout => \OpAND|Result\(2));

-- Location: MLABCELL_X41_Y48_N51
\ALU_CSR[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[2]~3_combout\ = (!\Control_ALU[28]~input_o\ & ((!\Control_ALU[30]~input_o\ & (!\OpOR|Result\(2))) # (\Control_ALU[30]~input_o\ & ((\OpAND|Result\(2)))))) # (\Control_ALU[28]~input_o\ & (((\OpAND|Result\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001100110011101000110011001110100011001100111010001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpOR|ALT_INV_Result\(2),
	datab => \OpAND|ALT_INV_Result\(2),
	datac => \ALT_INV_Control_ALU[28]~input_o\,
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \ALU_CSR[2]~3_combout\);

-- Location: MLABCELL_X41_Y48_N48
\ALU_CSR[2]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[2]$latch~combout\ = ( \ALU_CSR[2]$latch~combout\ & ( (!\ALU_CSR[31]~1_combout\) # (\ALU_CSR[2]~3_combout\) ) ) # ( !\ALU_CSR[2]$latch~combout\ & ( (\ALU_CSR[2]~3_combout\ & \ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[2]~3_combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[2]$latch~combout\,
	combout => \ALU_CSR[2]$latch~combout\);

-- Location: LABCELL_X38_Y48_N57
\OpOR|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(3) = (!InputORB(3) & !\Registers_ALU[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputORB(3),
	datad => \ALT_INV_Registers_ALU[3]~input_o\,
	combout => \OpOR|Result\(3));

-- Location: LABCELL_X38_Y48_N30
\OpAND|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(3) = (InputANDB(3) & \Registers_ALU[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputANDB(3),
	datac => \ALT_INV_Registers_ALU[3]~input_o\,
	combout => \OpAND|Result\(3));

-- Location: LABCELL_X38_Y48_N33
\ALU_CSR[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[3]~4_combout\ = ( \OpAND|Result\(3) & ( (!\OpOR|Result\(3)) # ((\Control_ALU[30]~input_o\) # (\Control_ALU[28]~input_o\)) ) ) # ( !\OpAND|Result\(3) & ( (!\OpOR|Result\(3) & (!\Control_ALU[28]~input_o\ & !\Control_ALU[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpOR|ALT_INV_Result\(3),
	datac => \ALT_INV_Control_ALU[28]~input_o\,
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(3),
	combout => \ALU_CSR[3]~4_combout\);

-- Location: LABCELL_X38_Y48_N42
\ALU_CSR[3]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[3]$latch~combout\ = (!\ALU_CSR[31]~1_combout\ & (\ALU_CSR[3]$latch~combout\)) # (\ALU_CSR[31]~1_combout\ & ((\ALU_CSR[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[3]$latch~combout\,
	datac => \ALT_INV_ALU_CSR[3]~4_combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[3]$latch~combout\);

-- Location: MLABCELL_X41_Y44_N42
\OpOR|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(4) = (!InputORB(4) & !\Registers_ALU[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(4),
	datad => \ALT_INV_Registers_ALU[4]~input_o\,
	combout => \OpOR|Result\(4));

-- Location: MLABCELL_X41_Y44_N30
\OpAND|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(4) = ( InputANDB(4) & ( \Registers_ALU[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[4]~input_o\,
	dataf => ALT_INV_InputANDB(4),
	combout => \OpAND|Result\(4));

-- Location: MLABCELL_X41_Y44_N21
\ALU_CSR[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[4]~5_combout\ = ( \OpAND|Result\(4) & ( ((!\OpOR|Result\(4)) # (\Control_ALU[28]~input_o\)) # (\Control_ALU[30]~input_o\) ) ) # ( !\OpAND|Result\(4) & ( (!\Control_ALU[30]~input_o\ & (!\OpOR|Result\(4) & !\Control_ALU[28]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \OpOR|ALT_INV_Result\(4),
	datac => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(4),
	combout => \ALU_CSR[4]~5_combout\);

-- Location: MLABCELL_X41_Y44_N24
\ALU_CSR[4]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[4]$latch~combout\ = ( \ALU_CSR[4]~5_combout\ & ( (\ALU_CSR[31]~1_combout\) # (\ALU_CSR[4]$latch~combout\) ) ) # ( !\ALU_CSR[4]~5_combout\ & ( (\ALU_CSR[4]$latch~combout\ & !\ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[4]$latch~combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[4]~5_combout\,
	combout => \ALU_CSR[4]$latch~combout\);

-- Location: LABCELL_X37_Y48_N3
\OpAND|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(5) = ( InputANDB(5) & ( \Registers_ALU[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => ALT_INV_InputANDB(5),
	combout => \OpAND|Result\(5));

-- Location: LABCELL_X37_Y48_N51
\OpOR|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(5) = ( !InputORB(5) & ( !\Registers_ALU[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[5]~input_o\,
	dataf => ALT_INV_InputORB(5),
	combout => \OpOR|Result\(5));

-- Location: LABCELL_X37_Y48_N6
\ALU_CSR[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[5]~6_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpAND|Result\(5) ) ) # ( !\Control_ALU[28]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((!\OpOR|Result\(5)))) # (\Control_ALU[30]~input_o\ & (\OpAND|Result\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110011111100000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpAND|ALT_INV_Result\(5),
	datac => \OpOR|ALT_INV_Result\(5),
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \ALT_INV_Control_ALU[28]~input_o\,
	combout => \ALU_CSR[5]~6_combout\);

-- Location: LABCELL_X37_Y48_N24
\ALU_CSR[5]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[5]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[5]$latch~combout\ & ( \ALU_CSR[5]~6_combout\ ) ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[5]$latch~combout\ ) ) # ( \ALU_CSR[31]~1_combout\ & ( !\ALU_CSR[5]$latch~combout\ & ( 
-- \ALU_CSR[5]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[5]~6_combout\,
	datae => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[5]$latch~combout\,
	combout => \ALU_CSR[5]$latch~combout\);

-- Location: LABCELL_X39_Y48_N48
\OpOR|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(6) = ( !InputORB(6) & ( !\Registers_ALU[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[6]~input_o\,
	datae => ALT_INV_InputORB(6),
	combout => \OpOR|Result\(6));

-- Location: LABCELL_X39_Y48_N21
\OpAND|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(6) = (InputANDB(6) & \Registers_ALU[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputANDB(6),
	datad => \ALT_INV_Registers_ALU[6]~input_o\,
	combout => \OpAND|Result\(6));

-- Location: LABCELL_X39_Y48_N24
\ALU_CSR[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[6]~7_combout\ = ( \Control_ALU[30]~input_o\ & ( \OpAND|Result\(6) ) ) # ( !\Control_ALU[30]~input_o\ & ( (!\Control_ALU[28]~input_o\ & (!\OpOR|Result\(6))) # (\Control_ALU[28]~input_o\ & ((\OpAND|Result\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110100011101000111010001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpOR|ALT_INV_Result\(6),
	datab => \OpAND|ALT_INV_Result\(6),
	datac => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \ALU_CSR[6]~7_combout\);

-- Location: LABCELL_X39_Y48_N27
\ALU_CSR[6]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[6]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[6]~7_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[6]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[6]~7_combout\,
	datad => \ALT_INV_ALU_CSR[6]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[6]$latch~combout\);

-- Location: LABCELL_X38_Y49_N57
\OpAND|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(7) = ( \Registers_ALU[7]~input_o\ & ( InputANDB(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputANDB(7),
	datae => \ALT_INV_Registers_ALU[7]~input_o\,
	combout => \OpAND|Result\(7));

-- Location: LABCELL_X38_Y49_N36
\OpOR|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(7) = ( !\Registers_ALU[7]~input_o\ & ( !InputORB(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(7),
	datae => \ALT_INV_Registers_ALU[7]~input_o\,
	combout => \OpOR|Result\(7));

-- Location: LABCELL_X38_Y49_N30
\ALU_CSR[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[7]~8_combout\ = ( \OpOR|Result\(7) & ( (\OpAND|Result\(7) & ((\Control_ALU[28]~input_o\) # (\Control_ALU[30]~input_o\))) ) ) # ( !\OpOR|Result\(7) & ( ((!\Control_ALU[30]~input_o\ & !\Control_ALU[28]~input_o\)) # (\OpAND|Result\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010101111101010101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpAND|ALT_INV_Result\(7),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpOR|ALT_INV_Result\(7),
	combout => \ALU_CSR[7]~8_combout\);

-- Location: LABCELL_X38_Y49_N33
\ALU_CSR[7]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[7]$latch~combout\ = ( \ALU_CSR[7]$latch~combout\ & ( (!\ALU_CSR[31]~1_combout\) # (\ALU_CSR[7]~8_combout\) ) ) # ( !\ALU_CSR[7]$latch~combout\ & ( (\ALU_CSR[7]~8_combout\ & \ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[7]~8_combout\,
	datac => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[7]$latch~combout\,
	combout => \ALU_CSR[7]$latch~combout\);

-- Location: LABCELL_X39_Y46_N30
\OpAND|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(8) = (InputANDB(8) & \Registers_ALU[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputANDB(8),
	datad => \ALT_INV_Registers_ALU[8]~input_o\,
	combout => \OpAND|Result\(8));

-- Location: LABCELL_X39_Y46_N57
\OpOR|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(8) = (!InputORB(8) & !\Registers_ALU[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(8),
	datad => \ALT_INV_Registers_ALU[8]~input_o\,
	combout => \OpOR|Result\(8));

-- Location: LABCELL_X39_Y46_N39
\ALU_CSR[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[8]~9_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpAND|Result\(8) ) ) # ( !\Control_ALU[28]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((!\OpOR|Result\(8)))) # (\Control_ALU[30]~input_o\ & (\OpAND|Result\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010111000101110001011100010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpAND|ALT_INV_Result\(8),
	datab => \OpOR|ALT_INV_Result\(8),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \ALT_INV_Control_ALU[28]~input_o\,
	combout => \ALU_CSR[8]~9_combout\);

-- Location: LABCELL_X39_Y46_N33
\ALU_CSR[8]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[8]$latch~combout\ = ( \ALU_CSR[8]$latch~combout\ & ( (!\ALU_CSR[31]~1_combout\) # (\ALU_CSR[8]~9_combout\) ) ) # ( !\ALU_CSR[8]$latch~combout\ & ( (\ALU_CSR[8]~9_combout\ & \ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[8]~9_combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[8]$latch~combout\,
	combout => \ALU_CSR[8]$latch~combout\);

-- Location: LABCELL_X45_Y46_N36
\OpOR|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(9) = (!InputORB(9) & !\Registers_ALU[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(9),
	datac => \ALT_INV_Registers_ALU[9]~input_o\,
	combout => \OpOR|Result\(9));

-- Location: LABCELL_X45_Y46_N3
\OpAND|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(9) = (InputANDB(9) & \Registers_ALU[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputANDB(9),
	datad => \ALT_INV_Registers_ALU[9]~input_o\,
	combout => \OpAND|Result\(9));

-- Location: LABCELL_X45_Y46_N45
\ALU_CSR[9]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[9]~10_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpAND|Result\(9) ) ) # ( !\Control_ALU[28]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (!\OpOR|Result\(9))) # (\Control_ALU[30]~input_o\ & ((\OpAND|Result\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datac => \OpOR|ALT_INV_Result\(9),
	datad => \OpAND|ALT_INV_Result\(9),
	dataf => \ALT_INV_Control_ALU[28]~input_o\,
	combout => \ALU_CSR[9]~10_combout\);

-- Location: LABCELL_X45_Y46_N0
\ALU_CSR[9]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[9]$latch~combout\ = ( \ALU_CSR[9]~10_combout\ & ( (\ALU_CSR[9]$latch~combout\) # (\ALU_CSR[31]~1_combout\) ) ) # ( !\ALU_CSR[9]~10_combout\ & ( (!\ALU_CSR[31]~1_combout\ & \ALU_CSR[9]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[31]~1_combout\,
	datad => \ALT_INV_ALU_CSR[9]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[9]~10_combout\,
	combout => \ALU_CSR[9]$latch~combout\);

-- Location: LABCELL_X38_Y46_N18
\OpAND|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(10) = ( InputANDB(10) & ( \Registers_ALU[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Registers_ALU[10]~input_o\,
	dataf => ALT_INV_InputANDB(10),
	combout => \OpAND|Result\(10));

-- Location: LABCELL_X38_Y46_N9
\OpOR|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(10) = (!InputORB(10) & !\Registers_ALU[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputORB(10),
	datad => \ALT_INV_Registers_ALU[10]~input_o\,
	combout => \OpOR|Result\(10));

-- Location: LABCELL_X38_Y46_N15
\ALU_CSR[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[10]~11_combout\ = (!\Control_ALU[28]~input_o\ & ((!\Control_ALU[30]~input_o\ & ((!\OpOR|Result\(10)))) # (\Control_ALU[30]~input_o\ & (\OpAND|Result\(10))))) # (\Control_ALU[28]~input_o\ & (\OpAND|Result\(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000100110011101100010011001110110001001100111011000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[28]~input_o\,
	datab => \OpAND|ALT_INV_Result\(10),
	datac => \OpOR|ALT_INV_Result\(10),
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \ALU_CSR[10]~11_combout\);

-- Location: LABCELL_X38_Y46_N21
\ALU_CSR[10]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[10]$latch~combout\ = (!\ALU_CSR[31]~1_combout\ & ((\ALU_CSR[10]$latch~combout\))) # (\ALU_CSR[31]~1_combout\ & (\ALU_CSR[10]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[10]~11_combout\,
	datac => \ALT_INV_ALU_CSR[31]~1_combout\,
	datad => \ALT_INV_ALU_CSR[10]$latch~combout\,
	combout => \ALU_CSR[10]$latch~combout\);

-- Location: LABCELL_X37_Y46_N6
\OpAND|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(11) = ( InputANDB(11) & ( \Registers_ALU[11]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[11]~input_o\,
	dataf => ALT_INV_InputANDB(11),
	combout => \OpAND|Result\(11));

-- Location: LABCELL_X37_Y46_N45
\OpOR|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(11) = ( !\Registers_ALU[11]~input_o\ & ( !InputORB(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(11),
	datae => \ALT_INV_Registers_ALU[11]~input_o\,
	combout => \OpOR|Result\(11));

-- Location: LABCELL_X37_Y46_N30
\ALU_CSR[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[11]~12_combout\ = ( \Control_ALU[30]~input_o\ & ( \OpAND|Result\(11) ) ) # ( !\Control_ALU[30]~input_o\ & ( (!\Control_ALU[28]~input_o\ & ((!\OpOR|Result\(11)))) # (\Control_ALU[28]~input_o\ & (\OpAND|Result\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110011111100000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpAND|ALT_INV_Result\(11),
	datac => \OpOR|ALT_INV_Result\(11),
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \ALU_CSR[11]~12_combout\);

-- Location: LABCELL_X37_Y46_N33
\ALU_CSR[11]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[11]$latch~combout\ = ( \ALU_CSR[11]~12_combout\ & ( (\ALU_CSR[31]~1_combout\) # (\ALU_CSR[11]$latch~combout\) ) ) # ( !\ALU_CSR[11]~12_combout\ & ( (\ALU_CSR[11]$latch~combout\ & !\ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_CSR[11]$latch~combout\,
	datac => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[11]~12_combout\,
	combout => \ALU_CSR[11]$latch~combout\);

-- Location: LABCELL_X39_Y47_N33
\OpAND|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(12) = ( InputANDB(12) & ( \Registers_ALU[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => ALT_INV_InputANDB(12),
	combout => \OpAND|Result\(12));

-- Location: LABCELL_X39_Y47_N54
\OpOR|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(12) = ( !InputORB(12) & ( !\Registers_ALU[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Registers_ALU[12]~input_o\,
	dataf => ALT_INV_InputORB(12),
	combout => \OpOR|Result\(12));

-- Location: LABCELL_X39_Y47_N3
\ALU_CSR[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[12]~13_combout\ = ( \OpOR|Result\(12) & ( (\OpAND|Result\(12) & ((\Control_ALU[28]~input_o\) # (\Control_ALU[30]~input_o\))) ) ) # ( !\OpOR|Result\(12) & ( ((!\Control_ALU[30]~input_o\ & !\Control_ALU[28]~input_o\)) # (\OpAND|Result\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010101111101010101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpAND|ALT_INV_Result\(12),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpOR|ALT_INV_Result\(12),
	combout => \ALU_CSR[12]~13_combout\);

-- Location: LABCELL_X39_Y47_N0
\ALU_CSR[12]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[12]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[12]~13_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[12]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[12]~13_combout\,
	datad => \ALT_INV_ALU_CSR[12]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[12]$latch~combout\);

-- Location: LABCELL_X38_Y47_N54
\OpAND|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(13) = ( InputANDB(13) & ( \Registers_ALU[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => ALT_INV_InputANDB(13),
	combout => \OpAND|Result\(13));

-- Location: LABCELL_X38_Y47_N45
\OpOR|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(13) = ( !InputORB(13) & ( !\Registers_ALU[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[13]~input_o\,
	dataf => ALT_INV_InputORB(13),
	combout => \OpOR|Result\(13));

-- Location: LABCELL_X38_Y47_N33
\ALU_CSR[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[13]~14_combout\ = ( \OpOR|Result\(13) & ( (\OpAND|Result\(13) & ((\Control_ALU[28]~input_o\) # (\Control_ALU[30]~input_o\))) ) ) # ( !\OpOR|Result\(13) & ( ((!\Control_ALU[30]~input_o\ & !\Control_ALU[28]~input_o\)) # (\OpAND|Result\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010101111101010101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpAND|ALT_INV_Result\(13),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpOR|ALT_INV_Result\(13),
	combout => \ALU_CSR[13]~14_combout\);

-- Location: LABCELL_X38_Y47_N36
\ALU_CSR[13]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[13]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[13]~14_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[13]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[13]~14_combout\,
	datad => \ALT_INV_ALU_CSR[13]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[13]$latch~combout\);

-- Location: LABCELL_X35_Y47_N33
\OpOR|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(14) = ( !InputORB(14) & ( !\Registers_ALU[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => ALT_INV_InputORB(14),
	combout => \OpOR|Result\(14));

-- Location: LABCELL_X35_Y47_N36
\OpAND|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(14) = ( InputANDB(14) & ( \Registers_ALU[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[14]~input_o\,
	dataf => ALT_INV_InputANDB(14),
	combout => \OpAND|Result\(14));

-- Location: LABCELL_X35_Y47_N57
\ALU_CSR[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[14]~15_combout\ = ( \OpAND|Result\(14) & ( ((!\OpOR|Result\(14)) # (\Control_ALU[28]~input_o\)) # (\Control_ALU[30]~input_o\) ) ) # ( !\OpAND|Result\(14) & ( (!\Control_ALU[30]~input_o\ & (!\OpOR|Result\(14) & !\Control_ALU[28]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datac => \OpOR|ALT_INV_Result\(14),
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(14),
	combout => \ALU_CSR[14]~15_combout\);

-- Location: LABCELL_X35_Y47_N48
\ALU_CSR[14]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[14]$latch~combout\ = (!\ALU_CSR[31]~1_combout\ & ((\ALU_CSR[14]$latch~combout\))) # (\ALU_CSR[31]~1_combout\ & (\ALU_CSR[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[14]~15_combout\,
	datac => \ALT_INV_ALU_CSR[14]$latch~combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[14]$latch~combout\);

-- Location: MLABCELL_X36_Y47_N21
\OpOR|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(15) = ( !InputORB(15) & ( !\Registers_ALU[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[15]~input_o\,
	dataf => ALT_INV_InputORB(15),
	combout => \OpOR|Result\(15));

-- Location: MLABCELL_X36_Y47_N42
\OpAND|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(15) = (InputANDB(15) & \Registers_ALU[15]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputANDB(15),
	datad => \ALT_INV_Registers_ALU[15]~input_o\,
	combout => \OpAND|Result\(15));

-- Location: MLABCELL_X36_Y47_N9
\ALU_CSR[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[15]~16_combout\ = ( \OpAND|Result\(15) & ( ((!\OpOR|Result\(15)) # (\Control_ALU[30]~input_o\)) # (\Control_ALU[28]~input_o\) ) ) # ( !\OpAND|Result\(15) & ( (!\Control_ALU[28]~input_o\ & (!\OpOR|Result\(15) & !\Control_ALU[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[28]~input_o\,
	datac => \OpOR|ALT_INV_Result\(15),
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(15),
	combout => \ALU_CSR[15]~16_combout\);

-- Location: MLABCELL_X36_Y47_N6
\ALU_CSR[15]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[15]$latch~combout\ = ( \ALU_CSR[15]~16_combout\ & ( (\ALU_CSR[31]~1_combout\) # (\ALU_CSR[15]$latch~combout\) ) ) # ( !\ALU_CSR[15]~16_combout\ & ( (\ALU_CSR[15]$latch~combout\ & !\ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[15]$latch~combout\,
	datac => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[15]~16_combout\,
	combout => \ALU_CSR[15]$latch~combout\);

-- Location: LABCELL_X37_Y49_N12
\OpAND|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(16) = ( InputANDB(16) & ( \Registers_ALU[16]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[16]~input_o\,
	dataf => ALT_INV_InputANDB(16),
	combout => \OpAND|Result\(16));

-- Location: LABCELL_X37_Y49_N15
\OpOR|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(16) = ( !InputORB(16) & ( !\Registers_ALU[16]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[16]~input_o\,
	dataf => ALT_INV_InputORB(16),
	combout => \OpOR|Result\(16));

-- Location: LABCELL_X37_Y49_N18
\ALU_CSR[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[16]~17_combout\ = ( \OpOR|Result\(16) & ( (\OpAND|Result\(16) & ((\Control_ALU[28]~input_o\) # (\Control_ALU[30]~input_o\))) ) ) # ( !\OpOR|Result\(16) & ( ((!\Control_ALU[30]~input_o\ & !\Control_ALU[28]~input_o\)) # (\OpAND|Result\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100110011111100110011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpAND|ALT_INV_Result\(16),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpOR|ALT_INV_Result\(16),
	combout => \ALU_CSR[16]~17_combout\);

-- Location: LABCELL_X37_Y49_N21
\ALU_CSR[16]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[16]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[16]~17_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[16]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[16]~17_combout\,
	datad => \ALT_INV_ALU_CSR[16]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[16]$latch~combout\);

-- Location: LABCELL_X37_Y49_N33
\OpAND|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(17) = ( InputANDB(17) & ( \Registers_ALU[17]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Registers_ALU[17]~input_o\,
	dataf => ALT_INV_InputANDB(17),
	combout => \OpAND|Result\(17));

-- Location: LABCELL_X38_Y49_N9
\OpOR|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(17) = ( !\Registers_ALU[17]~input_o\ & ( !InputORB(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(17),
	dataf => \ALT_INV_Registers_ALU[17]~input_o\,
	combout => \OpOR|Result\(17));

-- Location: LABCELL_X38_Y49_N45
\ALU_CSR[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[17]~18_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpAND|Result\(17) ) ) # ( !\Control_ALU[28]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((!\OpOR|Result\(17)))) # (\Control_ALU[30]~input_o\ & (\OpAND|Result\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001010101010101010101010111001100010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpAND|ALT_INV_Result\(17),
	datab => \OpOR|ALT_INV_Result\(17),
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	datae => \ALT_INV_Control_ALU[28]~input_o\,
	combout => \ALU_CSR[17]~18_combout\);

-- Location: LABCELL_X38_Y49_N6
\ALU_CSR[17]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[17]$latch~combout\ = ( \ALU_CSR[17]$latch~combout\ & ( (!\ALU_CSR[31]~1_combout\) # (\ALU_CSR[17]~18_combout\) ) ) # ( !\ALU_CSR[17]$latch~combout\ & ( (\ALU_CSR[31]~1_combout\ & \ALU_CSR[17]~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_CSR[31]~1_combout\,
	datac => \ALT_INV_ALU_CSR[17]~18_combout\,
	dataf => \ALT_INV_ALU_CSR[17]$latch~combout\,
	combout => \ALU_CSR[17]$latch~combout\);

-- Location: MLABCELL_X41_Y45_N48
\OpOR|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(18) = (!\Registers_ALU[18]~input_o\ & !InputORB(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[18]~input_o\,
	datab => ALT_INV_InputORB(18),
	combout => \OpOR|Result\(18));

-- Location: MLABCELL_X41_Y45_N51
\OpAND|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(18) = ( InputANDB(18) & ( \Registers_ALU[18]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[18]~input_o\,
	dataf => ALT_INV_InputANDB(18),
	combout => \OpAND|Result\(18));

-- Location: MLABCELL_X41_Y45_N18
\ALU_CSR[18]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[18]~19_combout\ = ( \OpAND|Result\(18) & ( (!\OpOR|Result\(18)) # ((\Control_ALU[28]~input_o\) # (\Control_ALU[30]~input_o\)) ) ) # ( !\OpAND|Result\(18) & ( (!\OpOR|Result\(18) & (!\Control_ALU[30]~input_o\ & !\Control_ALU[28]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpOR|ALT_INV_Result\(18),
	datab => \ALT_INV_Control_ALU[30]~input_o\,
	datac => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(18),
	combout => \ALU_CSR[18]~19_combout\);

-- Location: MLABCELL_X41_Y45_N21
\ALU_CSR[18]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[18]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[18]~19_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[18]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[18]~19_combout\,
	datad => \ALT_INV_ALU_CSR[18]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[18]$latch~combout\);

-- Location: MLABCELL_X41_Y47_N0
\OpOR|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(19) = (!InputORB(19) & !\Registers_ALU[19]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(19),
	datac => \ALT_INV_Registers_ALU[19]~input_o\,
	combout => \OpOR|Result\(19));

-- Location: MLABCELL_X41_Y47_N42
\OpAND|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(19) = (InputANDB(19) & \Registers_ALU[19]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_InputANDB(19),
	datad => \ALT_INV_Registers_ALU[19]~input_o\,
	combout => \OpAND|Result\(19));

-- Location: MLABCELL_X41_Y47_N45
\ALU_CSR[19]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[19]~20_combout\ = (!\Control_ALU[30]~input_o\ & ((!\Control_ALU[28]~input_o\ & (!\OpOR|Result\(19))) # (\Control_ALU[28]~input_o\ & ((\OpAND|Result\(19)))))) # (\Control_ALU[30]~input_o\ & (((\OpAND|Result\(19)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001100110011101000110011001110100011001100111010001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpOR|ALT_INV_Result\(19),
	datab => \OpAND|ALT_INV_Result\(19),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	combout => \ALU_CSR[19]~20_combout\);

-- Location: MLABCELL_X41_Y46_N0
\ALU_CSR[19]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[19]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[19]~20_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[19]~20_combout\ & ( \ALU_CSR[19]$latch~combout\ ) ) ) # ( !\ALU_CSR[31]~1_combout\ & ( !\ALU_CSR[19]~20_combout\ & ( 
-- \ALU_CSR[19]$latch~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[19]$latch~combout\,
	datae => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[19]~20_combout\,
	combout => \ALU_CSR[19]$latch~combout\);

-- Location: LABCELL_X38_Y43_N30
\OpOR|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(20) = (!InputORB(20) & !\Registers_ALU[20]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(20),
	datac => \ALT_INV_Registers_ALU[20]~input_o\,
	combout => \OpOR|Result\(20));

-- Location: LABCELL_X38_Y43_N3
\OpAND|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(20) = ( \Registers_ALU[20]~input_o\ & ( InputANDB(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Registers_ALU[20]~input_o\,
	dataf => ALT_INV_InputANDB(20),
	combout => \OpAND|Result\(20));

-- Location: LABCELL_X38_Y43_N54
\ALU_CSR[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[20]~21_combout\ = ( \OpAND|Result\(20) & ( ((!\OpOR|Result\(20)) # (\Control_ALU[30]~input_o\)) # (\Control_ALU[28]~input_o\) ) ) # ( !\OpAND|Result\(20) & ( (!\Control_ALU[28]~input_o\ & (!\OpOR|Result\(20) & !\Control_ALU[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[28]~input_o\,
	datab => \OpOR|ALT_INV_Result\(20),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(20),
	combout => \ALU_CSR[20]~21_combout\);

-- Location: LABCELL_X38_Y43_N33
\ALU_CSR[20]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[20]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[20]~21_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[20]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_CSR[20]$latch~combout\,
	datac => \ALT_INV_ALU_CSR[20]~21_combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[20]$latch~combout\);

-- Location: LABCELL_X39_Y45_N57
\OpOR|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(21) = (!InputORB(21) & !\Registers_ALU[21]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputORB(21),
	datad => \ALT_INV_Registers_ALU[21]~input_o\,
	combout => \OpOR|Result\(21));

-- Location: LABCELL_X39_Y45_N42
\OpAND|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(21) = ( InputANDB(21) & ( \Registers_ALU[21]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[21]~input_o\,
	dataf => ALT_INV_InputANDB(21),
	combout => \OpAND|Result\(21));

-- Location: LABCELL_X39_Y45_N45
\ALU_CSR[21]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[21]~22_combout\ = ( \Control_ALU[30]~input_o\ & ( \OpAND|Result\(21) ) ) # ( !\Control_ALU[30]~input_o\ & ( (!\Control_ALU[28]~input_o\ & (!\OpOR|Result\(21))) # (\Control_ALU[28]~input_o\ & ((\OpAND|Result\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001111110011000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpOR|ALT_INV_Result\(21),
	datac => \OpAND|ALT_INV_Result\(21),
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \ALT_INV_Control_ALU[30]~input_o\,
	combout => \ALU_CSR[21]~22_combout\);

-- Location: LABCELL_X39_Y45_N0
\ALU_CSR[21]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[21]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[21]~22_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[21]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[21]~22_combout\,
	datad => \ALT_INV_ALU_CSR[21]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[21]$latch~combout\);

-- Location: LABCELL_X37_Y44_N39
\OpOR|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(22) = ( !InputORB(22) & ( !\Registers_ALU[22]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[22]~input_o\,
	dataf => ALT_INV_InputORB(22),
	combout => \OpOR|Result\(22));

-- Location: LABCELL_X37_Y44_N54
\OpAND|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(22) = ( InputANDB(22) & ( \Registers_ALU[22]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Registers_ALU[22]~input_o\,
	dataf => ALT_INV_InputANDB(22),
	combout => \OpAND|Result\(22));

-- Location: LABCELL_X37_Y44_N42
\ALU_CSR[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[22]~23_combout\ = ( \OpAND|Result\(22) & ( (!\OpOR|Result\(22)) # ((\Control_ALU[30]~input_o\) # (\Control_ALU[28]~input_o\)) ) ) # ( !\OpAND|Result\(22) & ( (!\OpOR|Result\(22) & (!\Control_ALU[28]~input_o\ & !\Control_ALU[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpOR|ALT_INV_Result\(22),
	datac => \ALT_INV_Control_ALU[28]~input_o\,
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(22),
	combout => \ALU_CSR[22]~23_combout\);

-- Location: LABCELL_X37_Y44_N18
\ALU_CSR[22]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[22]$latch~combout\ = ( \ALU_CSR[22]~23_combout\ & ( (\ALU_CSR[31]~1_combout\) # (\ALU_CSR[22]$latch~combout\) ) ) # ( !\ALU_CSR[22]~23_combout\ & ( (\ALU_CSR[22]$latch~combout\ & !\ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[22]$latch~combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[22]~23_combout\,
	combout => \ALU_CSR[22]$latch~combout\);

-- Location: LABCELL_X38_Y44_N36
\OpOR|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(23) = ( !\Registers_ALU[23]~input_o\ & ( !InputORB(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Registers_ALU[23]~input_o\,
	dataf => ALT_INV_InputORB(23),
	combout => \OpOR|Result\(23));

-- Location: LABCELL_X38_Y44_N45
\OpAND|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(23) = ( \Registers_ALU[23]~input_o\ & ( InputANDB(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Registers_ALU[23]~input_o\,
	dataf => ALT_INV_InputANDB(23),
	combout => \OpAND|Result\(23));

-- Location: LABCELL_X38_Y44_N48
\ALU_CSR[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[23]~24_combout\ = ( \OpAND|Result\(23) & ( ((!\OpOR|Result\(23)) # (\Control_ALU[30]~input_o\)) # (\Control_ALU[28]~input_o\) ) ) # ( !\OpAND|Result\(23) & ( (!\Control_ALU[28]~input_o\ & (!\OpOR|Result\(23) & !\Control_ALU[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[28]~input_o\,
	datab => \OpOR|ALT_INV_Result\(23),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(23),
	combout => \ALU_CSR[23]~24_combout\);

-- Location: LABCELL_X38_Y44_N3
\ALU_CSR[23]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[23]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[23]~24_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[23]~24_combout\ & ( \ALU_CSR[23]$latch~combout\ ) ) ) # ( !\ALU_CSR[31]~1_combout\ & ( !\ALU_CSR[23]~24_combout\ & ( 
-- \ALU_CSR[23]$latch~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALU_CSR[23]$latch~combout\,
	datae => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[23]~24_combout\,
	combout => \ALU_CSR[23]$latch~combout\);

-- Location: LABCELL_X37_Y44_N27
\OpOR|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(24) = ( !\Registers_ALU[24]~input_o\ & ( !InputORB(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputORB(24),
	dataf => \ALT_INV_Registers_ALU[24]~input_o\,
	combout => \OpOR|Result\(24));

-- Location: LABCELL_X37_Y44_N51
\OpAND|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(24) = ( InputANDB(24) & ( \Registers_ALU[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[24]~input_o\,
	dataf => ALT_INV_InputANDB(24),
	combout => \OpAND|Result\(24));

-- Location: LABCELL_X37_Y44_N21
\ALU_CSR[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[24]~25_combout\ = ( \OpAND|Result\(24) & ( ((!\OpOR|Result\(24)) # (\Control_ALU[30]~input_o\)) # (\Control_ALU[28]~input_o\) ) ) # ( !\OpAND|Result\(24) & ( (!\Control_ALU[28]~input_o\ & (!\OpOR|Result\(24) & !\Control_ALU[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[28]~input_o\,
	datab => \OpOR|ALT_INV_Result\(24),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(24),
	combout => \ALU_CSR[24]~25_combout\);

-- Location: LABCELL_X37_Y44_N24
\ALU_CSR[24]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[24]$latch~combout\ = ( \ALU_CSR[24]$latch~combout\ & ( (!\ALU_CSR[31]~1_combout\) # (\ALU_CSR[24]~25_combout\) ) ) # ( !\ALU_CSR[24]$latch~combout\ & ( (\ALU_CSR[24]~25_combout\ & \ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_CSR[24]~25_combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[24]$latch~combout\,
	combout => \ALU_CSR[24]$latch~combout\);

-- Location: LABCELL_X37_Y45_N51
\OpOR|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(25) = ( !InputORB(25) & ( !\Registers_ALU[25]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[25]~input_o\,
	dataf => ALT_INV_InputORB(25),
	combout => \OpOR|Result\(25));

-- Location: LABCELL_X37_Y45_N54
\OpAND|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(25) = ( \Registers_ALU[25]~input_o\ & ( InputANDB(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputANDB(25),
	datae => \ALT_INV_Registers_ALU[25]~input_o\,
	combout => \OpAND|Result\(25));

-- Location: LABCELL_X37_Y45_N27
\ALU_CSR[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[25]~26_combout\ = ( \OpAND|Result\(25) & ( ((!\OpOR|Result\(25)) # (\Control_ALU[28]~input_o\)) # (\Control_ALU[30]~input_o\) ) ) # ( !\OpAND|Result\(25) & ( (!\Control_ALU[30]~input_o\ & (!\OpOR|Result\(25) & !\Control_ALU[28]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datac => \OpOR|ALT_INV_Result\(25),
	datad => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(25),
	combout => \ALU_CSR[25]~26_combout\);

-- Location: LABCELL_X37_Y45_N30
\ALU_CSR[25]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[25]$latch~combout\ = ( \ALU_CSR[25]$latch~combout\ & ( (!\ALU_CSR[31]~1_combout\) # (\ALU_CSR[25]~26_combout\) ) ) # ( !\ALU_CSR[25]$latch~combout\ & ( (\ALU_CSR[25]~26_combout\ & \ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[25]~26_combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[25]$latch~combout\,
	combout => \ALU_CSR[25]$latch~combout\);

-- Location: LABCELL_X38_Y47_N51
\OpAND|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(26) = (InputANDB(26) & \Registers_ALU[26]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputANDB(26),
	datac => \ALT_INV_Registers_ALU[26]~input_o\,
	combout => \OpAND|Result\(26));

-- Location: LABCELL_X38_Y47_N39
\OpOR|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(26) = ( !InputORB(26) & ( !\Registers_ALU[26]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[26]~input_o\,
	dataf => ALT_INV_InputORB(26),
	combout => \OpOR|Result\(26));

-- Location: LABCELL_X37_Y47_N45
\ALU_CSR[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[26]~27_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpOR|Result\(26) & ( \OpAND|Result\(26) ) ) ) # ( !\Control_ALU[28]~input_o\ & ( \OpOR|Result\(26) & ( (\OpAND|Result\(26) & \Control_ALU[30]~input_o\) ) ) ) # ( \Control_ALU[28]~input_o\ & ( 
-- !\OpOR|Result\(26) & ( \OpAND|Result\(26) ) ) ) # ( !\Control_ALU[28]~input_o\ & ( !\OpOR|Result\(26) & ( (!\Control_ALU[30]~input_o\) # (\OpAND|Result\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011001100110011001100000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpAND|ALT_INV_Result\(26),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datae => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpOR|ALT_INV_Result\(26),
	combout => \ALU_CSR[26]~27_combout\);

-- Location: LABCELL_X37_Y47_N0
\ALU_CSR[26]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[26]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[26]~27_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[26]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[26]~27_combout\,
	datad => \ALT_INV_ALU_CSR[26]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[26]$latch~combout\);

-- Location: MLABCELL_X36_Y45_N51
\OpOR|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(27) = ( !InputORB(27) & ( !\Registers_ALU[27]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Registers_ALU[27]~input_o\,
	dataf => ALT_INV_InputORB(27),
	combout => \OpOR|Result\(27));

-- Location: MLABCELL_X36_Y45_N36
\OpAND|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(27) = ( InputANDB(27) & ( \Registers_ALU[27]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[27]~input_o\,
	dataf => ALT_INV_InputANDB(27),
	combout => \OpAND|Result\(27));

-- Location: MLABCELL_X36_Y45_N6
\ALU_CSR[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[27]~28_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpAND|Result\(27) ) ) # ( !\Control_ALU[28]~input_o\ & ( \OpAND|Result\(27) & ( (!\OpOR|Result\(27)) # (\Control_ALU[30]~input_o\) ) ) ) # ( !\Control_ALU[28]~input_o\ & ( !\OpAND|Result\(27) & ( 
-- (!\OpOR|Result\(27) & !\Control_ALU[30]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011001111110011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpOR|ALT_INV_Result\(27),
	datac => \ALT_INV_Control_ALU[30]~input_o\,
	datae => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(27),
	combout => \ALU_CSR[27]~28_combout\);

-- Location: MLABCELL_X36_Y45_N33
\ALU_CSR[27]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[27]$latch~combout\ = ( \ALU_CSR[27]$latch~combout\ & ( (!\ALU_CSR[31]~1_combout\) # (\ALU_CSR[27]~28_combout\) ) ) # ( !\ALU_CSR[27]$latch~combout\ & ( (\ALU_CSR[27]~28_combout\ & \ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[27]~28_combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[27]$latch~combout\,
	combout => \ALU_CSR[27]$latch~combout\);

-- Location: MLABCELL_X36_Y46_N6
\OpAND|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(28) = ( InputANDB(28) & ( \Registers_ALU[28]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[28]~input_o\,
	dataf => ALT_INV_InputANDB(28),
	combout => \OpAND|Result\(28));

-- Location: MLABCELL_X36_Y46_N9
\OpOR|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(28) = (!\Registers_ALU[28]~input_o\ & !InputORB(28))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Registers_ALU[28]~input_o\,
	datad => ALT_INV_InputORB(28),
	combout => \OpOR|Result\(28));

-- Location: MLABCELL_X36_Y46_N18
\ALU_CSR[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[28]~29_combout\ = ( \OpOR|Result\(28) & ( (\OpAND|Result\(28) & ((\Control_ALU[28]~input_o\) # (\Control_ALU[30]~input_o\))) ) ) # ( !\OpOR|Result\(28) & ( ((!\Control_ALU[30]~input_o\ & !\Control_ALU[28]~input_o\)) # (\OpAND|Result\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001110110011101100111011001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[30]~input_o\,
	datab => \OpAND|ALT_INV_Result\(28),
	datac => \ALT_INV_Control_ALU[28]~input_o\,
	dataf => \OpOR|ALT_INV_Result\(28),
	combout => \ALU_CSR[28]~29_combout\);

-- Location: MLABCELL_X36_Y46_N21
\ALU_CSR[28]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[28]$latch~combout\ = ( \ALU_CSR[28]~29_combout\ & ( (\ALU_CSR[28]$latch~combout\) # (\ALU_CSR[31]~1_combout\) ) ) # ( !\ALU_CSR[28]~29_combout\ & ( (!\ALU_CSR[31]~1_combout\ & \ALU_CSR[28]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[31]~1_combout\,
	datad => \ALT_INV_ALU_CSR[28]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[28]~29_combout\,
	combout => \ALU_CSR[28]$latch~combout\);

-- Location: LABCELL_X43_Y46_N57
\OpOR|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(29) = (!InputORB(29) & !\Registers_ALU[29]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(29),
	datad => \ALT_INV_Registers_ALU[29]~input_o\,
	combout => \OpOR|Result\(29));

-- Location: LABCELL_X43_Y46_N54
\OpAND|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(29) = (InputANDB(29) & \Registers_ALU[29]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputANDB(29),
	datac => \ALT_INV_Registers_ALU[29]~input_o\,
	combout => \OpAND|Result\(29));

-- Location: LABCELL_X43_Y46_N0
\ALU_CSR[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[29]~30_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpAND|Result\(29) ) ) # ( !\Control_ALU[28]~input_o\ & ( (!\Control_ALU[30]~input_o\ & (!\OpOR|Result\(29))) # (\Control_ALU[30]~input_o\ & ((\OpAND|Result\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110011101010100011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpOR|ALT_INV_Result\(29),
	datab => \OpAND|ALT_INV_Result\(29),
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \ALT_INV_Control_ALU[28]~input_o\,
	combout => \ALU_CSR[29]~30_combout\);

-- Location: LABCELL_X43_Y46_N3
\ALU_CSR[29]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[29]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[29]~30_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[29]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[29]~30_combout\,
	datad => \ALT_INV_ALU_CSR[29]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[29]$latch~combout\);

-- Location: LABCELL_X39_Y44_N30
\OpAND|Result[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(30) = ( InputANDB(30) & ( \Registers_ALU[30]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[30]~input_o\,
	dataf => ALT_INV_InputANDB(30),
	combout => \OpAND|Result\(30));

-- Location: LABCELL_X39_Y44_N33
\OpOR|Result[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(30) = ( !\Registers_ALU[30]~input_o\ & ( !InputORB(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_InputORB(30),
	dataf => \ALT_INV_Registers_ALU[30]~input_o\,
	combout => \OpOR|Result\(30));

-- Location: LABCELL_X39_Y44_N18
\ALU_CSR[30]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[30]~31_combout\ = ( \Control_ALU[28]~input_o\ & ( \OpAND|Result\(30) ) ) # ( !\Control_ALU[28]~input_o\ & ( (!\Control_ALU[30]~input_o\ & ((!\OpOR|Result\(30)))) # (\Control_ALU[30]~input_o\ & (\OpAND|Result\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110011111100000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \OpAND|ALT_INV_Result\(30),
	datac => \OpOR|ALT_INV_Result\(30),
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \ALT_INV_Control_ALU[28]~input_o\,
	combout => \ALU_CSR[30]~31_combout\);

-- Location: LABCELL_X39_Y44_N21
\ALU_CSR[30]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[30]$latch~combout\ = ( \ALU_CSR[31]~1_combout\ & ( \ALU_CSR[30]~31_combout\ ) ) # ( !\ALU_CSR[31]~1_combout\ & ( \ALU_CSR[30]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALU_CSR[30]~31_combout\,
	datad => \ALT_INV_ALU_CSR[30]$latch~combout\,
	dataf => \ALT_INV_ALU_CSR[31]~1_combout\,
	combout => \ALU_CSR[30]$latch~combout\);

-- Location: LABCELL_X42_Y44_N3
\OpOR|Result[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpOR|Result\(31) = (!InputORB(31) & !\Registers_ALU[31]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_InputORB(31),
	datad => \ALT_INV_Registers_ALU[31]~input_o\,
	combout => \OpOR|Result\(31));

-- Location: LABCELL_X42_Y44_N42
\OpAND|Result[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \OpAND|Result\(31) = ( InputANDB(31) & ( \Registers_ALU[31]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Registers_ALU[31]~input_o\,
	dataf => ALT_INV_InputANDB(31),
	combout => \OpAND|Result\(31));

-- Location: LABCELL_X42_Y44_N12
\ALU_CSR[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[31]~32_combout\ = ( \OpAND|Result\(31) & ( (!\OpOR|Result\(31)) # ((\Control_ALU[30]~input_o\) # (\Control_ALU[28]~input_o\)) ) ) # ( !\OpAND|Result\(31) & ( (!\OpOR|Result\(31) & (!\Control_ALU[28]~input_o\ & !\Control_ALU[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \OpOR|ALT_INV_Result\(31),
	datab => \ALT_INV_Control_ALU[28]~input_o\,
	datad => \ALT_INV_Control_ALU[30]~input_o\,
	dataf => \OpAND|ALT_INV_Result\(31),
	combout => \ALU_CSR[31]~32_combout\);

-- Location: LABCELL_X42_Y44_N15
\ALU_CSR[31]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_CSR[31]$latch~combout\ = ( \ALU_CSR[31]$latch~combout\ & ( (!\ALU_CSR[31]~1_combout\) # (\ALU_CSR[31]~32_combout\) ) ) # ( !\ALU_CSR[31]$latch~combout\ & ( (\ALU_CSR[31]~32_combout\ & \ALU_CSR[31]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_CSR[31]~32_combout\,
	datad => \ALT_INV_ALU_CSR[31]~1_combout\,
	dataf => \ALT_INV_ALU_CSR[31]$latch~combout\,
	combout => \ALU_CSR[31]$latch~combout\);

-- Location: LABCELL_X44_Y45_N45
ALUMARSelector : cyclonev_lcell_comb
-- Equation(s):
-- \ALUMARSelector~combout\ = ( \Control_ALU[12]~input_o\ ) # ( !\Control_ALU[12]~input_o\ & ( (\Control_ALU[25]~input_o\) # (\Control_ALU[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Control_ALU[33]~input_o\,
	datad => \ALT_INV_Control_ALU[25]~input_o\,
	dataf => \ALT_INV_Control_ALU[12]~input_o\,
	combout => \ALUMARSelector~combout\);

-- Location: LABCELL_X45_Y45_N0
\ALU_MAR[0]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[0]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(0) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[0]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(0),
	datad => \ALT_INV_ALU_MAR[0]$latch~combout\,
	dataf => \ALT_INV_ALUMARSelector~combout\,
	combout => \ALU_MAR[0]$latch~combout\);

-- Location: LABCELL_X43_Y44_N42
\ALU_MAR[1]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[1]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \ALU_MAR[1]$latch~combout\ & ( \CRAA32|Result\(1) ) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[1]$latch~combout\ ) ) # ( \ALUMARSelector~combout\ & ( !\ALU_MAR[1]$latch~combout\ & ( 
-- \CRAA32|Result\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(1),
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \ALT_INV_ALU_MAR[1]$latch~combout\,
	combout => \ALU_MAR[1]$latch~combout\);

-- Location: LABCELL_X48_Y46_N18
\ALU_MAR[2]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[2]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(2) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[2]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(2),
	datac => \ALT_INV_ALU_MAR[2]$latch~combout\,
	dataf => \ALT_INV_ALUMARSelector~combout\,
	combout => \ALU_MAR[2]$latch~combout\);

-- Location: LABCELL_X48_Y46_N15
\ALU_MAR[3]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[3]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(3) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[3]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(3),
	datac => \ALT_INV_ALU_MAR[3]$latch~combout\,
	dataf => \ALT_INV_ALUMARSelector~combout\,
	combout => \ALU_MAR[3]$latch~combout\);

-- Location: LABCELL_X44_Y49_N33
\ALU_MAR[4]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[4]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \ALU_MAR[4]$latch~combout\ & ( \CRAA32|Result\(4) ) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[4]$latch~combout\ ) ) # ( \ALUMARSelector~combout\ & ( !\ALU_MAR[4]$latch~combout\ & ( 
-- \CRAA32|Result\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(4),
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \ALT_INV_ALU_MAR[4]$latch~combout\,
	combout => \ALU_MAR[4]$latch~combout\);

-- Location: LABCELL_X48_Y46_N45
\ALU_MAR[5]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[5]$latch~combout\ = ( \ALU_MAR[5]$latch~combout\ & ( \CRAA32|Result\(5) ) ) # ( !\ALU_MAR[5]$latch~combout\ & ( \CRAA32|Result\(5) & ( \ALUMARSelector~combout\ ) ) ) # ( \ALU_MAR[5]$latch~combout\ & ( !\CRAA32|Result\(5) & ( 
-- !\ALUMARSelector~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALUMARSelector~combout\,
	datae => \ALT_INV_ALU_MAR[5]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(5),
	combout => \ALU_MAR[5]$latch~combout\);

-- Location: LABCELL_X44_Y49_N36
\ALU_MAR[6]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[6]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(6) ) ) # ( !\ALUMARSelector~combout\ & ( \CRAA32|Result\(6) & ( \ALU_MAR[6]$latch~combout\ ) ) ) # ( !\ALUMARSelector~combout\ & ( !\CRAA32|Result\(6) & ( 
-- \ALU_MAR[6]$latch~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_MAR[6]$latch~combout\,
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(6),
	combout => \ALU_MAR[6]$latch~combout\);

-- Location: LABCELL_X45_Y47_N3
\ALU_MAR[7]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[7]$latch~combout\ = ( \CRAA32|Result\(7) & ( (\ALU_MAR[7]$latch~combout\) # (\ALUMARSelector~combout\) ) ) # ( !\CRAA32|Result\(7) & ( (!\ALUMARSelector~combout\ & \ALU_MAR[7]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \ALT_INV_ALU_MAR[7]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(7),
	combout => \ALU_MAR[7]$latch~combout\);

-- Location: LABCELL_X48_Y45_N15
\ALU_MAR[8]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[8]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \ALU_MAR[8]$latch~combout\ & ( \CRAA32|Result\(8) ) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[8]$latch~combout\ ) ) # ( \ALUMARSelector~combout\ & ( !\ALU_MAR[8]$latch~combout\ & ( 
-- \CRAA32|Result\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(8),
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \ALT_INV_ALU_MAR[8]$latch~combout\,
	combout => \ALU_MAR[8]$latch~combout\);

-- Location: LABCELL_X45_Y45_N6
\ALU_MAR[9]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[9]$latch~combout\ = ( \ALU_MAR[9]$latch~combout\ & ( (!\ALUMARSelector~combout\) # (\CRAA32|Result\(9)) ) ) # ( !\ALU_MAR[9]$latch~combout\ & ( (\ALUMARSelector~combout\ & \CRAA32|Result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \CRAA32|ALT_INV_Result\(9),
	dataf => \ALT_INV_ALU_MAR[9]$latch~combout\,
	combout => \ALU_MAR[9]$latch~combout\);

-- Location: LABCELL_X45_Y47_N51
\ALU_MAR[10]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[10]$latch~combout\ = ( \ALU_MAR[10]$latch~combout\ & ( (!\ALUMARSelector~combout\) # (\CRAA32|Result\(10)) ) ) # ( !\ALU_MAR[10]$latch~combout\ & ( (\CRAA32|Result\(10) & \ALUMARSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(10),
	datad => \ALT_INV_ALUMARSelector~combout\,
	dataf => \ALT_INV_ALU_MAR[10]$latch~combout\,
	combout => \ALU_MAR[10]$latch~combout\);

-- Location: LABCELL_X45_Y48_N48
\ALU_MAR[11]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[11]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \ALU_MAR[11]$latch~combout\ & ( \CRAA32|Result\(11) ) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[11]$latch~combout\ ) ) # ( \ALUMARSelector~combout\ & ( !\ALU_MAR[11]$latch~combout\ & ( 
-- \CRAA32|Result\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(11),
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \ALT_INV_ALU_MAR[11]$latch~combout\,
	combout => \ALU_MAR[11]$latch~combout\);

-- Location: LABCELL_X44_Y44_N42
\ALU_MAR[12]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[12]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(12) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[12]$latch~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|ALT_INV_Result\(12),
	datad => \ALT_INV_ALU_MAR[12]$latch~combout\,
	datae => \ALT_INV_ALUMARSelector~combout\,
	combout => \ALU_MAR[12]$latch~combout\);

-- Location: LABCELL_X44_Y45_N27
\ALU_MAR[13]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[13]$latch~combout\ = ( \CRAA32|Result\(13) & ( (\ALU_MAR[13]$latch~combout\) # (\ALUMARSelector~combout\) ) ) # ( !\CRAA32|Result\(13) & ( (!\ALUMARSelector~combout\ & \ALU_MAR[13]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \ALT_INV_ALU_MAR[13]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(13),
	combout => \ALU_MAR[13]$latch~combout\);

-- Location: LABCELL_X44_Y44_N39
\ALU_MAR[14]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[14]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \ALU_MAR[14]$latch~combout\ & ( \CRAA32|Result\(14) ) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[14]$latch~combout\ ) ) # ( \ALUMARSelector~combout\ & ( !\ALU_MAR[14]$latch~combout\ & ( 
-- \CRAA32|Result\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CRAA32|ALT_INV_Result\(14),
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \ALT_INV_ALU_MAR[14]$latch~combout\,
	combout => \ALU_MAR[14]$latch~combout\);

-- Location: LABCELL_X42_Y48_N18
\ALU_MAR[15]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[15]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \ALU_MAR[15]$latch~combout\ & ( \CRAA32|Result\(15) ) ) ) # ( !\ALUMARSelector~combout\ & ( \ALU_MAR[15]$latch~combout\ ) ) # ( \ALUMARSelector~combout\ & ( !\ALU_MAR[15]$latch~combout\ & ( 
-- \CRAA32|Result\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(15),
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \ALT_INV_ALU_MAR[15]$latch~combout\,
	combout => \ALU_MAR[15]$latch~combout\);

-- Location: LABCELL_X43_Y48_N18
\ALU_MAR[16]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[16]$latch~combout\ = ( \CRAA32|Result\(16) & ( (\ALUMARSelector~combout\) # (\ALU_MAR[16]$latch~combout\) ) ) # ( !\CRAA32|Result\(16) & ( (\ALU_MAR[16]$latch~combout\ & !\ALUMARSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_MAR[16]$latch~combout\,
	datad => \ALT_INV_ALUMARSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(16),
	combout => \ALU_MAR[16]$latch~combout\);

-- Location: LABCELL_X43_Y48_N15
\ALU_MAR[17]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[17]$latch~combout\ = ( \ALU_MAR[17]$latch~combout\ & ( (!\ALUMARSelector~combout\) # (\CRAA32|Result\(17)) ) ) # ( !\ALU_MAR[17]$latch~combout\ & ( (\CRAA32|Result\(17) & \ALUMARSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(17),
	datad => \ALT_INV_ALUMARSelector~combout\,
	dataf => \ALT_INV_ALU_MAR[17]$latch~combout\,
	combout => \ALU_MAR[17]$latch~combout\);

-- Location: LABCELL_X43_Y48_N36
\ALU_MAR[18]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[18]$latch~combout\ = (!\ALUMARSelector~combout\ & ((\ALU_MAR[18]$latch~combout\))) # (\ALUMARSelector~combout\ & (\CRAA32|Result\(18)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|ALT_INV_Result\(18),
	datac => \ALT_INV_ALU_MAR[18]$latch~combout\,
	datad => \ALT_INV_ALUMARSelector~combout\,
	combout => \ALU_MAR[18]$latch~combout\);

-- Location: LABCELL_X44_Y48_N57
\ALU_MAR[19]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[19]$latch~combout\ = ( \ALU_MAR[19]$latch~combout\ & ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(19) ) ) ) # ( !\ALU_MAR[19]$latch~combout\ & ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(19) ) ) ) # ( \ALU_MAR[19]$latch~combout\ & ( 
-- !\ALUMARSelector~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CRAA32|ALT_INV_Result\(19),
	datae => \ALT_INV_ALU_MAR[19]$latch~combout\,
	dataf => \ALT_INV_ALUMARSelector~combout\,
	combout => \ALU_MAR[19]$latch~combout\);

-- Location: LABCELL_X44_Y45_N3
\ALU_MAR[20]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[20]$latch~combout\ = ( \CRAA32|Result\(20) & ( (\ALU_MAR[20]$latch~combout\) # (\ALUMARSelector~combout\) ) ) # ( !\CRAA32|Result\(20) & ( (!\ALUMARSelector~combout\ & \ALU_MAR[20]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \ALT_INV_ALU_MAR[20]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(20),
	combout => \ALU_MAR[20]$latch~combout\);

-- Location: LABCELL_X44_Y45_N54
\ALU_MAR[21]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[21]$latch~combout\ = ( \CRAA32|Result\(21) & ( (\ALUMARSelector~combout\) # (\ALU_MAR[21]$latch~combout\) ) ) # ( !\CRAA32|Result\(21) & ( (\ALU_MAR[21]$latch~combout\ & !\ALUMARSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_MAR[21]$latch~combout\,
	datad => \ALT_INV_ALUMARSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(21),
	combout => \ALU_MAR[21]$latch~combout\);

-- Location: LABCELL_X42_Y46_N36
\ALU_MAR[22]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[22]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(22) ) ) # ( !\ALUMARSelector~combout\ & ( \CRAA32|Result\(22) & ( \ALU_MAR[22]$latch~combout\ ) ) ) # ( !\ALUMARSelector~combout\ & ( !\CRAA32|Result\(22) & ( 
-- \ALU_MAR[22]$latch~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_MAR[22]$latch~combout\,
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(22),
	combout => \ALU_MAR[22]$latch~combout\);

-- Location: LABCELL_X43_Y45_N30
\ALU_MAR[23]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[23]$latch~combout\ = ( \CRAA32|Result\(23) & ( (\ALU_MAR[23]$latch~combout\) # (\ALUMARSelector~combout\) ) ) # ( !\CRAA32|Result\(23) & ( (!\ALUMARSelector~combout\ & \ALU_MAR[23]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \ALT_INV_ALU_MAR[23]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(23),
	combout => \ALU_MAR[23]$latch~combout\);

-- Location: LABCELL_X43_Y45_N24
\ALU_MAR[24]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[24]$latch~combout\ = ( \ALU_MAR[24]$latch~combout\ & ( (!\ALUMARSelector~combout\) # (\CRAA32|Result\(24)) ) ) # ( !\ALU_MAR[24]$latch~combout\ & ( (\ALUMARSelector~combout\ & \CRAA32|Result\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \CRAA32|ALT_INV_Result\(24),
	dataf => \ALT_INV_ALU_MAR[24]$latch~combout\,
	combout => \ALU_MAR[24]$latch~combout\);

-- Location: LABCELL_X42_Y45_N27
\ALU_MAR[25]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[25]$latch~combout\ = ( \CRAA32|Result\(25) & ( (\ALU_MAR[25]$latch~combout\) # (\ALUMARSelector~combout\) ) ) # ( !\CRAA32|Result\(25) & ( (!\ALUMARSelector~combout\ & \ALU_MAR[25]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \ALT_INV_ALU_MAR[25]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(25),
	combout => \ALU_MAR[25]$latch~combout\);

-- Location: LABCELL_X42_Y45_N39
\ALU_MAR[26]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[26]$latch~combout\ = ( \CRAA32|Result\(26) & ( (\ALUMARSelector~combout\) # (\ALU_MAR[26]$latch~combout\) ) ) # ( !\CRAA32|Result\(26) & ( (\ALU_MAR[26]$latch~combout\ & !\ALUMARSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALU_MAR[26]$latch~combout\,
	datad => \ALT_INV_ALUMARSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(26),
	combout => \ALU_MAR[26]$latch~combout\);

-- Location: LABCELL_X44_Y46_N3
\ALU_MAR[27]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[27]$latch~combout\ = ( \CRAA32|Result\(27) & ( (\ALU_MAR[27]$latch~combout\) # (\ALUMARSelector~combout\) ) ) # ( !\CRAA32|Result\(27) & ( (!\ALUMARSelector~combout\ & \ALU_MAR[27]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \ALT_INV_ALU_MAR[27]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(27),
	combout => \ALU_MAR[27]$latch~combout\);

-- Location: LABCELL_X42_Y46_N21
\ALU_MAR[28]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[28]$latch~combout\ = ( \ALUMARSelector~combout\ & ( \CRAA32|Result\(28) ) ) # ( !\ALUMARSelector~combout\ & ( \CRAA32|Result\(28) & ( \ALU_MAR[28]$latch~combout\ ) ) ) # ( !\ALUMARSelector~combout\ & ( !\CRAA32|Result\(28) & ( 
-- \ALU_MAR[28]$latch~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALU_MAR[28]$latch~combout\,
	datae => \ALT_INV_ALUMARSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(28),
	combout => \ALU_MAR[28]$latch~combout\);

-- Location: LABCELL_X44_Y46_N27
\ALU_MAR[29]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[29]$latch~combout\ = ( \CRAA32|Result\(29) & ( (\ALU_MAR[29]$latch~combout\) # (\ALUMARSelector~combout\) ) ) # ( !\CRAA32|Result\(29) & ( (!\ALUMARSelector~combout\ & \ALU_MAR[29]$latch~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUMARSelector~combout\,
	datad => \ALT_INV_ALU_MAR[29]$latch~combout\,
	dataf => \CRAA32|ALT_INV_Result\(29),
	combout => \ALU_MAR[29]$latch~combout\);

-- Location: LABCELL_X39_Y44_N51
\ALU_MAR[30]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[30]$latch~combout\ = ( \CRAA32|Result\(30) & ( (\ALUMARSelector~combout\) # (\ALU_MAR[30]$latch~combout\) ) ) # ( !\CRAA32|Result\(30) & ( (\ALU_MAR[30]$latch~combout\ & !\ALUMARSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_MAR[30]$latch~combout\,
	datad => \ALT_INV_ALUMARSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(30),
	combout => \ALU_MAR[30]$latch~combout\);

-- Location: LABCELL_X42_Y44_N39
\ALU_MAR[31]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU_MAR[31]$latch~combout\ = ( \CRAA32|Result\(31) & ( (\ALUMARSelector~combout\) # (\ALU_MAR[31]$latch~combout\) ) ) # ( !\CRAA32|Result\(31) & ( (\ALU_MAR[31]$latch~combout\ & !\ALUMARSelector~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALU_MAR[31]$latch~combout\,
	datad => \ALT_INV_ALUMARSelector~combout\,
	dataf => \CRAA32|ALT_INV_Result\(31),
	combout => \ALU_MAR[31]$latch~combout\);

-- Location: LABCELL_X96_Y45_N36
\Mul|Add32D|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(25) = ( \Mul|Add32D|Carry\(25) & ( \Mul|Add32C|Result\(25) & ( \Mul|Add18C|Result\(11) ) ) ) # ( !\Mul|Add32D|Carry\(25) & ( \Mul|Add32C|Result\(25) & ( !\Mul|Add18C|Result\(11) ) ) ) # ( \Mul|Add32D|Carry\(25) & ( 
-- !\Mul|Add32C|Result\(25) & ( !\Mul|Add18C|Result\(11) ) ) ) # ( !\Mul|Add32D|Carry\(25) & ( !\Mul|Add32C|Result\(25) & ( \Mul|Add18C|Result\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add18C|ALT_INV_Result\(11),
	datae => \Mul|Add32D|ALT_INV_Carry\(25),
	dataf => \Mul|Add32C|ALT_INV_Result\(25),
	combout => \Mul|Add32D|Result\(25));

-- Location: LABCELL_X96_Y47_N12
\Mul|Add32D|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(27) = ( \Mul|Add32D|Carry\(27) & ( !\Mul|Add32D|Carry~2_combout\ ) ) # ( !\Mul|Add32D|Carry\(27) & ( \Mul|Add32D|Carry~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add32D|ALT_INV_Carry~2_combout\,
	dataf => \Mul|Add32D|ALT_INV_Carry\(27),
	combout => \Mul|Add32D|Result\(27));

-- Location: LABCELL_X102_Y44_N45
\Mul|Add32D|Result[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(30) = ( \Mul|Add32D|Carry\(30) & ( \Mul|Add32D|Carry~5_combout\ ) ) # ( !\Mul|Add32D|Carry\(30) & ( !\Mul|Add32D|Carry~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add32D|ALT_INV_Carry~5_combout\,
	dataf => \Mul|Add32D|ALT_INV_Carry\(30),
	combout => \Mul|Add32D|Result\(30));

-- Location: LABCELL_X42_Y45_N3
\CRAA32|Carry[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carry\(30) = ( \CRAA32|Carry\(29) & ( (AdderInputB(29)) # (AdderInputA(29)) ) ) # ( !\CRAA32|Carry\(29) & ( (AdderInputA(29) & AdderInputB(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_AdderInputA(29),
	datad => ALT_INV_AdderInputB(29),
	dataf => \CRAA32|ALT_INV_Carry\(29),
	combout => \CRAA32|Carry\(30));

-- Location: LABCELL_X47_Y45_N57
\CRAA32|Carryout\ : cyclonev_lcell_comb
-- Equation(s):
-- \CRAA32|Carryout~combout\ = ( AdderInputB(30) & ( AdderInputB(31) & ( ((\CRAA32|Carry\(30)) # (AdderInputA(30))) # (AdderInputA(31)) ) ) ) # ( !AdderInputB(30) & ( AdderInputB(31) & ( ((AdderInputA(30) & \CRAA32|Carry\(30))) # (AdderInputA(31)) ) ) ) # ( 
-- AdderInputB(30) & ( !AdderInputB(31) & ( (AdderInputA(31) & ((\CRAA32|Carry\(30)) # (AdderInputA(30)))) ) ) ) # ( !AdderInputB(30) & ( !AdderInputB(31) & ( (AdderInputA(31) & (AdderInputA(30) & \CRAA32|Carry\(30))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000101010001010101010111010101110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_AdderInputA(31),
	datab => ALT_INV_AdderInputA(30),
	datac => \CRAA32|ALT_INV_Carry\(30),
	datae => ALT_INV_AdderInputB(30),
	dataf => ALT_INV_AdderInputB(31),
	combout => \CRAA32|Carryout~combout\);

-- Location: IOIBUF_X102_Y0_N18
\CSR_ALU[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(0),
	o => \CSR_ALU[0]~input_o\);

-- Location: IOIBUF_X90_Y115_N75
\CSR_ALU[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(1),
	o => \CSR_ALU[1]~input_o\);

-- Location: IOIBUF_X86_Y115_N1
\CSR_ALU[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(2),
	o => \CSR_ALU[2]~input_o\);

-- Location: IOIBUF_X8_Y115_N58
\CSR_ALU[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(3),
	o => \CSR_ALU[3]~input_o\);

-- Location: IOIBUF_X107_Y115_N58
\CSR_ALU[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(4),
	o => \CSR_ALU[4]~input_o\);

-- Location: IOIBUF_X98_Y0_N41
\CSR_ALU[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(5),
	o => \CSR_ALU[5]~input_o\);

-- Location: IOIBUF_X113_Y0_N52
\CSR_ALU[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(6),
	o => \CSR_ALU[6]~input_o\);

-- Location: IOIBUF_X94_Y115_N52
\CSR_ALU[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(7),
	o => \CSR_ALU[7]~input_o\);

-- Location: IOIBUF_X100_Y115_N18
\CSR_ALU[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(8),
	o => \CSR_ALU[8]~input_o\);

-- Location: IOIBUF_X113_Y115_N1
\CSR_ALU[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(9),
	o => \CSR_ALU[9]~input_o\);

-- Location: IOIBUF_X92_Y115_N35
\CSR_ALU[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(10),
	o => \CSR_ALU[10]~input_o\);

-- Location: IOIBUF_X94_Y115_N35
\CSR_ALU[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(11),
	o => \CSR_ALU[11]~input_o\);

-- Location: IOIBUF_X90_Y115_N92
\CSR_ALU[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(12),
	o => \CSR_ALU[12]~input_o\);

-- Location: IOIBUF_X113_Y115_N35
\CSR_ALU[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(13),
	o => \CSR_ALU[13]~input_o\);

-- Location: IOIBUF_X111_Y115_N35
\CSR_ALU[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(14),
	o => \CSR_ALU[14]~input_o\);

-- Location: IOIBUF_X88_Y115_N18
\CSR_ALU[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(15),
	o => \CSR_ALU[15]~input_o\);

-- Location: IOIBUF_X14_Y115_N1
\CSR_ALU[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(16),
	o => \CSR_ALU[16]~input_o\);

-- Location: IOIBUF_X17_Y115_N58
\CSR_ALU[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(17),
	o => \CSR_ALU[17]~input_o\);

-- Location: IOIBUF_X100_Y115_N52
\CSR_ALU[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(18),
	o => \CSR_ALU[18]~input_o\);

-- Location: IOIBUF_X77_Y115_N35
\CSR_ALU[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(19),
	o => \CSR_ALU[19]~input_o\);

-- Location: IOIBUF_X111_Y115_N18
\CSR_ALU[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(20),
	o => \CSR_ALU[20]~input_o\);

-- Location: IOIBUF_X98_Y115_N75
\CSR_ALU[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(21),
	o => \CSR_ALU[21]~input_o\);

-- Location: IOIBUF_X113_Y0_N1
\CSR_ALU[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(22),
	o => \CSR_ALU[22]~input_o\);

-- Location: IOIBUF_X94_Y115_N18
\CSR_ALU[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(23),
	o => \CSR_ALU[23]~input_o\);

-- Location: IOIBUF_X8_Y115_N41
\CSR_ALU[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(24),
	o => \CSR_ALU[24]~input_o\);

-- Location: IOIBUF_X98_Y115_N92
\CSR_ALU[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(25),
	o => \CSR_ALU[25]~input_o\);

-- Location: IOIBUF_X110_Y115_N52
\CSR_ALU[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(26),
	o => \CSR_ALU[26]~input_o\);

-- Location: IOIBUF_X79_Y115_N35
\CSR_ALU[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(27),
	o => \CSR_ALU[27]~input_o\);

-- Location: IOIBUF_X12_Y0_N1
\CSR_ALU[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(28),
	o => \CSR_ALU[28]~input_o\);

-- Location: IOIBUF_X96_Y115_N18
\CSR_ALU[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(29),
	o => \CSR_ALU[29]~input_o\);

-- Location: IOIBUF_X110_Y0_N35
\CSR_ALU[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(30),
	o => \CSR_ALU[30]~input_o\);

-- Location: IOIBUF_X100_Y115_N35
\CSR_ALU[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(31),
	o => \CSR_ALU[31]~input_o\);

-- Location: MLABCELL_X97_Y20_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


