/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [14:0] _03_;
  wire [4:0] _04_;
  wire [3:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [33:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [28:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [17:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [23:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_58z = !(celloutsig_0_48z ? celloutsig_0_43z[0] : celloutsig_0_24z[3]);
  assign celloutsig_0_19z = !(celloutsig_0_9z ? celloutsig_0_16z : celloutsig_0_9z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[4] | celloutsig_0_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_3z[0] | celloutsig_1_5z);
  assign celloutsig_1_19z = ~(celloutsig_1_13z | _00_);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_6z);
  assign celloutsig_0_23z = ~(celloutsig_0_0z[0] | celloutsig_0_6z);
  assign celloutsig_0_18z = ~((celloutsig_0_17z | celloutsig_0_10z[0]) & (celloutsig_0_3z[1] | celloutsig_0_9z));
  assign celloutsig_0_44z = celloutsig_0_37z ^ celloutsig_0_16z;
  assign celloutsig_1_8z = in_data[171] ^ _02_;
  assign celloutsig_1_7z = celloutsig_1_6z[9:3] + celloutsig_1_2z[6:0];
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z } + { celloutsig_0_21z[27:15], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_17z };
  reg [14:0] _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 15'h0000;
    else _18_ <= in_data[176:162];
  assign { _03_[14:10], _02_, _03_[8:0] } = _18_;
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 5'h00;
    else _19_ <= _03_[6:2];
  assign { _04_[4:3], _00_, _04_[1:0] } = _19_;
  reg [3:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 4'h0;
    else _20_ <= celloutsig_0_2z[4:1];
  assign { _05_[3], _01_, _05_[1:0] } = _20_;
  assign celloutsig_1_2z = in_data[134:121] / { 1'h1, celloutsig_1_0z[12:0] };
  assign celloutsig_0_28z = { celloutsig_0_24z[16:5], celloutsig_0_15z } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_0_4z = in_data[81:70] > { in_data[71], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[173:170] > in_data[149:146];
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_13z } > { in_data[135:131], celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z } > { in_data[76:58], celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[47:22], celloutsig_0_9z } > { celloutsig_0_12z[10:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_8z, _05_[3], _01_, _05_[1:0] };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:2], celloutsig_0_0z } && { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[26:24] && celloutsig_0_2z[4:2];
  assign celloutsig_1_13z = { celloutsig_1_1z[4:2], _04_[4:3], _00_, _04_[1:0] } && { celloutsig_1_3z[1:0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_1z[4:2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z } && in_data[7:1];
  assign celloutsig_0_37z = celloutsig_0_26z[4] & ~(celloutsig_0_14z[7]);
  assign celloutsig_0_48z = celloutsig_0_33z & ~(celloutsig_0_29z[1]);
  assign celloutsig_1_6z = in_data[191:178] * celloutsig_1_0z;
  assign celloutsig_0_12z = { in_data[32:16], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z } * { celloutsig_0_11z[8:7], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[87:80] * in_data[18:11];
  assign celloutsig_0_14z = { celloutsig_0_12z[7:1], celloutsig_0_6z } * celloutsig_0_11z[9:2];
  assign celloutsig_0_43z = celloutsig_0_10z[0] ? in_data[22:19] : { _05_[3], _01_, _05_[1:0] };
  assign celloutsig_1_0z = in_data[173] ? in_data[115:102] : { in_data[180:174], 1'h0, in_data[172:167] };
  assign celloutsig_0_2z = celloutsig_0_0z[0] ? celloutsig_0_1z[6:2] : celloutsig_0_1z[7:3];
  assign celloutsig_1_3z = - celloutsig_1_0z[11:6];
  assign celloutsig_0_11z = - { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_15z = - { celloutsig_0_11z[8:2], _05_[3], _01_, _05_[1:0], celloutsig_0_6z };
  assign celloutsig_0_26z = - { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_29z = - celloutsig_0_11z[9:4];
  assign celloutsig_0_3z = ~ celloutsig_0_2z[3:0];
  assign celloutsig_0_55z = ~ celloutsig_0_21z[22:19];
  assign celloutsig_0_25z = | { _01_, _05_[3], _05_[1:0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[33:31] << in_data[58:56];
  assign celloutsig_1_1z = in_data[148:144] << celloutsig_1_0z[10:6];
  assign celloutsig_0_10z = celloutsig_0_3z[3:1] << celloutsig_0_0z;
  assign celloutsig_0_21z = { celloutsig_0_12z[29:2], celloutsig_0_6z } << { celloutsig_0_11z[6:4], celloutsig_0_14z, celloutsig_0_1z, _05_[3], _01_, _05_[1:0], _05_[3], _01_, _05_[1:0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_33z = ~((celloutsig_0_16z & celloutsig_0_25z) | celloutsig_0_3z[2]);
  assign celloutsig_0_59z = ~((celloutsig_0_44z & celloutsig_0_55z[2]) | celloutsig_0_28z[3]);
  assign _03_[9] = _02_;
  assign _04_[2] = _00_;
  assign _05_[2] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
