$date
	Wed May 15 18:59:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module p_encoder4to2_tb $end
$var wire 2 ! A [1:0] $end
$var reg 4 " Y [3:0] $end
$scope module uut $end
$var wire 4 # Y [3:0] $end
$var reg 2 $ A [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b1 #
b1 "
b0 !
$end
#20000
b1 !
b1 $
b11 "
b11 #
#40000
b10 !
b10 $
b111 "
b111 #
#60000
b11 !
b11 $
b1111 "
b1111 #
#80000
