{
  "module_name": "dce110_resource.c",
  "hash_id": "981a9d6cb1dac025d8499f3fe1e3eb1013b69958b0b3233c927dc1d015b3e2cd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dce110/dce110_resource.c",
  "human_readable_source": " \n\n#include \"dm_services.h\"\n\n#include \"link_encoder.h\"\n#include \"stream_encoder.h\"\n\n#include \"resource.h\"\n#include \"dce110/dce110_resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce110/dce110_timing_generator.h\"\n#include \"irq/dce110/irq_service_dce110.h\"\n#include \"dce110/dce110_timing_generator_v.h\"\n#include \"dce/dce_link_encoder.h\"\n#include \"dce/dce_stream_encoder.h\"\n#include \"dce/dce_mem_input.h\"\n#include \"dce110/dce110_mem_input_v.h\"\n#include \"dce/dce_ipp.h\"\n#include \"dce/dce_transform.h\"\n#include \"dce110/dce110_transform_v.h\"\n#include \"dce/dce_opp.h\"\n#include \"dce110/dce110_opp_v.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_abm.h\"\n#include \"dce/dce_dmcu.h\"\n#include \"dce/dce_i2c.h\"\n#include \"dce/dce_panel_cntl.h\"\n\n#define DC_LOGGER \\\n\t\tdc->ctx->logger\n\n#include \"dce110/dce110_compressor.h\"\n\n#include \"reg_helper.h\"\n\n#include \"dce/dce_11_0_d.h\"\n#include \"dce/dce_11_0_sh_mask.h\"\n\n#ifndef mmMC_HUB_RDREQ_DMIF_LIMIT\n#include \"gmc/gmc_8_2_d.h\"\n#include \"gmc/gmc_8_2_sh_mask.h\"\n#endif\n\n#ifndef mmDP_DPHY_INTERNAL_CTRL\n\t#define mmDP_DPHY_INTERNAL_CTRL 0x4aa7\n\t#define mmDP0_DP_DPHY_INTERNAL_CTRL 0x4aa7\n\t#define mmDP1_DP_DPHY_INTERNAL_CTRL 0x4ba7\n\t#define mmDP2_DP_DPHY_INTERNAL_CTRL 0x4ca7\n\t#define mmDP3_DP_DPHY_INTERNAL_CTRL 0x4da7\n\t#define mmDP4_DP_DPHY_INTERNAL_CTRL 0x4ea7\n\t#define mmDP5_DP_DPHY_INTERNAL_CTRL 0x4fa7\n\t#define mmDP6_DP_DPHY_INTERNAL_CTRL 0x54a7\n\t#define mmDP7_DP_DPHY_INTERNAL_CTRL 0x56a7\n\t#define mmDP8_DP_DPHY_INTERNAL_CTRL 0x57a7\n#endif\n\n#ifndef mmBIOS_SCRATCH_2\n\t#define mmBIOS_SCRATCH_2 0x05CB\n\t#define mmBIOS_SCRATCH_3 0x05CC\n\t#define mmBIOS_SCRATCH_6 0x05CF\n#endif\n\n#ifndef mmDP_DPHY_BS_SR_SWAP_CNTL\n\t#define mmDP_DPHY_BS_SR_SWAP_CNTL                       0x4ADC\n\t#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL                   0x4ADC\n\t#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL                   0x4BDC\n\t#define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL                   0x4CDC\n\t#define mmDP3_DP_DPHY_BS_SR_SWAP_CNTL                   0x4DDC\n\t#define mmDP4_DP_DPHY_BS_SR_SWAP_CNTL                   0x4EDC\n\t#define mmDP5_DP_DPHY_BS_SR_SWAP_CNTL                   0x4FDC\n\t#define mmDP6_DP_DPHY_BS_SR_SWAP_CNTL                   0x54DC\n#endif\n\n#ifndef mmDP_DPHY_FAST_TRAINING\n\t#define mmDP_DPHY_FAST_TRAINING                         0x4ABC\n\t#define mmDP0_DP_DPHY_FAST_TRAINING                     0x4ABC\n\t#define mmDP1_DP_DPHY_FAST_TRAINING                     0x4BBC\n\t#define mmDP2_DP_DPHY_FAST_TRAINING                     0x4CBC\n\t#define mmDP3_DP_DPHY_FAST_TRAINING                     0x4DBC\n\t#define mmDP4_DP_DPHY_FAST_TRAINING                     0x4EBC\n\t#define mmDP5_DP_DPHY_FAST_TRAINING                     0x4FBC\n\t#define mmDP6_DP_DPHY_FAST_TRAINING                     0x54BC\n#endif\n\n#ifndef DPHY_RX_FAST_TRAINING_CAPABLE\n\t#define DPHY_RX_FAST_TRAINING_CAPABLE 0x1\n#endif\n\nstatic const struct dce110_timing_generator_offsets dce110_tg_offsets[] = {\n\t{\n\t\t.crtc = (mmCRTC0_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t.dcp =  (mmDCP0_GRPH_CONTROL - mmGRPH_CONTROL),\n\t},\n\t{\n\t\t.crtc = (mmCRTC1_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t.dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),\n\t},\n\t{\n\t\t.crtc = (mmCRTC2_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t.dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),\n\t},\n\t{\n\t\t.crtc = (mmCRTC3_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t.dcp =  (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),\n\t},\n\t{\n\t\t.crtc = (mmCRTC4_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t.dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),\n\t},\n\t{\n\t\t.crtc = (mmCRTC5_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t.dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),\n\t}\n};\n\n \n#define SR(reg_name)\\\n\t.reg_name = mm ## reg_name\n\n \n#define SRI(reg_name, block, id)\\\n\t.reg_name = mm ## block ## id ## _ ## reg_name\n\nstatic const struct dce_dmcu_registers dmcu_regs = {\n\t\tDMCU_DCE110_COMMON_REG_LIST()\n};\n\nstatic const struct dce_dmcu_shift dmcu_shift = {\n\t\tDMCU_MASK_SH_LIST_DCE110(__SHIFT)\n};\n\nstatic const struct dce_dmcu_mask dmcu_mask = {\n\t\tDMCU_MASK_SH_LIST_DCE110(_MASK)\n};\n\nstatic const struct dce_abm_registers abm_regs = {\n\t\tABM_DCE110_COMMON_REG_LIST()\n};\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCE110(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCE110(_MASK)\n};\n\n#define ipp_regs(id)\\\n[id] = {\\\n\t\tIPP_DCE110_REG_LIST_DCE_BASE(id)\\\n}\n\nstatic const struct dce_ipp_registers ipp_regs[] = {\n\t\tipp_regs(0),\n\t\tipp_regs(1),\n\t\tipp_regs(2)\n};\n\nstatic const struct dce_ipp_shift ipp_shift = {\n\t\tIPP_DCE100_MASK_SH_LIST_DCE_COMMON_BASE(__SHIFT)\n};\n\nstatic const struct dce_ipp_mask ipp_mask = {\n\t\tIPP_DCE100_MASK_SH_LIST_DCE_COMMON_BASE(_MASK)\n};\n\n#define transform_regs(id)\\\n[id] = {\\\n\t\tXFM_COMMON_REG_LIST_DCE110(id)\\\n}\n\nstatic const struct dce_transform_registers xfm_regs[] = {\n\t\ttransform_regs(0),\n\t\ttransform_regs(1),\n\t\ttransform_regs(2)\n};\n\nstatic const struct dce_transform_shift xfm_shift = {\n\t\tXFM_COMMON_MASK_SH_LIST_DCE110(__SHIFT)\n};\n\nstatic const struct dce_transform_mask xfm_mask = {\n\t\tXFM_COMMON_MASK_SH_LIST_DCE110(_MASK)\n};\n\n#define aux_regs(id)\\\n[id] = {\\\n\tAUX_REG_LIST(id)\\\n}\n\nstatic const struct dce110_link_enc_aux_registers link_enc_aux_regs[] = {\n\t\taux_regs(0),\n\t\taux_regs(1),\n\t\taux_regs(2),\n\t\taux_regs(3),\n\t\taux_regs(4),\n\t\taux_regs(5)\n};\n\n#define hpd_regs(id)\\\n[id] = {\\\n\tHPD_REG_LIST(id)\\\n}\n\nstatic const struct dce110_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1),\n\t\thpd_regs(2),\n\t\thpd_regs(3),\n\t\thpd_regs(4),\n\t\thpd_regs(5)\n};\n\n\n#define link_regs(id)\\\n[id] = {\\\n\tLE_DCE110_REG_LIST(id)\\\n}\n\nstatic const struct dce110_link_enc_registers link_enc_regs[] = {\n\tlink_regs(0),\n\tlink_regs(1),\n\tlink_regs(2),\n\tlink_regs(3),\n\tlink_regs(4),\n\tlink_regs(5),\n\tlink_regs(6),\n};\n\n#define stream_enc_regs(id)\\\n[id] = {\\\n\tSE_COMMON_REG_LIST(id),\\\n\t.TMDS_CNTL = 0,\\\n}\n\nstatic const struct dce110_stream_enc_registers stream_enc_regs[] = {\n\tstream_enc_regs(0),\n\tstream_enc_regs(1),\n\tstream_enc_regs(2)\n};\n\nstatic const struct dce_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCE110(__SHIFT)\n};\n\nstatic const struct dce_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCE110(_MASK)\n};\n\nstatic const struct dce_panel_cntl_registers panel_cntl_regs[] = {\n\t{ DCE_PANEL_CNTL_REG_LIST() }\n};\n\nstatic const struct dce_panel_cntl_shift panel_cntl_shift = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_panel_cntl_mask panel_cntl_mask = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\tDCE_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\tDCE_AUX_MASK_SH_LIST(_MASK)\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_DCE_110_REG_LIST(id),\\\n}\n\nstatic const struct dce_opp_registers opp_regs[] = {\n\topp_regs(0),\n\topp_regs(1),\n\topp_regs(2),\n\topp_regs(3),\n\topp_regs(4),\n\topp_regs(5)\n};\n\nstatic const struct dce_opp_shift opp_shift = {\n\tOPP_COMMON_MASK_SH_LIST_DCE_110(__SHIFT)\n};\n\nstatic const struct dce_opp_mask opp_mask = {\n\tOPP_COMMON_MASK_SH_LIST_DCE_110(_MASK)\n};\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\tAUX_COMMON_REG_LIST(id), \\\n\t.AUX_RESET_MASK = 0 \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1),\n\t\taux_engine_regs(2),\n\t\taux_engine_regs(3),\n\t\taux_engine_regs(4),\n\t\taux_engine_regs(5)\n};\n\n#define audio_regs(id)\\\n[id] = {\\\n\tAUD_COMMON_REG_LIST(id)\\\n}\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\taudio_regs(0),\n\taudio_regs(1),\n\taudio_regs(2),\n\taudio_regs(3),\n\taudio_regs(4),\n\taudio_regs(5),\n\taudio_regs(6),\n};\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tAUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tAUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\n \n\n\n#define clk_src_regs(id)\\\n[id] = {\\\n\tCS_COMMON_REG_LIST_DCE_100_110(id),\\\n}\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\tclk_src_regs(0),\n\tclk_src_regs(1),\n\tclk_src_regs(2)\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(_MASK)\n};\n\nstatic const struct bios_registers bios_regs = {\n\t.BIOS_SCRATCH_3 = mmBIOS_SCRATCH_3,\n\t.BIOS_SCRATCH_6 = mmBIOS_SCRATCH_6\n};\n\nstatic const struct resource_caps carrizo_resource_cap = {\n\t\t.num_timing_generator = 3,\n\t\t.num_video_plane = 1,\n\t\t.num_audio = 3,\n\t\t.num_stream_encoder = 3,\n\t\t.num_pll = 2,\n\t\t.num_ddc = 3,\n};\n\nstatic const struct resource_caps stoney_resource_cap = {\n\t\t.num_timing_generator = 2,\n\t\t.num_video_plane = 1,\n\t\t.num_audio = 3,\n\t\t.num_stream_encoder = 3,\n\t\t.num_pll = 2,\n\t\t.num_ddc = 3,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t\t.type = DC_PLANE_TYPE_DCE_RGB,\n\t\t.per_pixel_alpha = 1,\n\n\t\t.pixel_format_support = {\n\t\t\t\t.argb8888 = true,\n\t\t\t\t.nv12 = false,\n\t\t\t\t.fp16 = true\n\t\t},\n\n\t\t.max_upscale_factor = {\n\t\t\t\t.argb8888 = 16000,\n\t\t\t\t.nv12 = 1,\n\t\t\t\t.fp16 = 1\n\t\t},\n\n\t\t.max_downscale_factor = {\n\t\t\t\t.argb8888 = 250,\n\t\t\t\t.nv12 = 1,\n\t\t\t\t.fp16 = 1\n\t\t},\n\t\t64,\n\t\t64\n};\n\nstatic const struct dc_debug_options debug_defaults = {\n\t\t.enable_legacy_fast_update = true,\n};\n\nstatic const struct dc_plane_cap underlay_plane_cap = {\n\t\t.type = DC_PLANE_TYPE_DCE_UNDERLAY,\n\t\t.per_pixel_alpha = 1,\n\n\t\t.pixel_format_support = {\n\t\t\t\t.argb8888 = false,\n\t\t\t\t.nv12 = true,\n\t\t\t\t.fp16 = false\n\t\t},\n\n\t\t.max_upscale_factor = {\n\t\t\t\t.argb8888 = 1,\n\t\t\t\t.nv12 = 16000,\n\t\t\t\t.fp16 = 1\n\t\t},\n\n\t\t.max_downscale_factor = {\n\t\t\t\t.argb8888 = 1,\n\t\t\t\t.nv12 = 250,\n\t\t\t\t.fp16 = 1\n\t\t},\n\t\t64,\n\t\t64\n};\n\n#define CTX  ctx\n#define REG(reg) mm ## reg\n\n#ifndef mmCC_DC_HDMI_STRAPS\n#define mmCC_DC_HDMI_STRAPS 0x4819\n#define CC_DC_HDMI_STRAPS__HDMI_DISABLE_MASK 0x40\n#define CC_DC_HDMI_STRAPS__HDMI_DISABLE__SHIFT 0x6\n#define CC_DC_HDMI_STRAPS__AUDIO_STREAM_NUMBER_MASK 0x700\n#define CC_DC_HDMI_STRAPS__AUDIO_STREAM_NUMBER__SHIFT 0x8\n#endif\n\nstatic int map_transmitter_id_to_phy_instance(\n\tenum transmitter transmitter)\n{\n\tswitch (transmitter) {\n\tcase TRANSMITTER_UNIPHY_A:\n\t\treturn 0;\n\tcase TRANSMITTER_UNIPHY_B:\n\t\treturn 1;\n\tcase TRANSMITTER_UNIPHY_C:\n\t\treturn 2;\n\tcase TRANSMITTER_UNIPHY_D:\n\t\treturn 3;\n\tcase TRANSMITTER_UNIPHY_E:\n\t\treturn 4;\n\tcase TRANSMITTER_UNIPHY_F:\n\t\treturn 5;\n\tcase TRANSMITTER_UNIPHY_G:\n\t\treturn 6;\n\tdefault:\n\t\tASSERT(0);\n\t\treturn 0;\n\t}\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tREG_GET_2(CC_DC_HDMI_STRAPS,\n\t\t\tHDMI_DISABLE, &straps->hdmi_disable,\n\t\t\tAUDIO_STREAM_NUMBER, &straps->audio_stream_number);\n\n\tREG_GET(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO, &straps->dc_pinstraps_audio);\n}\n\nstatic struct audio *create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\treturn dce_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstatic struct timing_generator *dce110_timing_generator_create(\n\t\tstruct dc_context *ctx,\n\t\tuint32_t instance,\n\t\tconst struct dce110_timing_generator_offsets *offsets)\n{\n\tstruct dce110_timing_generator *tg110 =\n\t\tkzalloc(sizeof(struct dce110_timing_generator), GFP_KERNEL);\n\n\tif (!tg110)\n\t\treturn NULL;\n\n\tdce110_timing_generator_construct(tg110, ctx, instance, offsets);\n\treturn &tg110->base;\n}\n\nstatic struct stream_encoder *dce110_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dce110_stream_encoder *enc110 =\n\t\tkzalloc(sizeof(struct dce110_stream_encoder), GFP_KERNEL);\n\n\tif (!enc110)\n\t\treturn NULL;\n\n\tdce110_stream_encoder_construct(enc110, ctx, ctx->dc_bios, eng_id,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\treturn &enc110->base;\n}\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = mm ## block ## id ## _ ## reg_name\n\nstatic const struct dce_hwseq_registers hwseq_stoney_reg = {\n\t\tHWSEQ_ST_REG_LIST()\n};\n\nstatic const struct dce_hwseq_registers hwseq_cz_reg = {\n\t\tHWSEQ_CZ_REG_LIST()\n};\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCE11_MASK_SH_LIST(__SHIFT),\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCE11_MASK_SH_LIST(_MASK),\n};\n\nstatic struct dce_hwseq *dce110_hwseq_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = ASIC_REV_IS_STONEY(ctx->asic_id.hw_internal_rev) ?\n\t\t\t\t&hwseq_stoney_reg : &hwseq_cz_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t\thws->wa.blnd_crtc_trigger = true;\n\t}\n\treturn hws;\n}\n\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = create_audio,\n\t.create_stream_encoder = dce110_stream_encoder_create,\n\t.create_hwseq = dce110_hwseq_create,\n};\n\n#define mi_inst_regs(id) { \\\n\tMI_DCE11_REG_LIST(id), \\\n\t.MC_HUB_RDREQ_DMIF_LIMIT = mmMC_HUB_RDREQ_DMIF_LIMIT \\\n}\nstatic const struct dce_mem_input_registers mi_regs[] = {\n\t\tmi_inst_regs(0),\n\t\tmi_inst_regs(1),\n\t\tmi_inst_regs(2),\n};\n\nstatic const struct dce_mem_input_shift mi_shifts = {\n\t\tMI_DCE11_MASK_SH_LIST(__SHIFT),\n\t\t.ENABLE = MC_HUB_RDREQ_DMIF_LIMIT__ENABLE__SHIFT\n};\n\nstatic const struct dce_mem_input_mask mi_masks = {\n\t\tMI_DCE11_MASK_SH_LIST(_MASK),\n\t\t.ENABLE = MC_HUB_RDREQ_DMIF_LIMIT__ENABLE_MASK\n};\n\n\nstatic struct mem_input *dce110_mem_input_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input),\n\t\t\t\t\t       GFP_KERNEL);\n\n\tif (!dce_mi) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdce_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks);\n\tdce_mi->wa.single_head_rdreq_dmif_limit = 3;\n\treturn &dce_mi->base;\n}\n\nstatic void dce110_transform_destroy(struct transform **xfm)\n{\n\tkfree(TO_DCE_TRANSFORM(*xfm));\n\t*xfm = NULL;\n}\n\nstatic struct transform *dce110_transform_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_transform *transform =\n\t\tkzalloc(sizeof(struct dce_transform), GFP_KERNEL);\n\n\tif (!transform)\n\t\treturn NULL;\n\n\tdce_transform_construct(transform, ctx, inst,\n\t\t\t\t&xfm_regs[inst], &xfm_shift, &xfm_mask);\n\treturn &transform->base;\n}\n\nstatic struct input_pixel_processor *dce110_ipp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dce_ipp *ipp = kzalloc(sizeof(struct dce_ipp), GFP_KERNEL);\n\n\tif (!ipp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdce_ipp_construct(ipp, ctx, inst,\n\t\t\t&ipp_regs[inst], &ipp_shift, &ipp_mask);\n\treturn &ipp->base;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 300000,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true\n};\n\nstatic struct link_encoder *dce110_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dce110_link_encoder *enc110 =\n\t\tkzalloc(sizeof(struct dce110_link_encoder), GFP_KERNEL);\n\tint link_regs_id;\n\n\tif (!enc110)\n\t\treturn NULL;\n\n\tlink_regs_id =\n\t\tmap_transmitter_id_to_phy_instance(enc_init_data->transmitter);\n\n\tdce110_link_encoder_construct(enc110,\n\t\t\t\t      enc_init_data,\n\t\t\t\t      &link_enc_feature,\n\t\t\t\t      &link_enc_regs[link_regs_id],\n\t\t\t\t      &link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t\t      &link_enc_hpd_regs[enc_init_data->hpd_source]);\n\treturn &enc110->base;\n}\n\nstatic struct panel_cntl *dce110_panel_cntl_create(const struct panel_cntl_init_data *init_data)\n{\n\tstruct dce_panel_cntl *panel_cntl =\n\t\tkzalloc(sizeof(struct dce_panel_cntl), GFP_KERNEL);\n\n\tif (!panel_cntl)\n\t\treturn NULL;\n\n\tdce_panel_cntl_construct(panel_cntl,\n\t\t\tinit_data,\n\t\t\t&panel_cntl_regs[init_data->inst],\n\t\t\t&panel_cntl_shift,\n\t\t\t&panel_cntl_mask);\n\n\treturn &panel_cntl->base;\n}\n\nstatic struct output_pixel_processor *dce110_opp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce110_opp *opp =\n\t\tkzalloc(sizeof(struct dce110_opp), GFP_KERNEL);\n\n\tif (!opp)\n\t\treturn NULL;\n\n\tdce110_opp_construct(opp,\n\t\t\t     ctx, inst, &opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\nstatic struct dce_aux *dce110_aux_engine_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_KERNEL);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2),\n\t\ti2c_inst_regs(3),\n\t\ti2c_inst_regs(4),\n\t\ti2c_inst_regs(5),\n\t\ti2c_inst_regs(6),\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCE110(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCE110(_MASK)\n};\n\nstatic struct dce_i2c_hw *dce110_i2c_hw_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_KERNEL);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdce100_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\nstatic struct clock_source *dce110_clock_source_create(\n\tstruct dc_context *ctx,\n\tstruct dc_bios *bios,\n\tenum clock_source_id id,\n\tconst struct dce110_clk_src_regs *regs,\n\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dce110_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tkfree(clk_src);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic void dce110_clock_source_destroy(struct clock_source **clk_src)\n{\n\tstruct dce110_clk_src *dce110_clk_src;\n\n\tif (!clk_src)\n\t\treturn;\n\n\tdce110_clk_src = TO_DCE110_CLK_SRC(*clk_src);\n\n\tkfree(dce110_clk_src->dp_ss_params);\n\tkfree(dce110_clk_src->hdmi_ss_params);\n\tkfree(dce110_clk_src->dvi_ss_params);\n\n\tkfree(dce110_clk_src);\n\t*clk_src = NULL;\n}\n\nstatic void dce110_resource_destruct(struct dce110_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tdce110_opp_destroy(&pool->base.opps[i]);\n\n\t\tif (pool->base.transforms[i] != NULL)\n\t\t\tdce110_transform_destroy(&pool->base.transforms[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tdce_ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.mis[i] != NULL) {\n\t\t\tkfree(TO_DCE_MEM_INPUT(pool->base.mis[i]));\n\t\t\tpool->base.mis[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCE110TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tif (pool->base.engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->base.engines[i]);\n\t\tif (pool->base.hw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.hw_i2cs[i]);\n\t\t\tpool->base.hw_i2cs[i] = NULL;\n\t\t}\n\t\tif (pool->base.sw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.sw_i2cs[i]);\n\t\t\tpool->base.sw_i2cs[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL)\n\t\t\tkfree(DCE110STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdce110_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t}\n\t}\n\n\tif (pool->base.dp_clock_source != NULL)\n\t\tdce110_clock_source_destroy(&pool->base.dp_clock_source);\n\n\tfor (i = 0; i < pool->base.audio_count; i++)\t{\n\t\tif (pool->base.audios[i] != NULL) {\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t\t}\n\t}\n\n\tif (pool->base.abm != NULL)\n\t\tdce_abm_destroy(&pool->base.abm);\n\n\tif (pool->base.dmcu != NULL)\n\t\tdce_dmcu_destroy(&pool->base.dmcu);\n\n\tif (pool->base.irqs != NULL) {\n\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t}\n}\n\n\nstatic void get_pixel_clock_parameters(\n\tconst struct pipe_ctx *pipe_ctx,\n\tstruct pixel_clk_params *pixel_clk_params)\n{\n\tconst struct dc_stream_state *stream = pipe_ctx->stream;\n\n\t \n\tpixel_clk_params->requested_pix_clk_100hz = stream->timing.pix_clk_100hz;\n\tpixel_clk_params->encoder_object_id = stream->link->link_enc->id;\n\tpixel_clk_params->signal_type = pipe_ctx->stream->signal;\n\tpixel_clk_params->controller_id = pipe_ctx->stream_res.tg->inst + 1;\n\t \n\tpixel_clk_params->requested_sym_clk = LINK_RATE_LOW *\n\t\t\t\t\t\tLINK_RATE_REF_FREQ_IN_KHZ;\n\tpixel_clk_params->flags.ENABLE_SS = 0;\n\tpixel_clk_params->color_depth =\n\t\tstream->timing.display_color_depth;\n\tpixel_clk_params->flags.DISPLAY_BLANKED = 1;\n\tpixel_clk_params->flags.SUPPORT_YCBCR420 = (stream->timing.pixel_encoding ==\n\t\t\tPIXEL_ENCODING_YCBCR420);\n\tpixel_clk_params->pixel_encoding = stream->timing.pixel_encoding;\n\tif (stream->timing.pixel_encoding == PIXEL_ENCODING_YCBCR422) {\n\t\tpixel_clk_params->color_depth = COLOR_DEPTH_888;\n\t}\n\tif (stream->timing.pixel_encoding == PIXEL_ENCODING_YCBCR420) {\n\t\tpixel_clk_params->requested_pix_clk_100hz  = pixel_clk_params->requested_pix_clk_100hz / 2;\n\t}\n\tif (stream->timing.timing_3d_format == TIMING_3D_FORMAT_HW_FRAME_PACKING)\n\t\tpixel_clk_params->requested_pix_clk_100hz *= 2;\n\n}\n\nvoid dce110_resource_build_pipe_hw_param(struct pipe_ctx *pipe_ctx)\n{\n\tget_pixel_clock_parameters(pipe_ctx, &pipe_ctx->stream_res.pix_clk_params);\n\tpipe_ctx->clock_source->funcs->get_pix_clk_dividers(\n\t\tpipe_ctx->clock_source,\n\t\t&pipe_ctx->stream_res.pix_clk_params,\n\t\t&pipe_ctx->pll_settings);\n\tresource_build_bit_depth_reduction_params(pipe_ctx->stream,\n\t\t\t&pipe_ctx->stream->bit_depth_params);\n\tpipe_ctx->stream->clamping.pixel_encoding = pipe_ctx->stream->timing.pixel_encoding;\n}\n\nstatic bool is_surface_pixel_format_supported(struct pipe_ctx *pipe_ctx, unsigned int underlay_idx)\n{\n\tif (pipe_ctx->pipe_idx != underlay_idx)\n\t\treturn true;\n\tif (!pipe_ctx->plane_state)\n\t\treturn false;\n\tif (pipe_ctx->plane_state->format < SURFACE_PIXEL_FORMAT_VIDEO_BEGIN)\n\t\treturn false;\n\treturn true;\n}\n\nstatic enum dc_status build_mapped_resource(\n\t\tconst struct dc *dc,\n\t\tstruct dc_state *context,\n\t\tstruct dc_stream_state *stream)\n{\n\tstruct pipe_ctx *pipe_ctx = resource_get_otg_master_for_stream(&context->res_ctx, stream);\n\n\tif (!pipe_ctx)\n\t\treturn DC_ERROR_UNEXPECTED;\n\n\tif (!is_surface_pixel_format_supported(pipe_ctx,\n\t\t\tdc->res_pool->underlay_pipe_index))\n\t\treturn DC_SURFACE_PIXEL_FORMAT_UNSUPPORTED;\n\n\tdce110_resource_build_pipe_hw_param(pipe_ctx);\n\n\t \n\n\tresource_build_info_frame(pipe_ctx);\n\n\treturn DC_OK;\n}\n\nstatic bool dce110_validate_bandwidth(\n\tstruct dc *dc,\n\tstruct dc_state *context,\n\tbool fast_validate)\n{\n\tbool result = false;\n\n\tDC_LOG_BANDWIDTH_CALCS(\n\t\t\"%s: start\",\n\t\t__func__);\n\n\tif (bw_calcs(\n\t\t\tdc->ctx,\n\t\t\tdc->bw_dceip,\n\t\t\tdc->bw_vbios,\n\t\t\tcontext->res_ctx.pipe_ctx,\n\t\t\tdc->res_pool->pipe_count,\n\t\t\t&context->bw_ctx.bw.dce))\n\t\tresult =  true;\n\n\tif (!result)\n\t\tDC_LOG_BANDWIDTH_VALIDATION(\"%s: %dx%d@%d Bandwidth validation failed!\\n\",\n\t\t\t__func__,\n\t\t\tcontext->streams[0]->timing.h_addressable,\n\t\t\tcontext->streams[0]->timing.v_addressable,\n\t\t\tcontext->streams[0]->timing.pix_clk_100hz / 10);\n\n\tif (memcmp(&dc->current_state->bw_ctx.bw.dce,\n\t\t\t&context->bw_ctx.bw.dce, sizeof(context->bw_ctx.bw.dce))) {\n\n\t\tDC_LOG_BANDWIDTH_CALCS(\n\t\t\t\"%s: finish,\\n\"\n\t\t\t\"nbpMark_b: %d nbpMark_a: %d urgentMark_b: %d urgentMark_a: %d\\n\"\n\t\t\t\"stutMark_b: %d stutMark_a: %d\\n\"\n\t\t\t\"nbpMark_b: %d nbpMark_a: %d urgentMark_b: %d urgentMark_a: %d\\n\"\n\t\t\t\"stutMark_b: %d stutMark_a: %d\\n\"\n\t\t\t\"nbpMark_b: %d nbpMark_a: %d urgentMark_b: %d urgentMark_a: %d\\n\"\n\t\t\t\"stutMark_b: %d stutMark_a: %d stutter_mode_enable: %d\\n\"\n\t\t\t\"cstate: %d pstate: %d nbpstate: %d sync: %d dispclk: %d\\n\"\n\t\t\t\"sclk: %d sclk_sleep: %d yclk: %d blackout_recovery_time_us: %d\\n\"\n\t\t\t,\n\t\t\t__func__,\n\t\t\tcontext->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.urgent_wm_ns[0].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.urgent_wm_ns[0].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.stutter_exit_wm_ns[0].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.stutter_exit_wm_ns[0].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.nbp_state_change_wm_ns[1].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.nbp_state_change_wm_ns[1].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.urgent_wm_ns[1].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.urgent_wm_ns[1].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.stutter_exit_wm_ns[1].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.stutter_exit_wm_ns[1].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.nbp_state_change_wm_ns[2].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.nbp_state_change_wm_ns[2].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.urgent_wm_ns[2].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.urgent_wm_ns[2].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.stutter_exit_wm_ns[2].b_mark,\n\t\t\tcontext->bw_ctx.bw.dce.stutter_exit_wm_ns[2].a_mark,\n\t\t\tcontext->bw_ctx.bw.dce.stutter_mode_enable,\n\t\t\tcontext->bw_ctx.bw.dce.cpuc_state_change_enable,\n\t\t\tcontext->bw_ctx.bw.dce.cpup_state_change_enable,\n\t\t\tcontext->bw_ctx.bw.dce.nbp_state_change_enable,\n\t\t\tcontext->bw_ctx.bw.dce.all_displays_in_sync,\n\t\t\tcontext->bw_ctx.bw.dce.dispclk_khz,\n\t\t\tcontext->bw_ctx.bw.dce.sclk_khz,\n\t\t\tcontext->bw_ctx.bw.dce.sclk_deep_sleep_khz,\n\t\t\tcontext->bw_ctx.bw.dce.yclk_khz,\n\t\t\tcontext->bw_ctx.bw.dce.blackout_recovery_time_us);\n\t}\n\treturn result;\n}\n\nstatic enum dc_status dce110_validate_plane(const struct dc_plane_state *plane_state,\n\t\t\t\t\t    struct dc_caps *caps)\n{\n\tif (((plane_state->dst_rect.width * 2) < plane_state->src_rect.width) ||\n\t    ((plane_state->dst_rect.height * 2) < plane_state->src_rect.height))\n\t\treturn DC_FAIL_SURFACE_VALIDATE;\n\n\treturn DC_OK;\n}\n\nstatic bool dce110_validate_surface_sets(\n\t\tstruct dc_state *context)\n{\n\tint i, j;\n\n\tfor (i = 0; i < context->stream_count; i++) {\n\t\tif (context->stream_status[i].plane_count == 0)\n\t\t\tcontinue;\n\n\t\tif (context->stream_status[i].plane_count > 2)\n\t\t\treturn false;\n\n\t\tfor (j = 0; j < context->stream_status[i].plane_count; j++) {\n\t\t\tstruct dc_plane_state *plane =\n\t\t\t\tcontext->stream_status[i].plane_states[j];\n\n\t\t\t \n\t\t\tif (plane->format >= SURFACE_PIXEL_FORMAT_VIDEO_BEGIN) {\n\n\t\t\t\tif ((plane->src_rect.width > 1920 ||\n\t\t\t\t\tplane->src_rect.height > 1080))\n\t\t\t\t\treturn false;\n\n\t\t\t\t \n\t\t\t\tif (j == 0)\n\t\t\t\t\treturn false;\n\n\t\t\t\t \n\t\t\t\tif (context->streams[i]->timing.pixel_encoding\n\t\t\t\t\t\t!= PIXEL_ENCODING_RGB)\n\t\t\t\t\treturn false;\n\n\t\t\t}\n\n\t\t}\n\t}\n\n\treturn true;\n}\n\nstatic enum dc_status dce110_validate_global(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context)\n{\n\tif (!dce110_validate_surface_sets(context))\n\t\treturn DC_FAIL_SURFACE_VALIDATE;\n\n\treturn DC_OK;\n}\n\nstatic enum dc_status dce110_add_stream_to_ctx(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *new_ctx,\n\t\tstruct dc_stream_state *dc_stream)\n{\n\tenum dc_status result = DC_ERROR_UNEXPECTED;\n\n\tresult = resource_map_pool_resources(dc, new_ctx, dc_stream);\n\n\tif (result == DC_OK)\n\t\tresult = resource_map_clock_resources(dc, new_ctx, dc_stream);\n\n\n\tif (result == DC_OK)\n\t\tresult = build_mapped_resource(dc, new_ctx, dc_stream);\n\n\treturn result;\n}\n\nstatic struct pipe_ctx *dce110_acquire_underlay(\n\t\tconst struct dc_state *cur_ctx,\n\t\tstruct dc_state *new_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tconst struct pipe_ctx *opp_head_pipe)\n{\n\tstruct dc_stream_state *stream = opp_head_pipe->stream;\n\tstruct dc *dc = stream->ctx->dc;\n\tstruct dce_hwseq *hws = dc->hwseq;\n\tstruct resource_context *res_ctx = &new_ctx->res_ctx;\n\tunsigned int underlay_idx = pool->underlay_pipe_index;\n\tstruct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[underlay_idx];\n\n\tif (res_ctx->pipe_ctx[underlay_idx].stream)\n\t\treturn NULL;\n\n\tpipe_ctx->stream_res.tg = pool->timing_generators[underlay_idx];\n\tpipe_ctx->plane_res.mi = pool->mis[underlay_idx];\n\t \n\tpipe_ctx->plane_res.xfm = pool->transforms[underlay_idx];\n\tpipe_ctx->stream_res.opp = pool->opps[underlay_idx];\n\tpipe_ctx->pipe_idx = underlay_idx;\n\n\tpipe_ctx->stream = stream;\n\n\tif (!dc->current_state->res_ctx.pipe_ctx[underlay_idx].stream) {\n\t\tstruct tg_color black_color = {0};\n\t\tstruct dc_bios *dcb = dc->ctx->dc_bios;\n\n\t\thws->funcs.enable_display_power_gating(\n\t\t\t\tdc,\n\t\t\t\tpipe_ctx->stream_res.tg->inst,\n\t\t\t\tdcb, PIPE_GATING_CONTROL_DISABLE);\n\n\t\t \n\n\t\tpipe_ctx->stream_res.tg->funcs->program_timing(pipe_ctx->stream_res.tg,\n\t\t\t\t&stream->timing,\n\t\t\t\t0,\n\t\t\t\t0,\n\t\t\t\t0,\n\t\t\t\t0,\n\t\t\t\tpipe_ctx->stream->signal,\n\t\t\t\tfalse);\n\n\t\tpipe_ctx->stream_res.tg->funcs->enable_advanced_request(\n\t\t\t\tpipe_ctx->stream_res.tg,\n\t\t\t\ttrue,\n\t\t\t\t&stream->timing);\n\n\t\tpipe_ctx->plane_res.mi->funcs->allocate_mem_input(pipe_ctx->plane_res.mi,\n\t\t\t\tstream->timing.h_total,\n\t\t\t\tstream->timing.v_total,\n\t\t\t\tstream->timing.pix_clk_100hz / 10,\n\t\t\t\tnew_ctx->stream_count);\n\n\t\tcolor_space_to_black_color(dc,\n\t\t\t\tCOLOR_SPACE_YCBCR601, &black_color);\n\t\tpipe_ctx->stream_res.tg->funcs->set_blank_color(\n\t\t\t\tpipe_ctx->stream_res.tg,\n\t\t\t\t&black_color);\n\t}\n\n\treturn pipe_ctx;\n}\n\nstatic void dce110_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dce110_resource_pool *dce110_pool = TO_DCE110_RES_POOL(*pool);\n\n\tdce110_resource_destruct(dce110_pool);\n\tkfree(dce110_pool);\n\t*pool = NULL;\n}\n\nstruct stream_encoder *dce110_find_first_free_match_stream_enc_for_link(\n\t\tstruct resource_context *res_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tstruct dc_stream_state *stream)\n{\n\tint i;\n\tint j = -1;\n\tstruct dc_link *link = stream->link;\n\n\tfor (i = 0; i < pool->stream_enc_count; i++) {\n\t\tif (!res_ctx->is_stream_enc_acquired[i] &&\n\t\t\t\tpool->stream_enc[i]) {\n\t\t\t \n\t\t\tj = i;\n\t\t\tif (pool->stream_enc[i]->id ==\n\t\t\t\t\tlink->link_enc->preferred_engine)\n\t\t\t\treturn pool->stream_enc[i];\n\t\t}\n\t}\n\n\t \n\n\tif (j >= 0)\n\t\treturn pool->stream_enc[j];\n\n\treturn NULL;\n}\n\n\nstatic const struct resource_funcs dce110_res_pool_funcs = {\n\t.destroy = dce110_destroy_resource_pool,\n\t.link_enc_create = dce110_link_encoder_create,\n\t.panel_cntl_create = dce110_panel_cntl_create,\n\t.validate_bandwidth = dce110_validate_bandwidth,\n\t.validate_plane = dce110_validate_plane,\n\t.acquire_free_pipe_as_secondary_dpp_pipe = dce110_acquire_underlay,\n\t.add_stream_to_ctx = dce110_add_stream_to_ctx,\n\t.validate_global = dce110_validate_global,\n\t.find_first_free_match_stream_enc_for_link = dce110_find_first_free_match_stream_enc_for_link\n};\n\nstatic bool underlay_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tstruct dce110_timing_generator *dce110_tgv = kzalloc(sizeof(*dce110_tgv),\n\t\t\t\t\t\t\t     GFP_KERNEL);\n\tstruct dce_transform *dce110_xfmv = kzalloc(sizeof(*dce110_xfmv),\n\t\t\t\t\t\t    GFP_KERNEL);\n\tstruct dce_mem_input *dce110_miv = kzalloc(sizeof(*dce110_miv),\n\t\t\t\t\t\t   GFP_KERNEL);\n\tstruct dce110_opp *dce110_oppv = kzalloc(sizeof(*dce110_oppv),\n\t\t\t\t\t\t GFP_KERNEL);\n\n\tif (!dce110_tgv || !dce110_xfmv || !dce110_miv || !dce110_oppv) {\n\t\tkfree(dce110_tgv);\n\t\tkfree(dce110_xfmv);\n\t\tkfree(dce110_miv);\n\t\tkfree(dce110_oppv);\n\t\treturn false;\n\t}\n\n\tdce110_opp_v_construct(dce110_oppv, ctx);\n\n\tdce110_timing_generator_v_construct(dce110_tgv, ctx);\n\tdce110_mem_input_v_construct(dce110_miv, ctx);\n\tdce110_transform_v_construct(dce110_xfmv, ctx);\n\n\tpool->opps[pool->pipe_count] = &dce110_oppv->base;\n\tpool->timing_generators[pool->pipe_count] = &dce110_tgv->base;\n\tpool->mis[pool->pipe_count] = &dce110_miv->base;\n\tpool->transforms[pool->pipe_count] = &dce110_xfmv->base;\n\tpool->pipe_count++;\n\n\t \n\tctx->dc->caps.max_slave_planes = 1;\n\tctx->dc->caps.max_slave_yuv_planes = 1;\n\tctx->dc->caps.max_slave_rgb_planes = 0;\n\n\treturn true;\n}\n\nstatic void bw_calcs_data_update_from_pplib(struct dc *dc)\n{\n\tstruct dm_pp_clock_levels clks = {0};\n\n\t \n\tdm_pp_get_clock_levels_by_type(\n\t\t\tdc->ctx,\n\t\t\tDM_PP_CLOCK_TYPE_ENGINE_CLK,\n\t\t\t&clks);\n\t \n\tdc->bw_vbios->high_sclk = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels-1], 1000);\n\tdc->bw_vbios->mid1_sclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels/8], 1000);\n\tdc->bw_vbios->mid2_sclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels*2/8], 1000);\n\tdc->bw_vbios->mid3_sclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels*3/8], 1000);\n\tdc->bw_vbios->mid4_sclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels*4/8], 1000);\n\tdc->bw_vbios->mid5_sclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels*5/8], 1000);\n\tdc->bw_vbios->mid6_sclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels*6/8], 1000);\n\tdc->bw_vbios->low_sclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[0], 1000);\n\tdc->sclk_lvls = clks;\n\n\t \n\tdm_pp_get_clock_levels_by_type(\n\t\t\tdc->ctx,\n\t\t\tDM_PP_CLOCK_TYPE_DISPLAY_CLK,\n\t\t\t&clks);\n\tdc->bw_vbios->high_voltage_max_dispclk = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels-1], 1000);\n\tdc->bw_vbios->mid_voltage_max_dispclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[clks.num_levels>>1], 1000);\n\tdc->bw_vbios->low_voltage_max_dispclk  = bw_frc_to_fixed(\n\t\t\tclks.clocks_in_khz[0], 1000);\n\n\t \n\tdm_pp_get_clock_levels_by_type(\n\t\t\tdc->ctx,\n\t\t\tDM_PP_CLOCK_TYPE_MEMORY_CLK,\n\t\t\t&clks);\n\n\tdc->bw_vbios->low_yclk = bw_frc_to_fixed(\n\t\tclks.clocks_in_khz[0] * MEMORY_TYPE_MULTIPLIER_CZ, 1000);\n\tdc->bw_vbios->mid_yclk = bw_frc_to_fixed(\n\t\tclks.clocks_in_khz[clks.num_levels>>1] * MEMORY_TYPE_MULTIPLIER_CZ,\n\t\t1000);\n\tdc->bw_vbios->high_yclk = bw_frc_to_fixed(\n\t\tclks.clocks_in_khz[clks.num_levels-1] * MEMORY_TYPE_MULTIPLIER_CZ,\n\t\t1000);\n}\n\nstatic const struct resource_caps *dce110_resource_cap(\n\tstruct hw_asic_id *asic_id)\n{\n\tif (ASIC_REV_IS_STONEY(asic_id->hw_internal_rev))\n\t\treturn &stoney_resource_cap;\n\telse\n\t\treturn &carrizo_resource_cap;\n}\n\nstatic bool dce110_resource_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dce110_resource_pool *pool,\n\tstruct hw_asic_id asic_id)\n{\n\tunsigned int i;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct dc_bios *bp;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = dce110_resource_cap(&ctx->asic_id);\n\tpool->base.funcs = &dce110_res_pool_funcs;\n\n\t \n\n\tpool->base.pipe_count = pool->base.res_cap->num_timing_generator;\n\tpool->base.underlay_pipe_index = pool->base.pipe_count;\n\tpool->base.timing_generator_count = pool->base.res_cap->num_timing_generator;\n\tdc->caps.max_downscale_ratio = 150;\n\tdc->caps.i2c_speed_in_khz = 40;\n\tdc->caps.i2c_speed_in_khz_hdcp = 40;\n\tdc->caps.max_cursor_size = 128;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.is_apu = true;\n\tdc->caps.extended_aux_timeout_support = false;\n\tdc->debug = debug_defaults;\n\n\t \n\n\tbp = ctx->dc_bios;\n\n\tif (bp->fw_info_valid && bp->fw_info.external_clock_source_frequency_for_dp != 0) {\n\t\tpool->base.dp_clock_source =\n\t\t\t\tdce110_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_EXTERNAL, NULL, true);\n\n\t\tpool->base.clock_sources[0] =\n\t\t\t\tdce110_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL0,\n\t\t\t\t\t\t&clk_src_regs[0], false);\n\t\tpool->base.clock_sources[1] =\n\t\t\t\tdce110_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL1,\n\t\t\t\t\t\t&clk_src_regs[1], false);\n\n\t\tpool->base.clk_src_count = 2;\n\n\t\t \n\t}\n\n\tif (pool->base.dp_clock_source == NULL) {\n\t\tdm_error(\"DC: failed to create dp clock source!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tpool->base.dmcu = dce_dmcu_create(ctx,\n\t\t\t&dmcu_regs,\n\t\t\t&dmcu_shift,\n\t\t\t&dmcu_mask);\n\tif (pool->base.dmcu == NULL) {\n\t\tdm_error(\"DC: failed to create dmcu!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\tpool->base.abm = dce_abm_create(ctx,\n\t\t\t&abm_regs,\n\t\t\t&abm_shift,\n\t\t\t&abm_mask);\n\tif (pool->base.abm == NULL) {\n\t\tdm_error(\"DC: failed to create abm!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\t{\n\t\tstruct irq_service_init_data init_data;\n\t\tinit_data.ctx = dc->ctx;\n\t\tpool->base.irqs = dal_irq_service_dce110_create(&init_data);\n\t\tif (!pool->base.irqs)\n\t\t\tgoto res_create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tpool->base.timing_generators[i] = dce110_timing_generator_create(\n\t\t\t\tctx, i, &dce110_tg_offsets[i]);\n\t\tif (pool->base.timing_generators[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.mis[i] = dce110_mem_input_create(ctx, i);\n\t\tif (pool->base.mis[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create memory input!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.ipps[i] = dce110_ipp_create(ctx, i);\n\t\tif (pool->base.ipps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create input pixel processor!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.transforms[i] = dce110_transform_create(ctx, i);\n\t\tif (pool->base.transforms[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create transform!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.opps[i] = dce110_opp_create(ctx, i);\n\t\tif (pool->base.opps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dce110_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dce110_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create i2c engine!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\tif (dc->config.fbc_support)\n\t\tdc->fbc_compressor = dce110_compressor_create(ctx);\n\n\tif (!underlay_create(ctx, &pool->base))\n\t\tgoto res_create_fail;\n\n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto res_create_fail;\n\n\t \n\tdce110_hw_sequencer_construct(dc);\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < pool->base.underlay_pipe_index; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->caps.planes[pool->base.underlay_pipe_index] = underlay_plane_cap;\n\n\tbw_calcs_init(dc->bw_dceip, dc->bw_vbios, dc->ctx->asic_id);\n\n\tbw_calcs_data_update_from_pplib(dc);\n\n\treturn true;\n\nres_create_fail:\n\tdce110_resource_destruct(pool);\n\treturn false;\n}\n\nstruct resource_pool *dce110_create_resource_pool(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct hw_asic_id asic_id)\n{\n\tstruct dce110_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dce110_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dce110_resource_construct(num_virtual_links, dc, pool, asic_id))\n\t\treturn &pool->base;\n\n\tkfree(pool);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}