DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "std"
unitName "textio"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_textio"
)
]
libraryRefs [
"ieee"
"std"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/@arbitor/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/@arbitor/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/@arbitor"
)
(vvPair
variable "d_logical"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/Arbitor"
)
(vvPair
variable "date"
value "11/12/11"
)
(vvPair
variable "day"
value "Sat"
)
(vvPair
variable "day_long"
value "Saturday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "Arbitor"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "bin"
)
(vvPair
variable "host"
value "cparch06.ecn.purdue.edu"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "multiCore_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/multiCore_lib/designcheck"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "Arbitor"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/@arbitor/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/Arbitor/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "multiCore"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/package/eda/mg/modeltech_10.0b/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "19:33:16"
)
(vvPair
variable "unit"
value "Arbitor"
)
(vvPair
variable "user"
value "mg255"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-2000,7625,-500,8375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-500,8000,0,8000"
pts [
"-500,8000"
"0,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "courier,8,0"
)
xt "-5000,7550,-3000,8450"
st "ramQ"
ju 2
blo "-3000,8250"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "ramQ"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "courier,8,0"
)
xt "22000,3600,43500,4500"
st "ramQ       : std_logic_vector(31 DOWNTO 0)
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-2000,11625,-500,12375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-500,12000,0,12000"
pts [
"-500,12000"
"0,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "courier,8,0"
)
xt "-8500,11550,-3000,12450"
st "aiMemAddr1"
ju 2
blo "-3000,12250"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "aiMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "courier,8,0"
)
xt "22000,5400,43500,6300"
st "aiMemAddr1 : std_logic_vector(31 DOWNTO 0)
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "courier,8,0"
)
xt "-8500,15550,-3000,16450"
st "aiMemRead1"
ju 2
blo "-3000,16250"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "aiMemRead1"
t "std_logic"
o 6
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "courier,8,0"
)
xt "22000,6300,33500,7200"
st "aiMemRead1 : std_logic
"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "60500,7625,62000,8375"
)
(Line
uid 54,0
sl 0
ro 270
xt "60000,8000,60500,8000"
pts [
"60000,8000"
"60500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "courier,8,0"
)
xt "63000,7550,68500,8450"
st "aiMemData1"
blo "63000,8250"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "aiMemData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "courier,8,0"
)
xt "22000,7200,43500,8100"
st "aiMemData1 : std_logic_vector(31 DOWNTO 0)
"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "60500,11625,62000,12375"
)
(Line
uid 68,0
sl 0
ro 270
xt "60000,12000,60500,12000"
pts [
"60000,12000"
"60500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "courier,8,0"
)
xt "63000,11550,67500,12450"
st "iMemRead1"
blo "63000,12250"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "iMemRead1"
t "std_logic"
o 8
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "courier,8,0"
)
xt "22000,8100,33500,9000"
st "iMemRead1  : std_logic
"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "60500,15625,62000,16375"
)
(Line
uid 82,0
sl 0
ro 270
xt "60000,16000,60500,16000"
pts [
"60000,16000"
"60500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "courier,8,0"
)
xt "63000,15550,66500,16450"
st "ramAddr"
blo "63000,16250"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "ramAddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "courier,8,0"
)
xt "22000,9000,43500,9900"
st "ramAddr    : std_logic_vector(31 DOWNTO 0)
"
)
)
*13 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "60500,19625,62000,20375"
)
(Line
uid 96,0
sl 0
ro 270
xt "60000,20000,60500,20000"
pts [
"60000,20000"
"60500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "courier,8,0"
)
xt "63000,19550,66500,20450"
st "ramData"
blo "63000,20250"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "ramData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "courier,8,0"
)
xt "22000,9900,43500,10800"
st "ramData    : std_logic_vector(31 DOWNTO 0)
"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "60500,23625,62000,24375"
)
(Line
uid 110,0
sl 0
ro 270
xt "60000,24000,60500,24000"
pts [
"60000,24000"
"60500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "63000,23550,66000,24450"
st "ramRen"
blo "63000,24250"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "ramRen"
t "std_logic"
o 11
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "courier,8,0"
)
xt "22000,10800,33500,11700"
st "ramRen     : std_logic
"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "60500,27625,62000,28375"
)
(Line
uid 124,0
sl 0
ro 270
xt "60000,28000,60500,28000"
pts [
"60000,28000"
"60500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "63000,27550,66000,28450"
st "ramWen"
blo "63000,28250"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "ramWen"
t "std_logic"
o 12
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "courier,8,0"
)
xt "22000,11700,33500,12600"
st "ramWen     : std_logic
"
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-2000,19625,-500,20375"
)
(Line
uid 138,0
sl 0
ro 270
xt "-500,20000,0,20000"
pts [
"-500,20000"
"0,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "courier,8,0"
)
xt "-8500,19550,-3000,20450"
st "aiMemRead0"
ju 2
blo "-3000,20250"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "aiMemRead0"
t "std_logic"
o 13
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "courier,8,0"
)
xt "22000,12600,33500,13500"
st "aiMemRead0 : std_logic
"
)
)
*21 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-2000,23625,-500,24375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-500,24000,0,24000"
pts [
"-500,24000"
"0,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "courier,8,0"
)
xt "-8500,23550,-3000,24450"
st "aiMemAddr0"
ju 2
blo "-3000,24250"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "aiMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "22000,13500,43500,14400"
st "aiMemAddr0 : std_logic_vector(31 DOWNTO 0)
"
)
)
*23 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "-2000,27625,-500,28375"
)
(Line
uid 166,0
sl 0
ro 270
xt "-500,28000,0,28000"
pts [
"-500,28000"
"0,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "courier,8,0"
)
xt "-7000,27550,-3000,28450"
st "aMemRead"
ju 2
blo "-3000,28250"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "aMemRead"
t "std_logic"
o 15
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "22000,14400,33500,15300"
st "aMemRead   : std_logic
"
)
)
*25 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "-2000,31625,-500,32375"
)
(Line
uid 180,0
sl 0
ro 270
xt "-500,32000,0,32000"
pts [
"-500,32000"
"0,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "courier,8,0"
)
xt "-7500,31550,-3000,32450"
st "aMemWrite"
ju 2
blo "-3000,32250"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "aMemWrite"
t "std_logic"
o 16
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "courier,8,0"
)
xt "22000,15300,33500,16200"
st "aMemWrite  : std_logic
"
)
)
*27 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "-2000,35625,-500,36375"
)
(Line
uid 194,0
sl 0
ro 270
xt "-500,36000,0,36000"
pts [
"-500,36000"
"0,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
font "courier,8,0"
)
xt "-7000,35550,-3000,36450"
st "aMemAddr"
ju 2
blo "-3000,36250"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
decl (Decl
n "aMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 17
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "courier,8,0"
)
xt "22000,16200,43500,17100"
st "aMemAddr   : std_logic_vector(31 downto 0)
"
)
)
*29 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "60500,31625,62000,32375"
)
(Line
uid 208,0
sl 0
ro 270
xt "60000,32000,60500,32000"
pts [
"60000,32000"
"60500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "courier,8,0"
)
xt "63000,31550,68500,32450"
st "aMemRdData"
blo "63000,32250"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
decl (Decl
n "aMemRdData"
t "std_logic_vector"
b "(31 downto 0)"
o 18
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "courier,8,0"
)
xt "22000,17100,43500,18000"
st "aMemRdData : std_logic_vector(31 downto 0)
"
)
)
*31 (PortIoOut
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "60500,35625,62000,36375"
)
(Line
uid 222,0
sl 0
ro 270
xt "60000,36000,60500,36000"
pts [
"60000,36000"
"60500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "courier,8,0"
)
xt "63000,35550,67000,36450"
st "arbWait1"
blo "63000,36250"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 231,0
decl (Decl
n "arbWait1"
t "std_logic"
o 19
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "22000,18000,33500,18900"
st "arbWait1   : std_logic
"
)
)
*33 (PortIoOut
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "60500,39625,62000,40375"
)
(Line
uid 236,0
sl 0
ro 270
xt "60000,40000,60500,40000"
pts [
"60000,40000"
"60500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
font "courier,8,0"
)
xt "63000,39550,67000,40450"
st "arbWait0"
blo "63000,40250"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 245,0
decl (Decl
n "arbWait0"
t "std_logic"
o 20
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
font "courier,8,0"
)
xt "22000,18900,33500,19800"
st "arbWait0   : std_logic
"
)
)
*35 (PortIoOut
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "60500,43625,62000,44375"
)
(Line
uid 250,0
sl 0
ro 270
xt "60000,44000,60500,44000"
pts [
"60000,44000"
"60500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "63000,43550,65000,44450"
st "busy"
blo "63000,44250"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 259,0
decl (Decl
n "busy"
t "std_logic"
o 21
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
font "courier,8,0"
)
xt "22000,19800,33500,20700"
st "busy       : std_logic
"
)
)
*37 (PortIoOut
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "60500,47625,62000,48375"
)
(Line
uid 264,0
sl 0
ro 270
xt "60000,48000,60500,48000"
pts [
"60000,48000"
"60500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
font "courier,8,0"
)
xt "63000,47550,67500,48450"
st "iMemRead0"
blo "63000,48250"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 273,0
decl (Decl
n "iMemRead0"
t "std_logic"
o 22
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
font "courier,8,0"
)
xt "22000,20700,33500,21600"
st "iMemRead0  : std_logic
"
)
)
*39 (PortIoOut
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "60500,51625,62000,52375"
)
(Line
uid 278,0
sl 0
ro 270
xt "60000,52000,60500,52000"
pts [
"60000,52000"
"60500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
font "courier,8,0"
)
xt "63000,51550,68500,52450"
st "aiMemData0"
blo "63000,52250"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 287,0
decl (Decl
n "aiMemData0"
t "std_logic_vector"
b "(31 downto 0)"
o 23
suid 20,0
)
declText (MLText
uid 288,0
va (VaSet
font "courier,8,0"
)
xt "22000,21600,43500,22500"
st "aiMemData0 : std_logic_vector(31 downto 0)
"
)
)
*41 (PortIoIn
uid 289,0
shape (CompositeShape
uid 290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 291,0
sl 0
ro 270
xt "-2000,39625,-500,40375"
)
(Line
uid 292,0
sl 0
ro 270
xt "-500,40000,0,40000"
pts [
"-500,40000"
"0,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
font "courier,8,0"
)
xt "-4500,39550,-3000,40450"
st "CLK"
ju 2
blo "-3000,40250"
tm "WireNameMgr"
)
)
)
*42 (GlobalConnector
uid 295,0
shape (Circle
uid 296,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "9000,39000,11000,41000"
radius 1000
)
name (Text
uid 297,0
va (VaSet
font "courier,8,1"
)
xt "9750,39550,10250,40450"
st "G"
blo "9750,40250"
)
)
*43 (Net
uid 302,0
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 21,0
)
declText (MLText
uid 303,0
va (VaSet
font "courier,8,0"
)
xt "22000,1800,33500,2700"
st "CLK        : std_logic
"
)
)
*44 (PortIoIn
uid 304,0
shape (CompositeShape
uid 305,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 306,0
sl 0
ro 270
xt "-2000,43625,-500,44375"
)
(Line
uid 307,0
sl 0
ro 270
xt "-500,44000,0,44000"
pts [
"-500,44000"
"0,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 308,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 309,0
va (VaSet
font "courier,8,0"
)
xt "-6000,43550,-3000,44450"
st "nReset"
ju 2
blo "-3000,44250"
tm "WireNameMgr"
)
)
)
*45 (GlobalConnector
uid 310,0
shape (Circle
uid 311,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "9000,43000,11000,45000"
radius 1000
)
name (Text
uid 312,0
va (VaSet
font "courier,8,1"
)
xt "9750,43550,10250,44450"
st "G"
blo "9750,44250"
)
)
*46 (Net
uid 317,0
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 22,0
)
declText (MLText
uid 318,0
va (VaSet
font "courier,8,0"
)
xt "22000,2700,33500,3600"
st "nReset     : std_logic
"
)
)
*47 (PortIoIn
uid 319,0
shape (CompositeShape
uid 320,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 321,0
sl 0
ro 270
xt "-2000,47625,-500,48375"
)
(Line
uid 322,0
sl 0
ro 270
xt "-500,48000,0,48000"
pts [
"-500,48000"
"0,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 323,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
font "courier,8,0"
)
xt "-7000,47550,-3000,48450"
st "ramState"
ju 2
blo "-3000,48250"
tm "WireNameMgr"
)
)
)
*48 (GlobalConnector
uid 325,0
shape (Circle
uid 326,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "9000,47000,11000,49000"
radius 1000
)
name (Text
uid 327,0
va (VaSet
font "courier,8,1"
)
xt "9750,47550,10250,48450"
st "G"
blo "9750,48250"
)
)
*49 (Net
uid 332,0
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 4
suid 23,0
)
declText (MLText
uid 333,0
va (VaSet
font "courier,8,0"
)
xt "22000,4500,43000,5400"
st "ramState   : std_logic_vector(1 downto 0)
"
)
)
*50 (Grouping
uid 380,0
optionalChildren [
*51 (CommentText
uid 382,0
shape (Rectangle
uid 383,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,50000,40000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 384,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "23200,50050,35200,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*52 (CommentText
uid 385,0
shape (Rectangle
uid 386,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,46000,44000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 387,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "40200,46050,44200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*53 (CommentText
uid 388,0
shape (Rectangle
uid 389,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,48000,40000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 390,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "23200,48050,36700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*54 (CommentText
uid 391,0
shape (Rectangle
uid 392,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,48000,23000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 393,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "19200,48050,22200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*55 (CommentText
uid 394,0
shape (Rectangle
uid 395,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,47000,60000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 396,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "40200,47200,51200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*56 (CommentText
uid 397,0
shape (Rectangle
uid 398,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,46000,60000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 399,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "44200,46050,48700,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*57 (CommentText
uid 400,0
shape (Rectangle
uid 401,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,46000,40000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 402,0
va (VaSet
fg "32768,0,0"
)
xt "25000,46500,34000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*58 (CommentText
uid 403,0
shape (Rectangle
uid 404,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,49000,23000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 405,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "19200,49050,21700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*59 (CommentText
uid 406,0
shape (Rectangle
uid 407,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,50000,23000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 408,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "19200,50050,22700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*60 (CommentText
uid 409,0
shape (Rectangle
uid 410,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,49000,40000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 411,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "23200,49050,32200,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 381,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "19000,46000,60000,51000"
)
oxt "14000,66000,55000,71000"
)
*61 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,8000,10000,8000"
pts [
"0,8000"
"10000,8000"
]
)
start &1
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,7100,9000,8000"
st "ramQ : (31:0)"
blo "2000,7800"
tm "WireNameMgr"
)
)
on &2
)
*62 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,12000,10000,12000"
pts [
"0,12000"
"10000,12000"
]
)
start &3
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,11100,12000,12000"
st "aiMemAddr1 : (31:0)"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &4
)
*63 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "0,16000,10000,16000"
pts [
"0,16000"
"10000,16000"
]
)
start &5
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,15100,7500,16000"
st "aiMemRead1"
blo "2000,15800"
tm "WireNameMgr"
)
)
on &6
)
*64 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,8000,60000,8000"
pts [
"60000,8000"
"50000,8000"
]
)
start &7
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,7100,69000,8000"
st "aiMemData1 : (31:0)"
blo "59000,7800"
tm "WireNameMgr"
)
)
on &8
)
*65 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "50000,12000,60000,12000"
pts [
"60000,12000"
"50000,12000"
]
)
start &9
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,11100,63500,12000"
st "iMemRead1"
blo "59000,11800"
tm "WireNameMgr"
)
)
on &10
)
*66 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,16000,60000,16000"
pts [
"60000,16000"
"50000,16000"
]
)
start &11
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,15100,67500,16000"
st "ramAddr : (31:0)"
blo "59000,15800"
tm "WireNameMgr"
)
)
on &12
)
*67 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,20000,60000,20000"
pts [
"60000,20000"
"50000,20000"
]
)
start &13
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,19100,67500,20000"
st "ramData : (31:0)"
blo "59000,19800"
tm "WireNameMgr"
)
)
on &14
)
*68 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "50000,24000,60000,24000"
pts [
"60000,24000"
"50000,24000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,23100,62000,24000"
st "ramRen"
blo "59000,23800"
tm "WireNameMgr"
)
)
on &16
)
*69 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "50000,28000,60000,28000"
pts [
"60000,28000"
"50000,28000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,27100,62000,28000"
st "ramWen"
blo "59000,27800"
tm "WireNameMgr"
)
)
on &18
)
*70 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "0,20000,10000,20000"
pts [
"0,20000"
"10000,20000"
]
)
start &19
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,19100,7500,20000"
st "aiMemRead0"
blo "2000,19800"
tm "WireNameMgr"
)
)
on &20
)
*71 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,24000,10000,24000"
pts [
"0,24000"
"10000,24000"
]
)
start &21
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,23100,12000,24000"
st "aiMemAddr0 : (31:0)"
blo "2000,23800"
tm "WireNameMgr"
)
)
on &22
)
*72 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "0,28000,10000,28000"
pts [
"0,28000"
"10000,28000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,27100,6000,28000"
st "aMemRead"
blo "2000,27800"
tm "WireNameMgr"
)
)
on &24
)
*73 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "0,32000,10000,32000"
pts [
"0,32000"
"10000,32000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,31100,6500,32000"
st "aMemWrite"
blo "2000,31800"
tm "WireNameMgr"
)
)
on &26
)
*74 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,36000,10000,36000"
pts [
"0,36000"
"10000,36000"
]
)
start &27
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,35100,11000,36000"
st "aMemAddr : (31:0)"
blo "2000,35800"
tm "WireNameMgr"
)
)
on &28
)
*75 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,32000,60000,32000"
pts [
"60000,32000"
"50000,32000"
]
)
start &29
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,31100,69000,32000"
st "aMemRdData : (31:0)"
blo "59000,31800"
tm "WireNameMgr"
)
)
on &30
)
*76 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "50000,36000,60000,36000"
pts [
"60000,36000"
"50000,36000"
]
)
start &31
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,35100,63000,36000"
st "arbWait1"
blo "59000,35800"
tm "WireNameMgr"
)
)
on &32
)
*77 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "50000,40000,60000,40000"
pts [
"60000,40000"
"50000,40000"
]
)
start &33
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,39100,63000,40000"
st "arbWait0"
blo "59000,39800"
tm "WireNameMgr"
)
)
on &34
)
*78 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "50000,44000,60000,44000"
pts [
"60000,44000"
"50000,44000"
]
)
start &35
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,43100,61000,44000"
st "busy"
blo "59000,43800"
tm "WireNameMgr"
)
)
on &36
)
*79 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,48000,60000,48000"
pts [
"60000,48000"
"50000,48000"
]
)
start &37
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,47100,63500,48000"
st "iMemRead0"
blo "59000,47800"
tm "WireNameMgr"
)
)
on &38
)
*80 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,52000,60000,52000"
pts [
"60000,52000"
"50000,52000"
]
)
start &39
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,51100,69000,52000"
st "aiMemData0 : (31:0)"
blo "59000,51800"
tm "WireNameMgr"
)
)
on &40
)
*81 (Wire
uid 298,0
shape (OrthoPolyLine
uid 299,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,40000,9000,40000"
pts [
"0,40000"
"9000,40000"
]
)
start &41
end &42
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,39100,3500,40000"
st "CLK"
blo "2000,39800"
tm "WireNameMgr"
)
)
on &43
)
*82 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,44000,9000,44000"
pts [
"0,44000"
"9000,44000"
]
)
start &44
end &45
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,43100,5000,44000"
st "nReset"
blo "2000,43800"
tm "WireNameMgr"
)
)
on &46
)
*83 (Wire
uid 328,0
shape (OrthoPolyLine
uid 329,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,48000,9000,48000"
pts [
"0,48000"
"9000,48000"
]
)
start &47
end &48
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,47100,10500,48000"
st "ramState : (1:0)"
blo "2000,47800"
tm "WireNameMgr"
)
)
on &49
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *84 (PackageList
uid 412,0
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 413,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*86 (MLText
uid 414,0
va (VaSet
font "courier,8,0"
)
xt "0,900,16500,8100"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY std;
USE std.textio.all;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_textio.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 415,0
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 416,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*88 (Text
uid 417,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*89 (MLText
uid 418,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*90 (Text
uid 419,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*91 (MLText
uid 420,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*92 (Text
uid 421,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*93 (MLText
uid 422,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-8500,0,69000,52450"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 422,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*95 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*96 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*98 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*99 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*101 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*102 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*104 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*105 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*107 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*108 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*110 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*112 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*114 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Declarations"
blo "20000,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "20000,900,23000,1800"
st "Ports:"
blo "20000,1600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,24500,900"
st "Pre User:"
blo "20000,700"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "20000,22500,28500,23400"
st "Diagram Signals:"
blo "20000,23200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,25500,900"
st "Post User:"
blo "20000,700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 23,0
usingSuid 1
emptyRow *115 (LEmptyRow
)
optionalChildren [
*116 (RefLabelRowHdr
)
*117 (TitleRowHdr
)
*118 (FilterRowHdr
)
*119 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*120 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*121 (GroupColHdr
tm "GroupColHdrMgr"
)
*122 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*123 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*124 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*125 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*126 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*127 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*128 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 21,0
)
)
uid 334,0
)
*129 (LeafLogPort
port (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 22,0
)
)
uid 336,0
)
*130 (LeafLogPort
port (LogicalPort
decl (Decl
n "ramQ"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 1,0
)
)
uid 338,0
)
*131 (LeafLogPort
port (LogicalPort
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 4
suid 23,0
)
)
uid 340,0
)
*132 (LeafLogPort
port (LogicalPort
decl (Decl
n "aiMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 2,0
)
)
uid 342,0
)
*133 (LeafLogPort
port (LogicalPort
decl (Decl
n "aiMemRead1"
t "std_logic"
o 6
suid 3,0
)
)
uid 344,0
)
*134 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aiMemData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 4,0
)
)
uid 346,0
)
*135 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "iMemRead1"
t "std_logic"
o 8
suid 5,0
)
)
uid 348,0
)
*136 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramAddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
suid 6,0
)
)
uid 350,0
)
*137 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 7,0
)
)
uid 352,0
)
*138 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramRen"
t "std_logic"
o 11
suid 8,0
)
)
uid 354,0
)
*139 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramWen"
t "std_logic"
o 12
suid 9,0
)
)
uid 356,0
)
*140 (LeafLogPort
port (LogicalPort
decl (Decl
n "aiMemRead0"
t "std_logic"
o 13
suid 10,0
)
)
uid 358,0
)
*141 (LeafLogPort
port (LogicalPort
decl (Decl
n "aiMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
suid 11,0
)
)
uid 360,0
)
*142 (LeafLogPort
port (LogicalPort
decl (Decl
n "aMemRead"
t "std_logic"
o 15
suid 12,0
)
)
uid 362,0
)
*143 (LeafLogPort
port (LogicalPort
decl (Decl
n "aMemWrite"
t "std_logic"
o 16
suid 13,0
)
)
uid 364,0
)
*144 (LeafLogPort
port (LogicalPort
decl (Decl
n "aMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 17
suid 14,0
)
)
uid 366,0
)
*145 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aMemRdData"
t "std_logic_vector"
b "(31 downto 0)"
o 18
suid 15,0
)
)
uid 368,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "arbWait1"
t "std_logic"
o 19
suid 16,0
)
)
uid 370,0
)
*147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "arbWait0"
t "std_logic"
o 20
suid 17,0
)
)
uid 372,0
)
*148 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "busy"
t "std_logic"
o 21
suid 18,0
)
)
uid 374,0
)
*149 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "iMemRead0"
t "std_logic"
o 22
suid 19,0
)
)
uid 376,0
)
*150 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aiMemData0"
t "std_logic_vector"
b "(31 downto 0)"
o 23
suid 20,0
)
)
uid 378,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*151 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *152 (MRCItem
litem &115
pos 3
dimension 20
)
optionalChildren [
*153 (MRCItem
litem &116
pos 0
dimension 20
)
*154 (MRCItem
litem &117
pos 1
dimension 23
)
*155 (MRCItem
litem &118
pos 2
hidden 1
dimension 20
)
*156 (MRCItem
litem &128
pos 0
dimension 20
uid 335,0
)
*157 (MRCItem
litem &129
pos 1
dimension 20
uid 337,0
)
*158 (MRCItem
litem &130
pos 2
dimension 20
uid 339,0
)
*159 (MRCItem
litem &131
pos 3
dimension 20
uid 341,0
)
*160 (MRCItem
litem &132
pos 4
dimension 20
uid 343,0
)
*161 (MRCItem
litem &133
pos 5
dimension 20
uid 345,0
)
*162 (MRCItem
litem &134
pos 6
dimension 20
uid 347,0
)
*163 (MRCItem
litem &135
pos 7
dimension 20
uid 349,0
)
*164 (MRCItem
litem &136
pos 8
dimension 20
uid 351,0
)
*165 (MRCItem
litem &137
pos 9
dimension 20
uid 353,0
)
*166 (MRCItem
litem &138
pos 10
dimension 20
uid 355,0
)
*167 (MRCItem
litem &139
pos 11
dimension 20
uid 357,0
)
*168 (MRCItem
litem &140
pos 12
dimension 20
uid 359,0
)
*169 (MRCItem
litem &141
pos 13
dimension 20
uid 361,0
)
*170 (MRCItem
litem &142
pos 14
dimension 20
uid 363,0
)
*171 (MRCItem
litem &143
pos 15
dimension 20
uid 365,0
)
*172 (MRCItem
litem &144
pos 16
dimension 20
uid 367,0
)
*173 (MRCItem
litem &145
pos 17
dimension 20
uid 369,0
)
*174 (MRCItem
litem &146
pos 18
dimension 20
uid 371,0
)
*175 (MRCItem
litem &147
pos 19
dimension 20
uid 373,0
)
*176 (MRCItem
litem &148
pos 20
dimension 20
uid 375,0
)
*177 (MRCItem
litem &149
pos 21
dimension 20
uid 377,0
)
*178 (MRCItem
litem &150
pos 22
dimension 20
uid 379,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*179 (MRCItem
litem &119
pos 0
dimension 20
)
*180 (MRCItem
litem &121
pos 1
dimension 50
)
*181 (MRCItem
litem &122
pos 2
dimension 100
)
*182 (MRCItem
litem &123
pos 3
dimension 50
)
*183 (MRCItem
litem &124
pos 4
dimension 100
)
*184 (MRCItem
litem &125
pos 5
dimension 100
)
*185 (MRCItem
litem &126
pos 6
dimension 50
)
*186 (MRCItem
litem &127
pos 7
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *187 (LEmptyRow
)
optionalChildren [
*188 (RefLabelRowHdr
)
*189 (TitleRowHdr
)
*190 (FilterRowHdr
)
*191 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*192 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*193 (GroupColHdr
tm "GroupColHdrMgr"
)
*194 (NameColHdr
tm "GenericNameColHdrMgr"
)
*195 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*196 (InitColHdr
tm "GenericValueColHdrMgr"
)
*197 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*198 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*199 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *200 (MRCItem
litem &187
pos 3
dimension 20
)
optionalChildren [
*201 (MRCItem
litem &188
pos 0
dimension 20
)
*202 (MRCItem
litem &189
pos 1
dimension 23
)
*203 (MRCItem
litem &190
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*204 (MRCItem
litem &191
pos 0
dimension 20
)
*205 (MRCItem
litem &193
pos 1
dimension 50
)
*206 (MRCItem
litem &194
pos 2
dimension 100
)
*207 (MRCItem
litem &195
pos 3
dimension 100
)
*208 (MRCItem
litem &196
pos 4
dimension 50
)
*209 (MRCItem
litem &197
pos 5
dimension 50
)
*210 (MRCItem
litem &198
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
