0.7
2020.2
May 22 2024
19:03:11
C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sim_1/new/bcd_adder_tb.v,1720700590,verilog,,,,bcd_adder_tb,,,,,,,,
C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.v,1720699764,verilog,,C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sources_1/new/full_adder_1bit.v,,bcd_adder,,,,,,,,
C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sources_1/new/full_adder_1bit.v,1720696399,verilog,,C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sources_1/new/full_adder_4bit.v,,full_adder_1bit,,,,,,,,
C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sources_1/new/full_adder_4bit.v,1720700508,verilog,,C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sim_1/new/bcd_adder_tb.v,,full_adder_4bit,,,,,,,,
