# FPGA

数字逻辑与EDA实验, 主要使用verilog, 详见各项目README.md


The project is about some FPGA designs， using Verilog, please check README.md of each project to find more details
