/home/michi/Documents/git-projects/tutoring_hkn/example-project/src/mux2.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/mux2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2
-- Compiling architecture behaviour of mux2

} {} {}} /home/michi/Documents/git-projects/tutoring_hkn/example-project/tb/add_sub_ABC_tb_CU.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/tb/add_sub_ABC_tb_CU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity add_sub_ABC_tb_CU
-- Compiling architecture behaviour of add_sub_ABC_tb_CU

} {} {}} /home/michi/Documents/git-projects/tutoring_hkn/example-project/tb/text_in.vhd {2 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/tb/text_in.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity text_in
-- Compiling architecture behaviour of text_in
** Warning: /home/michi/Documents/git-projects/tutoring_hkn/example-project/tb/text_in.vhd(30): (vcom-1013) Initial value of "input_file" depends on value of signal "file_name".

} {} {}} /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/add_sub_ABC_CU.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/add_sub_ABC_CU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity add_sub_ABC_CU
-- Compiling architecture behaviour of add_sub_ABC_CU

} {} {}} /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/add_sub_ABC_DP.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/add_sub_ABC_DP.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity add_sub_ABC_DP
-- Compiling architecture behaviour of add_sub_ABC_DP

} {} {}} /home/michi/Documents/git-projects/tutoring_hkn/example-project/tb/text_out.vhd {2 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/tb/text_out.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity text_out
-- Compiling architecture behaviour of text_out
** Warning: /home/michi/Documents/git-projects/tutoring_hkn/example-project/tb/text_out.vhd(27): (vcom-1013) Initial value of "output_file" depends on value of signal "file_name".

} {} {}} /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/reg_n.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/reg_n.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg_n
-- Compiling architecture behaviour of reg_n

} {} {}} /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/adder_sub_beh.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/adder_sub_beh.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity adder_sub_beh
-- Compiling architecture behaviour of adder_sub_beh

} {} {}} /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/add_sub_ABC.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/michi/Documents/git-projects/tutoring_hkn/example-project/src/add_sub_ABC.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity add_sub_ABC
-- Compiling architecture structure of add_sub_ABC

} {} {}}
