static T_1 F_1 ( int V_1 , int V_2 )\r\n{\r\nvoid * V_3 ;\r\nT_1 V_4 ;\r\nV_3 = ( void * ) V_5 ;\r\nif ( V_1 == 1 )\r\nV_3 = ( void * ) V_6 ;\r\nV_4 = * ( ( volatile T_1 * ) ( V_3 + ( V_2 << 1 ) ) ) ;\r\nreturn V_4 ;\r\n}\r\nstatic void F_2 ( int V_1 , int V_2 , T_1 V_4 )\r\n{\r\nvoid * V_3 ;\r\nT_1 V_7 ;\r\nV_3 = ( void * ) V_5 ;\r\nif ( V_1 == 1 )\r\nV_3 = ( void * ) V_6 ;\r\n* ( ( volatile T_1 * ) ( V_3 + ( V_2 << 1 ) ) ) = V_4 ;\r\nV_7 = * ( ( volatile T_1 * ) V_3 ) ;\r\n__asm__ __volatile__("mov %0, %0" : "+r" (dummy));\r\n}\r\nstatic T_1 F_3 ( int V_8 , int V_3 , int V_9 )\r\n{\r\nint V_2 ;\r\nV_2 = V_3 ;\r\nif ( V_8 & 1 )\r\nV_2 += V_9 ;\r\nreturn F_1 ( V_8 >> 1 , V_2 ) ;\r\n}\r\nstatic void F_4 ( int V_8 , int V_3 , int V_9 , T_1 V_4 )\r\n{\r\nint V_2 ;\r\nV_2 = V_3 ;\r\nif ( V_8 & 1 )\r\nV_2 += V_9 ;\r\nF_2 ( V_8 >> 1 , V_2 , V_4 ) ;\r\n}\r\nint F_5 ( void )\r\n{\r\nreturn F_1 ( 1 , 0 ) == 0x3386 ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nT_2 V_10 [ 3 ] [ 6 ] ;\r\nint V_11 ;\r\nV_11 = F_5 () ;\r\nF_7 ( 0 , V_10 [ 0 ] ) ;\r\nF_7 ( 1 , V_10 [ 1 ] ) ;\r\nif ( V_11 )\r\nF_7 ( 2 , V_10 [ 2 ] ) ;\r\nF_2 ( 0 , 0x002 , 0x0060 ) ;\r\nif ( V_11 )\r\nF_2 ( 1 , 0x002 , 0x0060 ) ;\r\nF_8 ( 1 ) ;\r\nF_2 ( 0 , 0x002 , 0x0062 ) ;\r\nif ( V_11 )\r\nF_2 ( 1 , 0x002 , 0x0062 ) ;\r\nF_8 ( 10 ) ;\r\nF_2 ( 0 , 0x002 , 0x0063 ) ;\r\nif ( V_11 )\r\nF_2 ( 1 , 0x002 , 0x0063 ) ;\r\nF_8 ( 10 ) ;\r\nF_9 ( 0 , V_10 [ 0 ] ) ;\r\nF_9 ( 1 , V_10 [ 1 ] ) ;\r\nif ( V_11 )\r\nF_9 ( 2 , V_10 [ 2 ] ) ;\r\nF_10 ( 0 , 0 ) ;\r\nF_10 ( 1 , 0 ) ;\r\nif ( V_11 )\r\nF_10 ( 2 , 0 ) ;\r\n}\r\nstatic T_1 F_11 ( T_1 V_12 )\r\n{\r\nreturn ( ( V_12 << 8 ) | ( V_12 >> 8 ) ) & 0xffff ;\r\n}\r\nint F_12 ( void )\r\n{\r\nreturn 2 + F_5 () ;\r\n}\r\nvoid F_13 ( int V_8 )\r\n{\r\nint V_1 = V_8 >> 1 ;\r\nif ( F_3 ( V_8 , 0x30a , 0x100 ) == 0x0000 &&\r\n( F_3 ( V_8 , 0x309 , 0x100 ) & 0xff00 ) == 0x5000 ) {\r\nT_1 V_13 [ 3 ] ;\r\nV_13 [ 0 ] = F_3 ( V_8 , 0x308 , 0x100 ) ;\r\nV_13 [ 1 ] = F_3 ( V_8 , 0x309 , 0x100 ) ;\r\nV_13 [ 2 ] = F_3 ( V_8 , 0x30a , 0x100 ) ;\r\nF_4 ( V_8 , 0x308 , 0x100 , F_11 ( V_13 [ 2 ] ) ) ;\r\nF_4 ( V_8 , 0x309 , 0x100 , F_11 ( V_13 [ 1 ] ) ) ;\r\nF_4 ( V_8 , 0x30a , 0x100 , F_11 ( V_13 [ 0 ] ) ) ;\r\n}\r\nF_4 ( V_8 , 0x708 , 0x10 , 0xd055 ) ;\r\nF_14 ( 500 ) ;\r\nF_4 ( V_8 , 0x708 , 0x10 , 0x5055 ) ;\r\nF_4 ( V_8 , 0x122 , 0x20 , 0x0002 ) ;\r\nF_2 ( V_1 , 0x103 , 0x0003 ) ;\r\nwhile ( ! ( F_1 ( V_1 , 0x103 ) & 0x80 ) )\r\n;\r\nF_4 ( V_8 , 0x221 , 0x20 , 0x0007 ) ;\r\nF_2 ( V_1 , 0x203 , 0x000d & ~ ( 4 << ( V_8 & 1 ) ) ) ;\r\nwhile ( ( F_1 ( V_1 , 0x203 ) & 0x000c ) != 0x000c )\r\n;\r\nF_4 ( V_8 , 0x302 , 0x100 , 0x0113 ) ;\r\nF_4 ( V_8 , 0x301 , 0x100 , 0x8000 ) ;\r\nF_4 ( V_8 , 0x301 , 0x100 , 0x0000 ) ;\r\nF_4 ( V_8 , 0x306 , 0x100 , 0x0100 ) ;\r\nF_4 ( V_8 , 0x310 , 0x100 , 9018 ) ;\r\nF_4 ( V_8 , 0x336 , 0x100 , 9018 ) ;\r\nF_4 ( V_8 , 0x31c , 0x100 , 0x0020 ) ;\r\nF_4 ( V_8 , 0x318 , 0x100 , 0x0003 ) ;\r\nF_4 ( V_8 , 0x318 , 0x100 , 0x0002 ) ;\r\n}\r\nvoid F_7 ( int V_8 , T_2 * V_10 )\r\n{\r\nT_1 V_13 ;\r\nV_13 = F_3 ( V_8 , 0x308 , 0x100 ) ;\r\nV_10 [ 0 ] = V_13 & 0xff ;\r\nV_10 [ 1 ] = ( V_13 >> 8 ) & 0xff ;\r\nV_13 = F_3 ( V_8 , 0x309 , 0x100 ) ;\r\nV_10 [ 2 ] = V_13 & 0xff ;\r\nV_10 [ 3 ] = ( V_13 >> 8 ) & 0xff ;\r\nV_13 = F_3 ( V_8 , 0x30a , 0x100 ) ;\r\nV_10 [ 4 ] = V_13 & 0xff ;\r\nV_10 [ 5 ] = ( V_13 >> 8 ) & 0xff ;\r\n}\r\nvoid F_9 ( int V_8 , T_2 * V_10 )\r\n{\r\nF_4 ( V_8 , 0x308 , 0x100 , ( V_10 [ 1 ] << 8 ) | V_10 [ 0 ] ) ;\r\nF_4 ( V_8 , 0x309 , 0x100 , ( V_10 [ 3 ] << 8 ) | V_10 [ 2 ] ) ;\r\nF_4 ( V_8 , 0x30a , 0x100 , ( V_10 [ 5 ] << 8 ) | V_10 [ 4 ] ) ;\r\n}\r\nstatic T_3 F_15 ( int V_8 , T_1 V_14 )\r\n{\r\nT_3 V_4 ;\r\nV_4 = F_3 ( V_8 , V_14 , 0x100 ) ;\r\nV_4 |= F_3 ( V_8 , V_14 + 1 , 0x100 ) << 16 ;\r\nreturn V_4 ;\r\n}\r\nvoid F_16 ( int V_8 , struct V_15 * V_16 )\r\n{\r\nF_4 ( V_8 , 0x500 , 0x100 , 0x0001 ) ;\r\nwhile ( F_3 ( V_8 , 0x500 , 0x100 ) & 0x0001 )\r\n;\r\nmemset ( V_16 , 0 , sizeof( * V_16 ) ) ;\r\nV_16 -> V_17 = F_15 ( V_8 , 0x510 ) ;\r\nV_16 -> V_18 = F_15 ( V_8 , 0x590 ) ;\r\nV_16 -> V_19 = F_15 ( V_8 , 0x514 ) ;\r\nV_16 -> V_20 = F_15 ( V_8 , 0x594 ) ;\r\n}\r\nvoid F_10 ( int V_8 , int V_21 )\r\n{\r\nF_4 ( V_8 , 0x703 , 0x10 , V_21 ? 0x1001 : 0x0000 ) ;\r\n}\r\nint F_17 ( int V_8 )\r\n{\r\nT_1 V_13 ;\r\nV_13 = F_3 ( V_8 , 0x31a , 0x100 ) ;\r\nV_13 = F_3 ( V_8 , 0x31a , 0x100 ) ;\r\nreturn ! ! ( V_13 & 0x0002 ) ;\r\n}\r\nvoid F_18 ( int V_8 )\r\n{\r\nT_1 V_13 ;\r\nV_13 = F_3 ( V_8 , 0x303 , 0x100 ) ;\r\nV_13 |= 0x1000 ;\r\nF_4 ( V_8 , 0x303 , 0x100 , V_13 ) ;\r\n}\r\nvoid F_19 ( int V_8 )\r\n{\r\nT_1 V_13 ;\r\nV_13 = F_3 ( V_8 , 0x303 , 0x100 ) ;\r\nV_13 &= 0xefff ;\r\nF_4 ( V_8 , 0x303 , 0x100 , V_13 ) ;\r\n}\r\nvoid F_20 ( int V_8 )\r\n{\r\nT_1 V_13 ;\r\nV_13 = F_3 ( V_8 , 0x303 , 0x100 ) ;\r\nV_13 |= 0x4000 ;\r\nF_4 ( V_8 , 0x303 , 0x100 , V_13 ) ;\r\n}\r\nvoid F_21 ( int V_8 )\r\n{\r\nT_1 V_13 ;\r\nV_13 = F_3 ( V_8 , 0x303 , 0x100 ) ;\r\nV_13 &= 0xbfff ;\r\nF_4 ( V_8 , 0x303 , 0x100 , V_13 ) ;\r\n}
