# Large Model-Assisted Hardware Design
* VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency [10.48550/arXiv.2502.00028](http://arxiv.org/abs/2502.00028))
