// Seed: 1522373720
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    output uwire id_6
);
  logic [-1 : 1  -  -1 'b0] id_8;
  assign module_1.id_11 = 0;
endmodule
module module_0 (
    input wand id_0,
    output tri0 id_1
    , id_16,
    output supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output logic id_6,
    input supply0 id_7,
    output wand id_8,
    input tri0 id_9,
    input wor id_10,
    input tri id_11,
    input supply0 id_12,
    input supply0 id_13,
    input wire id_14
);
  always @(-1 or(-1)) begin : LABEL_0
    if ("") id_6 <= id_0;
  end
  logic module_1;
  module_0 modCall_1 (
      id_9,
      id_2,
      id_14,
      id_3,
      id_5,
      id_7,
      id_8
  );
  always @(id_7 or posedge {-1{id_5 == 1}}) begin : LABEL_1
    id_6 = 1;
  end
endmodule
