// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_load_meta_data (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        nlist,
        m_axi_gmem_control_AWVALID,
        m_axi_gmem_control_AWREADY,
        m_axi_gmem_control_AWADDR,
        m_axi_gmem_control_AWID,
        m_axi_gmem_control_AWLEN,
        m_axi_gmem_control_AWSIZE,
        m_axi_gmem_control_AWBURST,
        m_axi_gmem_control_AWLOCK,
        m_axi_gmem_control_AWCACHE,
        m_axi_gmem_control_AWPROT,
        m_axi_gmem_control_AWQOS,
        m_axi_gmem_control_AWREGION,
        m_axi_gmem_control_AWUSER,
        m_axi_gmem_control_WVALID,
        m_axi_gmem_control_WREADY,
        m_axi_gmem_control_WDATA,
        m_axi_gmem_control_WSTRB,
        m_axi_gmem_control_WLAST,
        m_axi_gmem_control_WID,
        m_axi_gmem_control_WUSER,
        m_axi_gmem_control_ARVALID,
        m_axi_gmem_control_ARREADY,
        m_axi_gmem_control_ARADDR,
        m_axi_gmem_control_ARID,
        m_axi_gmem_control_ARLEN,
        m_axi_gmem_control_ARSIZE,
        m_axi_gmem_control_ARBURST,
        m_axi_gmem_control_ARLOCK,
        m_axi_gmem_control_ARCACHE,
        m_axi_gmem_control_ARPROT,
        m_axi_gmem_control_ARQOS,
        m_axi_gmem_control_ARREGION,
        m_axi_gmem_control_ARUSER,
        m_axi_gmem_control_RVALID,
        m_axi_gmem_control_RREADY,
        m_axi_gmem_control_RDATA,
        m_axi_gmem_control_RLAST,
        m_axi_gmem_control_RID,
        m_axi_gmem_control_RFIFONUM,
        m_axi_gmem_control_RUSER,
        m_axi_gmem_control_RRESP,
        m_axi_gmem_control_BVALID,
        m_axi_gmem_control_BREADY,
        m_axi_gmem_control_BRESP,
        m_axi_gmem_control_BID,
        m_axi_gmem_control_BUSER,
        meta_data_init,
        s_nlist_PQ_codes_start_addr69_din,
        s_nlist_PQ_codes_start_addr69_num_data_valid,
        s_nlist_PQ_codes_start_addr69_fifo_cap,
        s_nlist_PQ_codes_start_addr69_full_n,
        s_nlist_PQ_codes_start_addr69_write,
        s_nlist_vec_ID_start_addr70_din,
        s_nlist_vec_ID_start_addr70_num_data_valid,
        s_nlist_vec_ID_start_addr70_fifo_cap,
        s_nlist_vec_ID_start_addr70_full_n,
        s_nlist_vec_ID_start_addr70_write,
        s_nlist_num_vecs71_din,
        s_nlist_num_vecs71_num_data_valid,
        s_nlist_num_vecs71_fifo_cap,
        s_nlist_num_vecs71_full_n,
        s_nlist_num_vecs71_write,
        s_product_quantizer_init72_din,
        s_product_quantizer_init72_num_data_valid,
        s_product_quantizer_init72_fifo_cap,
        s_product_quantizer_init72_full_n,
        s_product_quantizer_init72_write,
        nlist_c160_din,
        nlist_c160_num_data_valid,
        nlist_c160_fifo_cap,
        nlist_c160_full_n,
        nlist_c160_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 75'd1;
parameter    ap_ST_fsm_state2 = 75'd2;
parameter    ap_ST_fsm_state3 = 75'd4;
parameter    ap_ST_fsm_state4 = 75'd8;
parameter    ap_ST_fsm_state5 = 75'd16;
parameter    ap_ST_fsm_state6 = 75'd32;
parameter    ap_ST_fsm_state7 = 75'd64;
parameter    ap_ST_fsm_state8 = 75'd128;
parameter    ap_ST_fsm_state9 = 75'd256;
parameter    ap_ST_fsm_state10 = 75'd512;
parameter    ap_ST_fsm_state11 = 75'd1024;
parameter    ap_ST_fsm_state12 = 75'd2048;
parameter    ap_ST_fsm_state13 = 75'd4096;
parameter    ap_ST_fsm_state14 = 75'd8192;
parameter    ap_ST_fsm_state15 = 75'd16384;
parameter    ap_ST_fsm_state16 = 75'd32768;
parameter    ap_ST_fsm_state17 = 75'd65536;
parameter    ap_ST_fsm_state18 = 75'd131072;
parameter    ap_ST_fsm_state19 = 75'd262144;
parameter    ap_ST_fsm_state20 = 75'd524288;
parameter    ap_ST_fsm_state21 = 75'd1048576;
parameter    ap_ST_fsm_state22 = 75'd2097152;
parameter    ap_ST_fsm_state23 = 75'd4194304;
parameter    ap_ST_fsm_state24 = 75'd8388608;
parameter    ap_ST_fsm_state25 = 75'd16777216;
parameter    ap_ST_fsm_state26 = 75'd33554432;
parameter    ap_ST_fsm_state27 = 75'd67108864;
parameter    ap_ST_fsm_state28 = 75'd134217728;
parameter    ap_ST_fsm_state29 = 75'd268435456;
parameter    ap_ST_fsm_state30 = 75'd536870912;
parameter    ap_ST_fsm_state31 = 75'd1073741824;
parameter    ap_ST_fsm_state32 = 75'd2147483648;
parameter    ap_ST_fsm_state33 = 75'd4294967296;
parameter    ap_ST_fsm_state34 = 75'd8589934592;
parameter    ap_ST_fsm_state35 = 75'd17179869184;
parameter    ap_ST_fsm_state36 = 75'd34359738368;
parameter    ap_ST_fsm_state37 = 75'd68719476736;
parameter    ap_ST_fsm_state38 = 75'd137438953472;
parameter    ap_ST_fsm_state39 = 75'd274877906944;
parameter    ap_ST_fsm_state40 = 75'd549755813888;
parameter    ap_ST_fsm_state41 = 75'd1099511627776;
parameter    ap_ST_fsm_state42 = 75'd2199023255552;
parameter    ap_ST_fsm_state43 = 75'd4398046511104;
parameter    ap_ST_fsm_state44 = 75'd8796093022208;
parameter    ap_ST_fsm_state45 = 75'd17592186044416;
parameter    ap_ST_fsm_state46 = 75'd35184372088832;
parameter    ap_ST_fsm_state47 = 75'd70368744177664;
parameter    ap_ST_fsm_state48 = 75'd140737488355328;
parameter    ap_ST_fsm_state49 = 75'd281474976710656;
parameter    ap_ST_fsm_state50 = 75'd562949953421312;
parameter    ap_ST_fsm_state51 = 75'd1125899906842624;
parameter    ap_ST_fsm_state52 = 75'd2251799813685248;
parameter    ap_ST_fsm_state53 = 75'd4503599627370496;
parameter    ap_ST_fsm_state54 = 75'd9007199254740992;
parameter    ap_ST_fsm_state55 = 75'd18014398509481984;
parameter    ap_ST_fsm_state56 = 75'd36028797018963968;
parameter    ap_ST_fsm_state57 = 75'd72057594037927936;
parameter    ap_ST_fsm_state58 = 75'd144115188075855872;
parameter    ap_ST_fsm_state59 = 75'd288230376151711744;
parameter    ap_ST_fsm_state60 = 75'd576460752303423488;
parameter    ap_ST_fsm_state61 = 75'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 75'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 75'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 75'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 75'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 75'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 75'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 75'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 75'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 75'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 75'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 75'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 75'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 75'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 75'd18889465931478580854784;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] nlist;
output   m_axi_gmem_control_AWVALID;
input   m_axi_gmem_control_AWREADY;
output  [63:0] m_axi_gmem_control_AWADDR;
output  [0:0] m_axi_gmem_control_AWID;
output  [31:0] m_axi_gmem_control_AWLEN;
output  [2:0] m_axi_gmem_control_AWSIZE;
output  [1:0] m_axi_gmem_control_AWBURST;
output  [1:0] m_axi_gmem_control_AWLOCK;
output  [3:0] m_axi_gmem_control_AWCACHE;
output  [2:0] m_axi_gmem_control_AWPROT;
output  [3:0] m_axi_gmem_control_AWQOS;
output  [3:0] m_axi_gmem_control_AWREGION;
output  [0:0] m_axi_gmem_control_AWUSER;
output   m_axi_gmem_control_WVALID;
input   m_axi_gmem_control_WREADY;
output  [31:0] m_axi_gmem_control_WDATA;
output  [3:0] m_axi_gmem_control_WSTRB;
output   m_axi_gmem_control_WLAST;
output  [0:0] m_axi_gmem_control_WID;
output  [0:0] m_axi_gmem_control_WUSER;
output   m_axi_gmem_control_ARVALID;
input   m_axi_gmem_control_ARREADY;
output  [63:0] m_axi_gmem_control_ARADDR;
output  [0:0] m_axi_gmem_control_ARID;
output  [31:0] m_axi_gmem_control_ARLEN;
output  [2:0] m_axi_gmem_control_ARSIZE;
output  [1:0] m_axi_gmem_control_ARBURST;
output  [1:0] m_axi_gmem_control_ARLOCK;
output  [3:0] m_axi_gmem_control_ARCACHE;
output  [2:0] m_axi_gmem_control_ARPROT;
output  [3:0] m_axi_gmem_control_ARQOS;
output  [3:0] m_axi_gmem_control_ARREGION;
output  [0:0] m_axi_gmem_control_ARUSER;
input   m_axi_gmem_control_RVALID;
output   m_axi_gmem_control_RREADY;
input  [31:0] m_axi_gmem_control_RDATA;
input   m_axi_gmem_control_RLAST;
input  [0:0] m_axi_gmem_control_RID;
input  [8:0] m_axi_gmem_control_RFIFONUM;
input  [0:0] m_axi_gmem_control_RUSER;
input  [1:0] m_axi_gmem_control_RRESP;
input   m_axi_gmem_control_BVALID;
output   m_axi_gmem_control_BREADY;
input  [1:0] m_axi_gmem_control_BRESP;
input  [0:0] m_axi_gmem_control_BID;
input  [0:0] m_axi_gmem_control_BUSER;
input  [63:0] meta_data_init;
output  [31:0] s_nlist_PQ_codes_start_addr69_din;
input  [8:0] s_nlist_PQ_codes_start_addr69_num_data_valid;
input  [8:0] s_nlist_PQ_codes_start_addr69_fifo_cap;
input   s_nlist_PQ_codes_start_addr69_full_n;
output   s_nlist_PQ_codes_start_addr69_write;
output  [31:0] s_nlist_vec_ID_start_addr70_din;
input  [8:0] s_nlist_vec_ID_start_addr70_num_data_valid;
input  [8:0] s_nlist_vec_ID_start_addr70_fifo_cap;
input   s_nlist_vec_ID_start_addr70_full_n;
output   s_nlist_vec_ID_start_addr70_write;
output  [31:0] s_nlist_num_vecs71_din;
input  [8:0] s_nlist_num_vecs71_num_data_valid;
input  [8:0] s_nlist_num_vecs71_fifo_cap;
input   s_nlist_num_vecs71_full_n;
output   s_nlist_num_vecs71_write;
output  [31:0] s_product_quantizer_init72_din;
input  [8:0] s_product_quantizer_init72_num_data_valid;
input  [8:0] s_product_quantizer_init72_fifo_cap;
input   s_product_quantizer_init72_full_n;
output   s_product_quantizer_init72_write;
output  [31:0] nlist_c160_din;
input  [2:0] nlist_c160_num_data_valid;
input  [2:0] nlist_c160_fifo_cap;
input   nlist_c160_full_n;
output   nlist_c160_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem_control_ARVALID;
reg[63:0] m_axi_gmem_control_ARADDR;
reg[0:0] m_axi_gmem_control_ARID;
reg[31:0] m_axi_gmem_control_ARLEN;
reg[2:0] m_axi_gmem_control_ARSIZE;
reg[1:0] m_axi_gmem_control_ARBURST;
reg[1:0] m_axi_gmem_control_ARLOCK;
reg[3:0] m_axi_gmem_control_ARCACHE;
reg[2:0] m_axi_gmem_control_ARPROT;
reg[3:0] m_axi_gmem_control_ARQOS;
reg[3:0] m_axi_gmem_control_ARREGION;
reg[0:0] m_axi_gmem_control_ARUSER;
reg m_axi_gmem_control_RREADY;
reg s_nlist_PQ_codes_start_addr69_write;
reg s_nlist_vec_ID_start_addr70_write;
reg s_nlist_num_vecs71_write;
reg s_product_quantizer_init72_write;
reg nlist_c160_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [74:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gmem_control_blk_n_AR;
wire    ap_CS_fsm_state4;
reg    nlist_c160_blk_n;
reg   [61:0] trunc_ln_reg_254;
wire   [30:0] trunc_ln206_fu_134_p1;
reg   [30:0] trunc_ln206_reg_259;
reg   [61:0] trunc_ln206_1_reg_264;
wire    ap_CS_fsm_state2;
reg   [61:0] trunc_ln206_2_reg_269;
reg   [61:0] trunc_ln1_reg_274;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_done;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_idle;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_ready;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWVALID;
wire   [63:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWADDR;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWID;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWLEN;
wire   [2:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWSIZE;
wire   [1:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWBURST;
wire   [1:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWLOCK;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWCACHE;
wire   [2:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWPROT;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWQOS;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWREGION;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWUSER;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WVALID;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WDATA;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WSTRB;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WLAST;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WID;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WUSER;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARVALID;
wire   [63:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARADDR;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARID;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARLEN;
wire   [2:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARSIZE;
wire   [1:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARBURST;
wire   [1:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARLOCK;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARCACHE;
wire   [2:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARPROT;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARQOS;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARREGION;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARUSER;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_RREADY;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_BREADY;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_PQ_codes_start_addr69_din;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_PQ_codes_start_addr69_write;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_vec_ID_start_addr70_din;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_vec_ID_start_addr70_write;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_num_vecs71_din;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_num_vecs71_write;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_ext_blocking_n;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_str_blocking_n;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_int_blocking_n;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_done;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_idle;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_ready;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWVALID;
wire   [63:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWADDR;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWID;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWLEN;
wire   [2:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWSIZE;
wire   [1:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWBURST;
wire   [1:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWLOCK;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWCACHE;
wire   [2:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWPROT;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWQOS;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWREGION;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWUSER;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WVALID;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WDATA;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WSTRB;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WLAST;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WID;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WUSER;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARVALID;
wire   [63:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARADDR;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARID;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARLEN;
wire   [2:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARSIZE;
wire   [1:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARBURST;
wire   [1:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARLOCK;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARCACHE;
wire   [2:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARPROT;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARQOS;
wire   [3:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARREGION;
wire   [0:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARUSER;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_RREADY;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_BREADY;
wire   [31:0] grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_s_product_quantizer_init72_din;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_s_product_quantizer_init72_write;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_ext_blocking_n;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_str_blocking_n;
wire    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_int_blocking_n;
reg    grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start_reg;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
wire  signed [63:0] sext_ln213_1_fu_229_p1;
reg    ap_block_state1;
wire   [31:0] shl_ln204_fu_138_p2;
wire   [33:0] shl_ln206_1_fu_148_p3;
wire   [63:0] zext_ln206_fu_155_p1;
wire   [63:0] add_ln206_fu_159_p2;
wire   [33:0] shl_ln206_2_fu_175_p3;
wire  signed [63:0] sext_ln206_fu_182_p1;
wire   [63:0] add_ln206_1_fu_186_p2;
wire   [31:0] offset_product_quantizer_fu_143_p2;
wire   [33:0] shl_ln1_fu_202_p3;
wire  signed [63:0] sext_ln213_fu_210_p1;
wire   [63:0] add_ln213_fu_214_p2;
reg   [74:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire    ap_ext_blocking_cur_n;
wire    ap_int_blocking_cur_n;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_wait_1;
reg    ap_sub_ext_blocking_1;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_sub_str_blocking_1;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
reg    ap_sub_int_blocking_1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 75'd1;
#0 grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start_reg = 1'b0;
#0 grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start_reg = 1'b0;
end

vadd_load_meta_data_Pipeline_VITIS_LOOP_206_1 grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start),
    .ap_done(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_done),
    .ap_idle(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_idle),
    .ap_ready(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_ready),
    .m_axi_gmem_control_AWVALID(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWVALID),
    .m_axi_gmem_control_AWREADY(1'b0),
    .m_axi_gmem_control_AWADDR(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWADDR),
    .m_axi_gmem_control_AWID(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWID),
    .m_axi_gmem_control_AWLEN(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWLEN),
    .m_axi_gmem_control_AWSIZE(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWSIZE),
    .m_axi_gmem_control_AWBURST(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWBURST),
    .m_axi_gmem_control_AWLOCK(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWLOCK),
    .m_axi_gmem_control_AWCACHE(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWCACHE),
    .m_axi_gmem_control_AWPROT(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWPROT),
    .m_axi_gmem_control_AWQOS(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWQOS),
    .m_axi_gmem_control_AWREGION(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWREGION),
    .m_axi_gmem_control_AWUSER(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_AWUSER),
    .m_axi_gmem_control_WVALID(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WVALID),
    .m_axi_gmem_control_WREADY(1'b0),
    .m_axi_gmem_control_WDATA(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WDATA),
    .m_axi_gmem_control_WSTRB(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WSTRB),
    .m_axi_gmem_control_WLAST(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WLAST),
    .m_axi_gmem_control_WID(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WID),
    .m_axi_gmem_control_WUSER(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_WUSER),
    .m_axi_gmem_control_ARVALID(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARVALID),
    .m_axi_gmem_control_ARREADY(m_axi_gmem_control_ARREADY),
    .m_axi_gmem_control_ARADDR(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARADDR),
    .m_axi_gmem_control_ARID(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARID),
    .m_axi_gmem_control_ARLEN(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARLEN),
    .m_axi_gmem_control_ARSIZE(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARSIZE),
    .m_axi_gmem_control_ARBURST(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARBURST),
    .m_axi_gmem_control_ARLOCK(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARLOCK),
    .m_axi_gmem_control_ARCACHE(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARCACHE),
    .m_axi_gmem_control_ARPROT(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARPROT),
    .m_axi_gmem_control_ARQOS(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARQOS),
    .m_axi_gmem_control_ARREGION(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARREGION),
    .m_axi_gmem_control_ARUSER(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARUSER),
    .m_axi_gmem_control_RVALID(m_axi_gmem_control_RVALID),
    .m_axi_gmem_control_RREADY(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_RREADY),
    .m_axi_gmem_control_RDATA(m_axi_gmem_control_RDATA),
    .m_axi_gmem_control_RLAST(m_axi_gmem_control_RLAST),
    .m_axi_gmem_control_RID(m_axi_gmem_control_RID),
    .m_axi_gmem_control_RFIFONUM(m_axi_gmem_control_RFIFONUM),
    .m_axi_gmem_control_RUSER(m_axi_gmem_control_RUSER),
    .m_axi_gmem_control_RRESP(m_axi_gmem_control_RRESP),
    .m_axi_gmem_control_BVALID(1'b0),
    .m_axi_gmem_control_BREADY(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_BREADY),
    .m_axi_gmem_control_BRESP(2'd0),
    .m_axi_gmem_control_BID(1'd0),
    .m_axi_gmem_control_BUSER(1'd0),
    .s_nlist_PQ_codes_start_addr69_din(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_PQ_codes_start_addr69_din),
    .s_nlist_PQ_codes_start_addr69_num_data_valid(9'd0),
    .s_nlist_PQ_codes_start_addr69_fifo_cap(9'd0),
    .s_nlist_PQ_codes_start_addr69_full_n(s_nlist_PQ_codes_start_addr69_full_n),
    .s_nlist_PQ_codes_start_addr69_write(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_PQ_codes_start_addr69_write),
    .s_nlist_vec_ID_start_addr70_din(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_vec_ID_start_addr70_din),
    .s_nlist_vec_ID_start_addr70_num_data_valid(9'd0),
    .s_nlist_vec_ID_start_addr70_fifo_cap(9'd0),
    .s_nlist_vec_ID_start_addr70_full_n(s_nlist_vec_ID_start_addr70_full_n),
    .s_nlist_vec_ID_start_addr70_write(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_vec_ID_start_addr70_write),
    .s_nlist_num_vecs71_din(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_num_vecs71_din),
    .s_nlist_num_vecs71_num_data_valid(9'd0),
    .s_nlist_num_vecs71_fifo_cap(9'd0),
    .s_nlist_num_vecs71_full_n(s_nlist_num_vecs71_full_n),
    .s_nlist_num_vecs71_write(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_num_vecs71_write),
    .nlist(nlist),
    .sext_ln206(trunc_ln_reg_254),
    .sext_ln206_1(trunc_ln206_1_reg_264),
    .sext_ln206_3(trunc_ln206_2_reg_269),
    .ap_ext_blocking_n(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_str_blocking_n),
    .ap_int_blocking_n(grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_int_blocking_n)
);

vadd_load_meta_data_Pipeline_VITIS_LOOP_213_2 grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start),
    .ap_done(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_done),
    .ap_idle(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_idle),
    .ap_ready(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_ready),
    .m_axi_gmem_control_AWVALID(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWVALID),
    .m_axi_gmem_control_AWREADY(1'b0),
    .m_axi_gmem_control_AWADDR(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWADDR),
    .m_axi_gmem_control_AWID(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWID),
    .m_axi_gmem_control_AWLEN(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWLEN),
    .m_axi_gmem_control_AWSIZE(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWSIZE),
    .m_axi_gmem_control_AWBURST(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWBURST),
    .m_axi_gmem_control_AWLOCK(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWLOCK),
    .m_axi_gmem_control_AWCACHE(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWCACHE),
    .m_axi_gmem_control_AWPROT(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWPROT),
    .m_axi_gmem_control_AWQOS(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWQOS),
    .m_axi_gmem_control_AWREGION(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWREGION),
    .m_axi_gmem_control_AWUSER(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_AWUSER),
    .m_axi_gmem_control_WVALID(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WVALID),
    .m_axi_gmem_control_WREADY(1'b0),
    .m_axi_gmem_control_WDATA(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WDATA),
    .m_axi_gmem_control_WSTRB(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WSTRB),
    .m_axi_gmem_control_WLAST(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WLAST),
    .m_axi_gmem_control_WID(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WID),
    .m_axi_gmem_control_WUSER(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_WUSER),
    .m_axi_gmem_control_ARVALID(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARVALID),
    .m_axi_gmem_control_ARREADY(m_axi_gmem_control_ARREADY),
    .m_axi_gmem_control_ARADDR(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARADDR),
    .m_axi_gmem_control_ARID(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARID),
    .m_axi_gmem_control_ARLEN(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARLEN),
    .m_axi_gmem_control_ARSIZE(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARSIZE),
    .m_axi_gmem_control_ARBURST(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARBURST),
    .m_axi_gmem_control_ARLOCK(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARLOCK),
    .m_axi_gmem_control_ARCACHE(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARCACHE),
    .m_axi_gmem_control_ARPROT(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARPROT),
    .m_axi_gmem_control_ARQOS(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARQOS),
    .m_axi_gmem_control_ARREGION(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARREGION),
    .m_axi_gmem_control_ARUSER(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARUSER),
    .m_axi_gmem_control_RVALID(m_axi_gmem_control_RVALID),
    .m_axi_gmem_control_RREADY(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_RREADY),
    .m_axi_gmem_control_RDATA(m_axi_gmem_control_RDATA),
    .m_axi_gmem_control_RLAST(m_axi_gmem_control_RLAST),
    .m_axi_gmem_control_RID(m_axi_gmem_control_RID),
    .m_axi_gmem_control_RFIFONUM(m_axi_gmem_control_RFIFONUM),
    .m_axi_gmem_control_RUSER(m_axi_gmem_control_RUSER),
    .m_axi_gmem_control_RRESP(m_axi_gmem_control_RRESP),
    .m_axi_gmem_control_BVALID(1'b0),
    .m_axi_gmem_control_BREADY(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_BREADY),
    .m_axi_gmem_control_BRESP(2'd0),
    .m_axi_gmem_control_BID(1'd0),
    .m_axi_gmem_control_BUSER(1'd0),
    .s_product_quantizer_init72_din(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_s_product_quantizer_init72_din),
    .s_product_quantizer_init72_num_data_valid(9'd0),
    .s_product_quantizer_init72_fifo_cap(9'd0),
    .s_product_quantizer_init72_full_n(s_product_quantizer_init72_full_n),
    .s_product_quantizer_init72_write(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_s_product_quantizer_init72_write),
    .sext_ln213_1(trunc_ln1_reg_274),
    .ap_ext_blocking_n(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_str_blocking_n),
    .ap_int_blocking_n(grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_int_blocking_n)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start_reg <= 1'b1;
        end else if ((grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_ready == 1'b1)) begin
            grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state74)) begin
            grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start_reg <= 1'b1;
        end else if ((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_ready == 1'b1)) begin
            grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln1_reg_274 <= {{add_ln213_fu_214_p2[63:2]}};
        trunc_ln206_1_reg_264 <= {{add_ln206_fu_159_p2[63:2]}};
        trunc_ln206_2_reg_269 <= {{add_ln206_1_fu_186_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln206_reg_259 <= trunc_ln206_fu_134_p1;
        trunc_ln_reg_254 <= {{meta_data_init[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nlist_c160_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_control_ARREADY == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

always @ (*) begin
    if ((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_done == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_ext_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1))) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_int_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1))) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_str_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1))) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_1 = 1'b1;
    end else begin
        ap_sub_ext_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_1 = 1'b1;
    end else begin
        ap_sub_int_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_1 = 1'b1;
    end else begin
        ap_sub_str_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state3 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state75 == ap_CS_fsm)) begin
        ap_wait_1 = 1'b1;
    end else begin
        ap_wait_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        gmem_control_blk_n_AR = m_axi_gmem_control_ARREADY;
    end else begin
        gmem_control_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (m_axi_gmem_control_ARREADY == 1'b1))) begin
        m_axi_gmem_control_ARADDR = sext_ln213_1_fu_229_p1;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARADDR = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARADDR = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARADDR;
    end else begin
        m_axi_gmem_control_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARBURST = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARBURST = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARBURST;
    end else begin
        m_axi_gmem_control_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARCACHE = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARCACHE = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARCACHE;
    end else begin
        m_axi_gmem_control_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARID = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARID = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARID;
    end else begin
        m_axi_gmem_control_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (m_axi_gmem_control_ARREADY == 1'b1))) begin
        m_axi_gmem_control_ARLEN = 32'd98304;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARLEN = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARLEN = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARLEN;
    end else begin
        m_axi_gmem_control_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARLOCK = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARLOCK = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARLOCK;
    end else begin
        m_axi_gmem_control_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARPROT = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARPROT = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARPROT;
    end else begin
        m_axi_gmem_control_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARQOS = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARQOS = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARQOS;
    end else begin
        m_axi_gmem_control_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARREGION = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARREGION = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARREGION;
    end else begin
        m_axi_gmem_control_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARSIZE = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARSIZE = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARSIZE;
    end else begin
        m_axi_gmem_control_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARUSER = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARUSER = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARUSER;
    end else begin
        m_axi_gmem_control_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (m_axi_gmem_control_ARREADY == 1'b1))) begin
        m_axi_gmem_control_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_ARVALID = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_ARVALID = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_ARVALID;
    end else begin
        m_axi_gmem_control_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_gmem_control_RREADY = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_m_axi_gmem_control_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_control_RREADY = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_m_axi_gmem_control_RREADY;
    end else begin
        m_axi_gmem_control_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nlist_c160_blk_n = nlist_c160_full_n;
    end else begin
        nlist_c160_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nlist_c160_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nlist_c160_write = 1'b1;
    end else begin
        nlist_c160_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_nlist_PQ_codes_start_addr69_write = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_PQ_codes_start_addr69_write;
    end else begin
        s_nlist_PQ_codes_start_addr69_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_nlist_num_vecs71_write = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_num_vecs71_write;
    end else begin
        s_nlist_num_vecs71_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_nlist_vec_ID_start_addr70_write = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_vec_ID_start_addr70_write;
    end else begin
        s_nlist_vec_ID_start_addr70_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        s_product_quantizer_init72_write = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_s_product_quantizer_init72_write;
    end else begin
        s_product_quantizer_init72_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nlist_c160_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (m_axi_gmem_control_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln206_1_fu_186_p2 = ($signed(sext_ln206_fu_182_p1) + $signed(meta_data_init));

assign add_ln206_fu_159_p2 = (zext_ln206_fu_155_p1 + meta_data_init);

assign add_ln213_fu_214_p2 = ($signed(sext_ln213_fu_210_p1) + $signed(meta_data_init));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nlist_c160_full_n == 1'b0));
end

assign ap_ext_blocking_cur_n = gmem_control_blk_n_AR;

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & ap_ext_blocking_cur_n);

assign ap_int_blocking_cur_n = nlist_c160_blk_n;

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_ready = internal_ap_ready;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_ap_start_reg;

assign grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_ap_start_reg;

assign m_axi_gmem_control_AWADDR = 64'd0;

assign m_axi_gmem_control_AWBURST = 2'd0;

assign m_axi_gmem_control_AWCACHE = 4'd0;

assign m_axi_gmem_control_AWID = 1'd0;

assign m_axi_gmem_control_AWLEN = 32'd0;

assign m_axi_gmem_control_AWLOCK = 2'd0;

assign m_axi_gmem_control_AWPROT = 3'd0;

assign m_axi_gmem_control_AWQOS = 4'd0;

assign m_axi_gmem_control_AWREGION = 4'd0;

assign m_axi_gmem_control_AWSIZE = 3'd0;

assign m_axi_gmem_control_AWUSER = 1'd0;

assign m_axi_gmem_control_AWVALID = 1'b0;

assign m_axi_gmem_control_BREADY = 1'b0;

assign m_axi_gmem_control_WDATA = 32'd0;

assign m_axi_gmem_control_WID = 1'd0;

assign m_axi_gmem_control_WLAST = 1'b0;

assign m_axi_gmem_control_WSTRB = 4'd0;

assign m_axi_gmem_control_WUSER = 1'd0;

assign m_axi_gmem_control_WVALID = 1'b0;

assign nlist_c160_din = nlist;

assign offset_product_quantizer_fu_143_p2 = (shl_ln204_fu_138_p2 - nlist);

assign s_nlist_PQ_codes_start_addr69_din = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_PQ_codes_start_addr69_din;

assign s_nlist_num_vecs71_din = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_num_vecs71_din;

assign s_nlist_vec_ID_start_addr70_din = grp_load_meta_data_Pipeline_VITIS_LOOP_206_1_fu_99_s_nlist_vec_ID_start_addr70_din;

assign s_product_quantizer_init72_din = grp_load_meta_data_Pipeline_VITIS_LOOP_213_2_fu_115_s_product_quantizer_init72_din;

assign sext_ln206_fu_182_p1 = $signed(shl_ln206_2_fu_175_p3);

assign sext_ln213_1_fu_229_p1 = $signed(trunc_ln1_reg_274);

assign sext_ln213_fu_210_p1 = $signed(shl_ln1_fu_202_p3);

assign shl_ln1_fu_202_p3 = {{offset_product_quantizer_fu_143_p2}, {2'd0}};

assign shl_ln204_fu_138_p2 = nlist << 32'd2;

assign shl_ln206_1_fu_148_p3 = {{nlist}, {2'd0}};

assign shl_ln206_2_fu_175_p3 = {{trunc_ln206_reg_259}, {3'd0}};

assign start_out = real_start;

assign trunc_ln206_fu_134_p1 = nlist[30:0];

assign zext_ln206_fu_155_p1 = shl_ln206_1_fu_148_p3;

endmodule //vadd_load_meta_data
