#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 19 09:17:10 2019
# Process ID: 4216
# Current directory: C:/Users/pepe/Desktop/HSL/HSL-pong-game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9052 C:\Users\pepe\Desktop\HSL\HSL-pong-game\HSL-pong-game.xpr
# Log file: C:/Users/pepe/Desktop/HSL/HSL-pong-game/vivado.log
# Journal file: C:/Users/pepe/Desktop/HSL/HSL-pong-game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 711.527 ; gain = 119.848
update_compile_order -fileset sources_1
add_files {C:/Users/pepe/Downloads/HW-Lab-Lab06/Verilog/Lab06/Lab06.srcs/sources_1/new/uart.v C:/Users/pepe/Downloads/HW-Lab-Lab06/Verilog/Lab06/Lab06.srcs/sources_1/new/vga.v C:/Users/pepe/Downloads/HW-Lab-Lab06/Verilog/Lab06/Lab06.srcs/sim_1/new/gen_test.v C:/Users/pepe/Downloads/HW-Lab-Lab06/Verilog/Lab06/Lab06.srcs/sources_1/new/system.v C:/Users/pepe/Downloads/HW-Lab-Lab06/Verilog/Lab06/Lab06.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files  C:/Users/pepe/Downloads/HW-Lab-Lab06/Verilog/Lab06/Lab06.srcs/sources_1/bd/design_1/design_1.bd] -lib_map_path [list {modelsim=C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.cache/compile_simlib/modelsim} {questa=C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.cache/compile_simlib/questa} {riviera=C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.cache/compile_simlib/riviera} {activehdl=C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {C:/Users/pepe/Downloads/HW-Lab-Lab06/Verilog/Lab06/Lab06.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file <C:/Users/pepe/Downloads/HW-Lab-Lab06/Verilog/Lab06/Lab06.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 872.012 ; gain = 100.996
INFO: [Common 17-344] 'open_bd_design' was cancelled
close [ open C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.srcs/sources_1/new/memory_map.v w ]
add_files C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.srcs/sources_1/new/memory_map.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.srcs/sources_1/new/map_vga_adapter.v w ]
add_files C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.srcs/sources_1/new/map_vga_adapter.v
update_compile_order -fileset sources_1
