DMX Frame Positioner
EPROM Data/Explanation

Signals
Break				D0(0)
Mark After Break		D0(1)
Start Code Start Bit		D1(0)
Start Code Data		D1(1)
Start Code Mark		D1(2)
Dimmer 1 Start Bit		D2(0)
Dimmer 1 Data		D2(1)
Dimmer 1 Mark		D2(2)
Dimmer 2 Start Bit		D3(0)
Dimmer 2 Data		D3(1)
Dimmer 2 Mark		D3(2)
Dimmer 3 Start Bit		D4(0)	
Dimmer 3 Data		D4(1)
Dimmer 3 Mark		D4(2)
Dimmer 4 Start Bit		D5(0)
Dimmer 4 Data		D5(1)
Dimmer 4 Mark		D5(2)
Mark 				D0(2)

Multiplexing - D6 and D7

Address			Data (D7-D0)	Notes             
00000000			00000001
00000001			00000001
00000010			00000001
00000011			00000001
00000100			00000001
00000101			00000001
00000110			00000001
00000111			00000001
00001000			00000001
00001001			00000001
00001010			00000001
00001011			00000001
00001100			00000001
00001101			00000001
00001110			00000001
00001111			00000001
00010000			00000001
00010001			00000001
00010010			00000001
00010011			00000001
00010100			00000001
00010101			00000001
00010110			00000001
00010111			01000001		Mark After Break
00011000			01000001
00011001			01000001
00011010			00000010		Start Bit for Start Code
00011011			01000010		Start Code
00011100			01000010		(Reset Data Counter/Select 1)
00011101			01000010
00011110			01000010
00011111			01000010
00100000			01000010
00100001			01000010
00100010			01000010
00100011			10000010		Mark 
00100100			10000010
00100101			10000010		(Data Register Clock/Load SR)
00100110			00000100		Dimmer 1 Start Bit/Enable SR
00100111			01000100		Dimmer 1 Data/SR Data
00101000			01000100		(Reset Data Counter/Select 2)
00101001			01000100
00101010			01000100
00101011			01000100
00101100			01000100
00101101			01000100
00101110			01000100
00101111			10000100		Mark
00110000			10000100
00110001			10000100		(Data Register Clock/Load SR)
00110010			00001000		Dimmer 2 Start/Enable SR
00110011			01001000		Dimmer 2 Data/SR Data
00110100			01001000		(Reset Data Counter/Select 3)
00110101			01001000
00110110			01001000
00110111			01001000
00111000			01001000
00111001			01001000
00111010			01001000
00111011			10001000		Mark
00111100			10001000
00111101			10001000		(Data Register Clock/Load SR)
00111110			00010000		Dimmer 3 Start/Enable SR
00111111			01010000		Dimmer 3 Data/SR Data
01000000			01010000		(Reset Data Counter/Select 4)
01000001			01010000
01000010			01010000
01000011			01010000
01000100			01010000
01000101			01010000
01000110			01010000		
01000111			10010000		Mark
01001000			10010000
01001001			10010000		(Data Register Clock/Load SR)
01001010			00100000		Dimmer 4 Start/Enable SR
01001011			01100000		Dimmer 4 Data/SR Data
01001100			01100000
01001101			01100000
01001110			01100000
01001111			01100000
01010000			01100000
01010001			01100000
01010010			01100000	
01010011			10100000		Mark
01010100			10100000
01010101			10100000	
01010110			10000001		Mark Between Packets
01010111			10000001		End

