Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/sources/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/sources/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/cpu/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/cpu/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/sources/mips_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/cpu/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.srcs/sources_1/imports/cpu/sim_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab03/lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
