library ieee;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all; 

entity L298 is 
	port(main_clk : in  std_logic;
		  restn_in : in  std_logic;
		  switch   : in  std_logic_vector(3 downto 0);
		  enable   : out std_logic;
		  clk_out  : out std_logic;
		  dir		  : out std_logic;
		  stype    : out std_logic;
		  restn    : out std_logic;
		  control  : out std_logic
		  );
end L298;

architecture behave of L298 is 
signal count   : integer := 0;
signal clk_sig : std_logic;

begin 
clk_div : process(clk, restn_in)
	begin 
		if restn_in = '0' then
			count <= 0; 
		elsif rising_edge(clk) then 
			if count /= 2500 then 
				count <= count + 1;
			else 
				clk_sig <= not clk_sig;
			end if;
		end if; 
	end process; 

clk_out <= clk_sig; 

enable <= '1';
restn <= restn_in;
control <= '1';
dir <= switch(0);
stype <= switch(1);

end behave;
			