<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP2 - G1: ITM Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP2 - G1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group___c_m_s_i_s__core___debug_functions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">ITM Functions<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___function_interface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html">NVIC Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___fpu_functions.html">FPU Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___s_a_u_functions.html">SAU Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html">SysTick Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Functions that access the ITM debug interface.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:16</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:7</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7315cbd65fff89b9f8be36ac08cc5fc9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:16</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:7</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7315cbd65fff89b9f8be36ac08cc5fc9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7315cbd65fff89b9f8be36ac08cc5fc9">b</a></td></tr>
<tr class="separator:ga7315cbd65fff89b9f8be36ac08cc5fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f0eb4127072e96e7b5cbd97914e12"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f0eb4127072e96e7b5cbd97914e12"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad98f0eb4127072e96e7b5cbd97914e12">b</a></td></tr>
<tr class="separator:gad98f0eb4127072e96e7b5cbd97914e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:7</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:4</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1</td></tr>
<tr class="separator:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2</td></tr>
<tr class="separator:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49c84711c1d030fdf91db1b6d63b515"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:7</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:4</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1</td></tr>
<tr class="separator:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2</td></tr>
<tr class="separator:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49c84711c1d030fdf91db1b6d63b515"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf49c84711c1d030fdf91db1b6d63b515">b</a></td></tr>
<tr class="separator:gaf49c84711c1d030fdf91db1b6d63b515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6e513e8a6bf4e58db169e312172332"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1</td></tr>
<tr class="separator:ga2a6e513e8a6bf4e58db169e312172332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185aac93686ffc78e998a9daf41415b"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1</td></tr>
<tr class="separator:gae185aac93686ffc78e998a9daf41415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2518558c090f60161ba4e718a54ee468"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1</td></tr>
<tr class="separator:ga2518558c090f60161ba4e718a54ee468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e45b21a6a619be3b6d5ce9c5bc5ffb"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</a>:1</td></tr>
<tr class="separator:ga40e45b21a6a619be3b6d5ce9c5bc5ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:28</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcaacbb12a2397ba3145a73d7d80ec3f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga2a6e513e8a6bf4e58db169e312172332"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1</td></tr>
<tr class="separator:ga2a6e513e8a6bf4e58db169e312172332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185aac93686ffc78e998a9daf41415b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1</td></tr>
<tr class="separator:gae185aac93686ffc78e998a9daf41415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2518558c090f60161ba4e718a54ee468"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1</td></tr>
<tr class="separator:ga2518558c090f60161ba4e718a54ee468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e45b21a6a619be3b6d5ce9c5bc5ffb"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</a>:1</td></tr>
<tr class="separator:ga40e45b21a6a619be3b6d5ce9c5bc5ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:28</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcaacbb12a2397ba3145a73d7d80ec3f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gadcaacbb12a2397ba3145a73d7d80ec3f">b</a></td></tr>
<tr class="separator:gadcaacbb12a2397ba3145a73d7d80ec3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18075001dceea9f3e328ab5db42c4caf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga18075001dceea9f3e328ab5db42c4caf">IPR</a> [496U]</td></tr>
<tr class="separator:ga18075001dceea9f3e328ab5db42c4caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb585896a27b49f84d9d0decf874d452"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacb585896a27b49f84d9d0decf874d452">RESERVED6</a> [580U]</td></tr>
<tr class="separator:gacb585896a27b49f84d9d0decf874d452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9cbba14ab1cc3fddd585f870932db8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gada9cbba14ab1cc3fddd585f870932db8">STIR</a></td></tr>
<tr class="separator:gada9cbba14ab1cc3fddd585f870932db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae457d2615e203c3d5904a43a1bc9df71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae457d2615e203c3d5904a43a1bc9df71">VTOR</a></td></tr>
<tr class="separator:gae457d2615e203c3d5904a43a1bc9df71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f5a554705aebf542765b3a38f4feb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga49f5a554705aebf542765b3a38f4feb9">SHPR</a> [12U]</td></tr>
<tr class="separator:ga49f5a554705aebf542765b3a38f4feb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9e27357254e6e953a94f95bda040b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0f9e27357254e6e953a94f95bda040b1">CFSR</a></td></tr>
<tr class="separator:ga0f9e27357254e6e953a94f95bda040b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab974e7ceb2e52a3fbcaa84e06e52922d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab974e7ceb2e52a3fbcaa84e06e52922d">HFSR</a></td></tr>
<tr class="separator:gab974e7ceb2e52a3fbcaa84e06e52922d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b590075aa07880ce686d5cfb4e61c5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga3b590075aa07880ce686d5cfb4e61c5c">DFSR</a></td></tr>
<tr class="separator:ga3b590075aa07880ce686d5cfb4e61c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d94d186615d57d38c9253cb842d244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae9d94d186615d57d38c9253cb842d244">MMFAR</a></td></tr>
<tr class="separator:gae9d94d186615d57d38c9253cb842d244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fde073744418e2fe476333cb4d55d0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga3fde073744418e2fe476333cb4d55d0d">BFAR</a></td></tr>
<tr class="separator:ga3fde073744418e2fe476333cb4d55d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef0057e48fdef798f2ee12125a80d9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga3ef0057e48fdef798f2ee12125a80d9f">AFSR</a></td></tr>
<tr class="separator:ga3ef0057e48fdef798f2ee12125a80d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37569b15cd2c9a50691e8b5e15a1d129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga37569b15cd2c9a50691e8b5e15a1d129">ID_PFR</a> [2U]</td></tr>
<tr class="separator:ga37569b15cd2c9a50691e8b5e15a1d129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883f7e28417c51d3a3bf03185baf448f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga883f7e28417c51d3a3bf03185baf448f">ID_DFR</a></td></tr>
<tr class="separator:ga883f7e28417c51d3a3bf03185baf448f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394a63fd0c3f9d7a52d7b220e31a2ef4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga394a63fd0c3f9d7a52d7b220e31a2ef4">ID_ADR</a></td></tr>
<tr class="separator:ga394a63fd0c3f9d7a52d7b220e31a2ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a3474c4944f3e007cc3a9dc28b76650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6a3474c4944f3e007cc3a9dc28b76650">ID_MMFR</a> [4U]</td></tr>
<tr class="separator:ga6a3474c4944f3e007cc3a9dc28b76650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b10a73ce177ee4ea65cf88f8538017e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7b10a73ce177ee4ea65cf88f8538017e">ID_ISAR</a> [6U]</td></tr>
<tr class="separator:ga7b10a73ce177ee4ea65cf88f8538017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b4dc749a25d1c95c2125e88683a591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga40b4dc749a25d1c95c2125e88683a591">CLIDR</a></td></tr>
<tr class="separator:ga40b4dc749a25d1c95c2125e88683a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad937861e203bb05ae22c4369c458561"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaad937861e203bb05ae22c4369c458561">CTR</a></td></tr>
<tr class="separator:gaad937861e203bb05ae22c4369c458561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c793639fc9470e50e4f4fc4b3464da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga90c793639fc9470e50e4f4fc4b3464da">CCSIDR</a></td></tr>
<tr class="separator:ga90c793639fc9470e50e4f4fc4b3464da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae627674bc3ccfc2d67caccfc1f4ea4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae627674bc3ccfc2d67caccfc1f4ea4ed">CSSELR</a></td></tr>
<tr class="separator:gae627674bc3ccfc2d67caccfc1f4ea4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e9dd6ca5f31244ea352ed0c19155d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab8e9dd6ca5f31244ea352ed0c19155d8">CPACR</a></td></tr>
<tr class="separator:gab8e9dd6ca5f31244ea352ed0c19155d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7fa817ab498ce63563c73ae316c9b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga3b7fa817ab498ce63563c73ae316c9b6">NSACR</a></td></tr>
<tr class="separator:ga3b7fa817ab498ce63563c73ae316c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4127589f72d736e30df2dd53f665e93"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae4127589f72d736e30df2dd53f665e93">RESERVED3</a> [92U]</td></tr>
<tr class="separator:gae4127589f72d736e30df2dd53f665e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9cbba14ab1cc3fddd585f870932db8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gada9cbba14ab1cc3fddd585f870932db8">STIR</a></td></tr>
<tr class="separator:gada9cbba14ab1cc3fddd585f870932db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf348cb636c453ec2e83974c0b38fe9d7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf348cb636c453ec2e83974c0b38fe9d7">RESERVED4</a> [15U]</td></tr>
<tr class="separator:gaf348cb636c453ec2e83974c0b38fe9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0103b438c8922eaea5624f71afbbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9b0103b438c8922eaea5624f71afbbc8">MVFR0</a></td></tr>
<tr class="separator:ga9b0103b438c8922eaea5624f71afbbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a610dc4212de3ce1ad62e9afa76c728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0a610dc4212de3ce1ad62e9afa76c728">MVFR1</a></td></tr>
<tr class="separator:ga0a610dc4212de3ce1ad62e9afa76c728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8353348c9336aa1aadcbf86b6f0f18c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8353348c9336aa1aadcbf86b6f0f18c9">MVFR2</a></td></tr>
<tr class="separator:ga8353348c9336aa1aadcbf86b6f0f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942b5bad37ebf529ebb15a33522ae475"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga942b5bad37ebf529ebb15a33522ae475">RESERVED5</a> [1U]</td></tr>
<tr class="separator:ga942b5bad37ebf529ebb15a33522ae475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011024c365e7c5bd13a63830af60b10c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga011024c365e7c5bd13a63830af60b10c">ICIALLU</a></td></tr>
<tr class="separator:ga011024c365e7c5bd13a63830af60b10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf1563d46d998532d9a9fdb0a9affff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaecf1563d46d998532d9a9fdb0a9affff">RESERVED6</a> [1U]</td></tr>
<tr class="separator:gaecf1563d46d998532d9a9fdb0a9affff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8ecda7b1e4a1100dd82fc694bb4eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga1a8ecda7b1e4a1100dd82fc694bb4eb5">ICIMVAU</a></td></tr>
<tr class="separator:ga1a8ecda7b1e4a1100dd82fc694bb4eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72402d657f9e448afce57bbd8577864d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga72402d657f9e448afce57bbd8577864d">DCIMVAC</a></td></tr>
<tr class="separator:ga72402d657f9e448afce57bbd8577864d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1ec746911b0934dd11c31d93a369be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaca1ec746911b0934dd11c31d93a369be">DCISW</a></td></tr>
<tr class="separator:gaca1ec746911b0934dd11c31d93a369be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4029e220311690756d836948e71393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9d4029e220311690756d836948e71393">DCCMVAU</a></td></tr>
<tr class="separator:ga9d4029e220311690756d836948e71393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc23dc74d8f0378d81bc72302e325e50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacc23dc74d8f0378d81bc72302e325e50">DCCMVAC</a></td></tr>
<tr class="separator:gacc23dc74d8f0378d81bc72302e325e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf149d6d8f4fa59e25aee340512cb79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2bf149d6d8f4fa59e25aee340512cb79">DCCSW</a></td></tr>
<tr class="separator:ga2bf149d6d8f4fa59e25aee340512cb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ef4bf4fbbb205544985598b1bb64f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga18ef4bf4fbbb205544985598b1bb64f4">DCCIMVAC</a></td></tr>
<tr class="separator:ga18ef4bf4fbbb205544985598b1bb64f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6e447723358e736a9f69ffc88a97ba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab6e447723358e736a9f69ffc88a97ba1">DCCISW</a></td></tr>
<tr class="separator:gab6e447723358e736a9f69ffc88a97ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673086408889531c2e8220a306411a43"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga673086408889531c2e8220a306411a43">RESERVED7</a> [6U]</td></tr>
<tr class="separator:ga673086408889531c2e8220a306411a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d1734811b40e7edf6e5213bf336ca8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga18d1734811b40e7edf6e5213bf336ca8">ITCMCR</a></td></tr>
<tr class="separator:ga18d1734811b40e7edf6e5213bf336ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a9c8098433fa3ac108487e0ccd9cfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad5a9c8098433fa3ac108487e0ccd9cfc">DTCMCR</a></td></tr>
<tr class="separator:gad5a9c8098433fa3ac108487e0ccd9cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209b4026c2994d0e18e883aa9af5c3cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga209b4026c2994d0e18e883aa9af5c3cc">AHBPCR</a></td></tr>
<tr class="separator:ga209b4026c2994d0e18e883aa9af5c3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39711bf09810b078ac81b2c76c6908f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga39711bf09810b078ac81b2c76c6908f6">CACR</a></td></tr>
<tr class="separator:ga39711bf09810b078ac81b2c76c6908f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25bb4ac449a4122217e2ca74b9ad4e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga25bb4ac449a4122217e2ca74b9ad4e3e">AHBSCR</a></td></tr>
<tr class="separator:ga25bb4ac449a4122217e2ca74b9ad4e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51834a471d74e0522dd2734079d57cb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac51834a471d74e0522dd2734079d57cb">RESERVED8</a> [1U]</td></tr>
<tr class="separator:gac51834a471d74e0522dd2734079d57cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa104b9e01b129abe3de43c439916f655"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa104b9e01b129abe3de43c439916f655">ABFSR</a></td></tr>
<tr class="separator:gaa104b9e01b129abe3de43c439916f655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffae06cd6df5e9fe9a92994052fd3bec"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaffae06cd6df5e9fe9a92994052fd3bec">RESERVED0</a> [1U]</td></tr>
<tr class="separator:gaffae06cd6df5e9fe9a92994052fd3bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9b76331abd768af25a10b3625da4b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacf9b76331abd768af25a10b3625da4b4">ICTR</a></td></tr>
<tr class="separator:gacf9b76331abd768af25a10b3625da4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabed911b9f91f9df848999e1b5d6504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafabed911b9f91f9df848999e1b5d6504">ACTLR</a></td></tr>
<tr class="separator:gafabed911b9f91f9df848999e1b5d6504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6236035fc90059a599910d9cb9299ff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6236035fc90059a599910d9cb9299ff0">CPPWR</a></td></tr>
<tr class="separator:ga6236035fc90059a599910d9cb9299ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0550e859d614c607bd4b575f05425c"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c">u8</a></td></tr>
<tr class="separator:ga4c0550e859d614c607bd4b575f05425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93660eefe2482a8564fae9a1ca39739"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739">u16</a></td></tr>
<tr class="separator:gae93660eefe2482a8564fae9a1ca39739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89dd50f788f12863c681fba1a5b60d1"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1">u32</a></td></tr>
<tr class="separator:gae89dd50f788f12863c681fba1a5b60d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68d44bd19c550e4c86f3acca3657041"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga4c0550e859d614c607bd4b575f05425c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c">u8</a></td></tr>
<tr class="separator:ga4c0550e859d614c607bd4b575f05425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93660eefe2482a8564fae9a1ca39739"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739">u16</a></td></tr>
<tr class="separator:gae93660eefe2482a8564fae9a1ca39739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89dd50f788f12863c681fba1a5b60d1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1">u32</a></td></tr>
<tr class="separator:gae89dd50f788f12863c681fba1a5b60d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68d44bd19c550e4c86f3acca3657041"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad68d44bd19c550e4c86f3acca3657041">PORT</a> [32U]</td></tr>
<tr class="separator:gad68d44bd19c550e4c86f3acca3657041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf2da13b6377b5a759cca640bd0e552"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gabbf2da13b6377b5a759cca640bd0e552">RESERVED0</a> [864U]</td></tr>
<tr class="separator:gabbf2da13b6377b5a759cca640bd0e552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6530efad3a727fb3cc8f509403b9948"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa6530efad3a727fb3cc8f509403b9948">TER</a></td></tr>
<tr class="separator:gaa6530efad3a727fb3cc8f509403b9948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8800cb3dfa65c86b1808c4bd27f99900"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8800cb3dfa65c86b1808c4bd27f99900">RESERVED1</a> [15U]</td></tr>
<tr class="separator:ga8800cb3dfa65c86b1808c4bd27f99900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5e266862734ca1082ceddff7180688"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafe5e266862734ca1082ceddff7180688">TPR</a></td></tr>
<tr class="separator:gafe5e266862734ca1082ceddff7180688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801095aba8ccf34540292b96b047981f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga801095aba8ccf34540292b96b047981f">RESERVED2</a> [15U]</td></tr>
<tr class="separator:ga801095aba8ccf34540292b96b047981f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4111c001c1e56fd3f51d27c5a63b04e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4111c001c1e56fd3f51d27c5a63b04e6">TCR</a></td></tr>
<tr class="separator:ga4111c001c1e56fd3f51d27c5a63b04e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa35c79a89060533b3acce35a0cc63ec"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaaa35c79a89060533b3acce35a0cc63ec">RESERVED3</a> [29U]</td></tr>
<tr class="separator:gaaa35c79a89060533b3acce35a0cc63ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e56eb5e16d2aa293b0bec5c99e50fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga68e56eb5e16d2aa293b0bec5c99e50fe">IWR</a></td></tr>
<tr class="separator:ga68e56eb5e16d2aa293b0bec5c99e50fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae300b6ee4d883ceec8f3572fc0fc3d69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae300b6ee4d883ceec8f3572fc0fc3d69">IRR</a></td></tr>
<tr class="separator:gae300b6ee4d883ceec8f3572fc0fc3d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0446ee5dcb6082dc8bba9adcc8ec812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf0446ee5dcb6082dc8bba9adcc8ec812">IMCR</a></td></tr>
<tr class="separator:gaf0446ee5dcb6082dc8bba9adcc8ec812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36fbed6985e5cd320e8eecfc73eb2846"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga36fbed6985e5cd320e8eecfc73eb2846">RESERVED4</a> [43U]</td></tr>
<tr class="separator:ga36fbed6985e5cd320e8eecfc73eb2846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9e51f871c357a9094105435b150d13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacc9e51f871c357a9094105435b150d13">LAR</a></td></tr>
<tr class="separator:gacc9e51f871c357a9094105435b150d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7219432d03f6cd1d220f4fe10aef4880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7219432d03f6cd1d220f4fe10aef4880">LSR</a></td></tr>
<tr class="separator:ga7219432d03f6cd1d220f4fe10aef4880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171526446695fcdbfaf7992e567f881d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga171526446695fcdbfaf7992e567f881d">RESERVED5</a> [1U]</td></tr>
<tr class="separator:ga171526446695fcdbfaf7992e567f881d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae370aa5dc47fe03310e1d847333030e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae370aa5dc47fe03310e1d847333030e7">DEVARCH</a></td></tr>
<tr class="separator:gae370aa5dc47fe03310e1d847333030e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb8ee1799ac1621fe383e5b234837b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0eb8ee1799ac1621fe383e5b234837b7">RESERVED6</a> [4U]</td></tr>
<tr class="separator:ga0eb8ee1799ac1621fe383e5b234837b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c002e97cda2375d7421ad6415b6a02f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4c002e97cda2375d7421ad6415b6a02f">PID4</a></td></tr>
<tr class="separator:ga4c002e97cda2375d7421ad6415b6a02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac085b26f43fefeef9a4cf5c2af5e4a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac085b26f43fefeef9a4cf5c2af5e4a38">PID5</a></td></tr>
<tr class="separator:gac085b26f43fefeef9a4cf5c2af5e4a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ac5d00dee24cc7f805b5c147625593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga83ac5d00dee24cc7f805b5c147625593">PID6</a></td></tr>
<tr class="separator:ga83ac5d00dee24cc7f805b5c147625593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f">PID7</a></td></tr>
<tr class="separator:gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3343cc3c4a8a5a6f14937882e9202a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6e3343cc3c4a8a5a6f14937882e9202a">PID0</a></td></tr>
<tr class="separator:ga6e3343cc3c4a8a5a6f14937882e9202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa06959344f4991b00e6c545dd2fa30b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafa06959344f4991b00e6c545dd2fa30b">PID1</a></td></tr>
<tr class="separator:gafa06959344f4991b00e6c545dd2fa30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63db39f871596d28e69c283288ea2eba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga63db39f871596d28e69c283288ea2eba">PID2</a></td></tr>
<tr class="separator:ga63db39f871596d28e69c283288ea2eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d006eed52ba550a309e5f61ed9c401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac2d006eed52ba550a309e5f61ed9c401">PID3</a></td></tr>
<tr class="separator:gac2d006eed52ba550a309e5f61ed9c401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bbad5d9e0f1d302611d52373aef839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga26bbad5d9e0f1d302611d52373aef839">CID0</a></td></tr>
<tr class="separator:ga26bbad5d9e0f1d302611d52373aef839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e60a608afd6433ecd943d95e417b80b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4e60a608afd6433ecd943d95e417b80b">CID1</a></td></tr>
<tr class="separator:ga4e60a608afd6433ecd943d95e417b80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98950702e55d1851e91b22de07b11aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad98950702e55d1851e91b22de07b11aa">CID2</a></td></tr>
<tr class="separator:gad98950702e55d1851e91b22de07b11aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9af64f413bf6f67e2a8044481292f67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab9af64f413bf6f67e2a8044481292f67">CID3</a></td></tr>
<tr class="separator:gab9af64f413bf6f67e2a8044481292f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14822f5ad3426799332ac537d9293f3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga14822f5ad3426799332ac537d9293f3c">CYCCNT</a></td></tr>
<tr class="separator:ga14822f5ad3426799332ac537d9293f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ca657c77928334be08a2e6555be950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga29ca657c77928334be08a2e6555be950">CPICNT</a></td></tr>
<tr class="separator:ga29ca657c77928334be08a2e6555be950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe0bbc124e53ad450abc72bfb56bd74f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafe0bbc124e53ad450abc72bfb56bd74f">EXCCNT</a></td></tr>
<tr class="separator:gafe0bbc124e53ad450abc72bfb56bd74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa1400cd3168b21652b86599ad3ed83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaafa1400cd3168b21652b86599ad3ed83">SLEEPCNT</a></td></tr>
<tr class="separator:gaafa1400cd3168b21652b86599ad3ed83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae886261750c8c90d67a2f276d074e9c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae886261750c8c90d67a2f276d074e9c3">LSUCNT</a></td></tr>
<tr class="separator:gae886261750c8c90d67a2f276d074e9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6324c1fbf6c94f1eaf742d09ad678216"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6324c1fbf6c94f1eaf742d09ad678216">FOLDCNT</a></td></tr>
<tr class="separator:ga6324c1fbf6c94f1eaf742d09ad678216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487f018ce95e73d28fa5879a0a55d387"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga487f018ce95e73d28fa5879a0a55d387">RESERVED32</a> [934U]</td></tr>
<tr class="separator:ga487f018ce95e73d28fa5879a0a55d387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7219432d03f6cd1d220f4fe10aef4880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7219432d03f6cd1d220f4fe10aef4880">LSR</a></td></tr>
<tr class="separator:ga7219432d03f6cd1d220f4fe10aef4880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9487848ca472518a2638940bf774f3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4b9487848ca472518a2638940bf774f3">RESERVED33</a> [1U]</td></tr>
<tr class="separator:ga4b9487848ca472518a2638940bf774f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae370aa5dc47fe03310e1d847333030e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae370aa5dc47fe03310e1d847333030e7">DEVARCH</a></td></tr>
<tr class="separator:gae370aa5dc47fe03310e1d847333030e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffae06cd6df5e9fe9a92994052fd3bec"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaffae06cd6df5e9fe9a92994052fd3bec">RESERVED0</a> [1U]</td></tr>
<tr class="separator:gaffae06cd6df5e9fe9a92994052fd3bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242040bad11980d6250848a44cc967e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga242040bad11980d6250848a44cc967e3">FPCCR</a></td></tr>
<tr class="separator:ga242040bad11980d6250848a44cc967e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa83b560b046f9cec201c68fbe33507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4fa83b560b046f9cec201c68fbe33507">FPCAR</a></td></tr>
<tr class="separator:ga4fa83b560b046f9cec201c68fbe33507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a8c9a999e6ca4ff19f30c93ec50217"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga05a8c9a999e6ca4ff19f30c93ec50217">FPDSCR</a></td></tr>
<tr class="separator:ga05a8c9a999e6ca4ff19f30c93ec50217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0103b438c8922eaea5624f71afbbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9b0103b438c8922eaea5624f71afbbc8">MVFR0</a></td></tr>
<tr class="separator:ga9b0103b438c8922eaea5624f71afbbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a610dc4212de3ce1ad62e9afa76c728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0a610dc4212de3ce1ad62e9afa76c728">MVFR1</a></td></tr>
<tr class="separator:ga0a610dc4212de3ce1ad62e9afa76c728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:16</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:7</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e9925cf616978baefb876257515b43"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:16</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:7</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e9925cf616978baefb876257515b43"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa7e9925cf616978baefb876257515b43">b</a></td></tr>
<tr class="separator:gaa7e9925cf616978baefb876257515b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2df12cbeb9a2ee4c4b90e38ecce05c6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2df12cbeb9a2ee4c4b90e38ecce05c6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa2df12cbeb9a2ee4c4b90e38ecce05c6">b</a></td></tr>
<tr class="separator:gaa2df12cbeb9a2ee4c4b90e38ecce05c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:1</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedfacab5e6f9c329bfa0051cb88a9d3"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</a>:6</td></tr>
<tr class="separator:gabedfacab5e6f9c329bfa0051cb88a9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:4</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1</td></tr>
<tr class="separator:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1df616880ca701154eba05e747605df"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae1df616880ca701154eba05e747605df">ICI_IT_2</a>:2</td></tr>
<tr class="separator:gae1df616880ca701154eba05e747605df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d0d6588be64eb47b6d8c56d2b77311"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:1</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedfacab5e6f9c329bfa0051cb88a9d3"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</a>:6</td></tr>
<tr class="separator:gabedfacab5e6f9c329bfa0051cb88a9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:4</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1</td></tr>
<tr class="separator:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1df616880ca701154eba05e747605df"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae1df616880ca701154eba05e747605df">ICI_IT_2</a>:2</td></tr>
<tr class="separator:gae1df616880ca701154eba05e747605df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d0d6588be64eb47b6d8c56d2b77311"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa0d0d6588be64eb47b6d8c56d2b77311">b</a></td></tr>
<tr class="separator:gaa0d0d6588be64eb47b6d8c56d2b77311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6e513e8a6bf4e58db169e312172332"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1</td></tr>
<tr class="separator:ga2a6e513e8a6bf4e58db169e312172332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185aac93686ffc78e998a9daf41415b"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1</td></tr>
<tr class="separator:gae185aac93686ffc78e998a9daf41415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2518558c090f60161ba4e718a54ee468"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1</td></tr>
<tr class="separator:ga2518558c090f60161ba4e718a54ee468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:29</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba196dfa61adb4b5ac2e1452ab39818"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga2a6e513e8a6bf4e58db169e312172332"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1</td></tr>
<tr class="separator:ga2a6e513e8a6bf4e58db169e312172332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185aac93686ffc78e998a9daf41415b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1</td></tr>
<tr class="separator:gae185aac93686ffc78e998a9daf41415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2518558c090f60161ba4e718a54ee468"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1</td></tr>
<tr class="separator:ga2518558c090f60161ba4e718a54ee468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:29</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba196dfa61adb4b5ac2e1452ab39818"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaeba196dfa61adb4b5ac2e1452ab39818">b</a></td></tr>
<tr class="separator:gaeba196dfa61adb4b5ac2e1452ab39818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fda947a8fd3237a89d43b7d5a1057cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4fda947a8fd3237a89d43b7d5a1057cb">IP</a> [240U]</td></tr>
<tr class="separator:ga4fda947a8fd3237a89d43b7d5a1057cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293826a2c44f754e80af03d62f62f9e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga293826a2c44f754e80af03d62f62f9e6">SHP</a> [12U]</td></tr>
<tr class="separator:ga293826a2c44f754e80af03d62f62f9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602fa5eae6a772dbb09970d304e75690"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga602fa5eae6a772dbb09970d304e75690">PFR</a> [2U]</td></tr>
<tr class="separator:ga602fa5eae6a772dbb09970d304e75690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b3d4530d1b0c05593b634dc46348bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae2b3d4530d1b0c05593b634dc46348bd">DFR</a></td></tr>
<tr class="separator:gae2b3d4530d1b0c05593b634dc46348bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72572af6d5dece4947453aeabd52575f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga72572af6d5dece4947453aeabd52575f">ADR</a></td></tr>
<tr class="separator:ga72572af6d5dece4947453aeabd52575f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c914b579d22d7eb86d0e3d9a5fde71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab6c914b579d22d7eb86d0e3d9a5fde71">MMFR</a> [4U]</td></tr>
<tr class="separator:gab6c914b579d22d7eb86d0e3d9a5fde71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2950df748750d535d5d65ac1c209563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf2950df748750d535d5d65ac1c209563">ISAR</a> [5U]</td></tr>
<tr class="separator:gaf2950df748750d535d5d65ac1c209563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0550e859d614c607bd4b575f05425c"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c">u8</a></td></tr>
<tr class="separator:ga4c0550e859d614c607bd4b575f05425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93660eefe2482a8564fae9a1ca39739"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739">u16</a></td></tr>
<tr class="separator:gae93660eefe2482a8564fae9a1ca39739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89dd50f788f12863c681fba1a5b60d1"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1">u32</a></td></tr>
<tr class="separator:gae89dd50f788f12863c681fba1a5b60d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18ca8250955983def3350142118f46"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga4c0550e859d614c607bd4b575f05425c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c">u8</a></td></tr>
<tr class="separator:ga4c0550e859d614c607bd4b575f05425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93660eefe2482a8564fae9a1ca39739"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739">u16</a></td></tr>
<tr class="separator:gae93660eefe2482a8564fae9a1ca39739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89dd50f788f12863c681fba1a5b60d1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1">u32</a></td></tr>
<tr class="separator:gae89dd50f788f12863c681fba1a5b60d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18ca8250955983def3350142118f46"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2a18ca8250955983def3350142118f46">PORT</a> [32U]</td></tr>
<tr class="separator:ga2a18ca8250955983def3350142118f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84089e08ecf14b86f92c727a568ceac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga84089e08ecf14b86f92c727a568ceac4">MASK0</a></td></tr>
<tr class="separator:ga84089e08ecf14b86f92c727a568ceac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f663226a4f3409b0a73651b5a90b3af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6f663226a4f3409b0a73651b5a90b3af">MASK1</a></td></tr>
<tr class="separator:ga6f663226a4f3409b0a73651b5a90b3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32213bf45fbe36e1823e69028f7edef2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga32213bf45fbe36e1823e69028f7edef2">MASK2</a></td></tr>
<tr class="separator:ga32213bf45fbe36e1823e69028f7edef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e9ef8e2238e82f3b40aa2599397637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga51e9ef8e2238e82f3b40aa2599397637">MASK3</a></td></tr>
<tr class="separator:ga51e9ef8e2238e82f3b40aa2599397637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90a497bd64286b84552c2c553d3419e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</td></tr>
<tr class="memdesc:gac90a497bd64286b84552c2c553d3419e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Send Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">More...</a><br /></td></tr>
<tr class="separator:gac90a497bd64286b84552c2c553d3419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (void)</td></tr>
<tr class="memdesc:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Receive Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">More...</a><br /></td></tr>
<tr class="separator:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (void)</td></tr>
<tr class="memdesc:gae61ce9ca5917735325cd93b0fb21dd29"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Check Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">More...</a><br /></td></tr>
<tr class="separator:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Functions that access the ITM debug interface. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a" name="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a" name="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae61ce9ca5917735325cd93b0fb21dd29" name="gae61ce9ca5917735325cd93b0fb21dd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61ce9ca5917735325cd93b0fb21dd29">&#9670;&nbsp;</a></span>ITM_CheckChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t ITM_CheckChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Check Character. </p>
<p >Checks whether a character is pending for reading in the variable <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>. </p><dl class="section return"><dt>Returns</dt><dd>0 No character available. </dd>
<dd>
1 Character available. </dd></dl>

</div>
</div>
<a id="gac3ee2c30a1ac4ed34c8a866a17decd53" name="gac3ee2c30a1ac4ed34c8a866a17decd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ee2c30a1ac4ed34c8a866a17decd53">&#9670;&nbsp;</a></span>ITM_ReceiveChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t ITM_ReceiveChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Receive Character. </p>
<p >Inputs a character via the external variable <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>. </p><dl class="section return"><dt>Returns</dt><dd>Received character. </dd>
<dd>
-1 No character pending. </dd></dl>

</div>
</div>
<a id="gac90a497bd64286b84552c2c553d3419e" name="gac90a497bd64286b84552c2c553d3419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac90a497bd64286b84552c2c553d3419e">&#9670;&nbsp;</a></span>ITM_SendChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t ITM_SendChar </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Send Character. </p>
<p >Transmits a character via the ITM channel 0, and </p><ul>
<li>Just returns when no debugger is connected that has booked the output. </li>
<li>Is blocking when a debugger is connected, but the previous character sent has not been transmitted. <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ch</td><td>Character to transmit. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Character to transmit. </dd></dl>
</li>
</ul>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1" name="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0..15 Reserved </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1" name="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 9..31 Reserved </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1" name="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 9..15 Reserved </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1" name="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0..15 Reserved </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1" name="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 9..31 Reserved </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1" name="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 9 Reserved </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1" name="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 3..31 Reserved </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1" name="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 3..31 Reserved </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16" name="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 20..26 Reserved </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16" name="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 20..26 Reserved </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16" name="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 20..23 Reserved </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16" name="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 4..31 Reserved </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16" name="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 20..26 Reserved </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16" name="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 20..23 Reserved </p>

</div>
</div>
<a id="gaa104b9e01b129abe3de43c439916f655" name="gaa104b9e01b129abe3de43c439916f655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa104b9e01b129abe3de43c439916f655">&#9670;&nbsp;</a></span>ABFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ABFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register </p>

</div>
</div>
<a id="gafabed911b9f91f9df848999e1b5d6504" name="gafabed911b9f91f9df848999e1b5d6504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabed911b9f91f9df848999e1b5d6504">&#9670;&nbsp;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x008 (R/W) Auxiliary Control Register </p>

</div>
</div>
<a id="ga72572af6d5dece4947453aeabd52575f" name="ga72572af6d5dece4947453aeabd52575f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72572af6d5dece4947453aeabd52575f">&#9670;&nbsp;</a></span>ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a id="ga3ef0057e48fdef798f2ee12125a80d9f" name="ga3ef0057e48fdef798f2ee12125a80d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef0057e48fdef798f2ee12125a80d9f">&#9670;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x03C (R/W) Auxiliary Fault Status Register </p>

</div>
</div>
<a id="ga209b4026c2994d0e18e883aa9af5c3cc" name="ga209b4026c2994d0e18e883aa9af5c3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga209b4026c2994d0e18e883aa9af5c3cc">&#9670;&nbsp;</a></span>AHBPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AHBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x298 (R/W) AHBP Control Register </p>

</div>
</div>
<a id="ga25bb4ac449a4122217e2ca74b9ad4e3e" name="ga25bb4ac449a4122217e2ca74b9ad4e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25bb4ac449a4122217e2ca74b9ad4e3e">&#9670;&nbsp;</a></span>AHBSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AHBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2A0 (R/W) AHB Slave Control Register </p>

</div>
</div>
<a id="ga7315cbd65fff89b9f8be36ac08cc5fc9" name="ga7315cbd65fff89b9f8be36ac08cc5fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7315cbd65fff89b9f8be36ac08cc5fc9">&#9670;&nbsp;</a></span> <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="gad98f0eb4127072e96e7b5cbd97914e12" name="gad98f0eb4127072e96e7b5cbd97914e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad98f0eb4127072e96e7b5cbd97914e12">&#9670;&nbsp;</a></span> <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="gaf49c84711c1d030fdf91db1b6d63b515" name="gaf49c84711c1d030fdf91db1b6d63b515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf49c84711c1d030fdf91db1b6d63b515">&#9670;&nbsp;</a></span> <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="gadcaacbb12a2397ba3145a73d7d80ec3f" name="gadcaacbb12a2397ba3145a73d7d80ec3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcaacbb12a2397ba3145a73d7d80ec3f">&#9670;&nbsp;</a></span> <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="gaa7e9925cf616978baefb876257515b43" name="gaa7e9925cf616978baefb876257515b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7e9925cf616978baefb876257515b43">&#9670;&nbsp;</a></span> <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="gaa2df12cbeb9a2ee4c4b90e38ecce05c6" name="gaa2df12cbeb9a2ee4c4b90e38ecce05c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2df12cbeb9a2ee4c4b90e38ecce05c6">&#9670;&nbsp;</a></span> <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="gaa0d0d6588be64eb47b6d8c56d2b77311" name="gaa0d0d6588be64eb47b6d8c56d2b77311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d0d6588be64eb47b6d8c56d2b77311">&#9670;&nbsp;</a></span> <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="gaeba196dfa61adb4b5ac2e1452ab39818" name="gaeba196dfa61adb4b5ac2e1452ab39818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeba196dfa61adb4b5ac2e1452ab39818">&#9670;&nbsp;</a></span> <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="ga3fde073744418e2fe476333cb4d55d0d" name="ga3fde073744418e2fe476333cb4d55d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fde073744418e2fe476333cb4d55d0d">&#9670;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x038 (R/W) BusFault Address Register </p>

</div>
</div>
<a id="ga7a1caf92f32fe9ebd8d1fe89b06c7776" name="ga7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="ga7a1caf92f32fe9ebd8d1fe89b06c7776" name="ga7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="ga7a1caf92f32fe9ebd8d1fe89b06c7776" name="ga7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="ga7a1caf92f32fe9ebd8d1fe89b06c7776" name="ga7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="ga39711bf09810b078ac81b2c76c6908f6" name="ga39711bf09810b078ac81b2c76c6908f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39711bf09810b078ac81b2c76c6908f6">&#9670;&nbsp;</a></span>CACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x29C (R/W) L1 Cache Control Register </p>

</div>
</div>
<a id="ga90c793639fc9470e50e4f4fc4b3464da" name="ga90c793639fc9470e50e4f4fc4b3464da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c793639fc9470e50e4f4fc4b3464da">&#9670;&nbsp;</a></span>CCSIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CCSIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x080 (R/ ) Cache Size ID Register </p>

</div>
</div>
<a id="ga0f9e27357254e6e953a94f95bda040b1" name="ga0f9e27357254e6e953a94f95bda040b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f9e27357254e6e953a94f95bda040b1">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x028 (R/W) Configurable Fault Status Register </p>

</div>
</div>
<a id="ga26bbad5d9e0f1d302611d52373aef839" name="ga26bbad5d9e0f1d302611d52373aef839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26bbad5d9e0f1d302611d52373aef839">&#9670;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 </p>

</div>
</div>
<a id="ga4e60a608afd6433ecd943d95e417b80b" name="ga4e60a608afd6433ecd943d95e417b80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e60a608afd6433ecd943d95e417b80b">&#9670;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 </p>

</div>
</div>
<a id="gad98950702e55d1851e91b22de07b11aa" name="gad98950702e55d1851e91b22de07b11aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad98950702e55d1851e91b22de07b11aa">&#9670;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 </p>

</div>
</div>
<a id="gab9af64f413bf6f67e2a8044481292f67" name="gab9af64f413bf6f67e2a8044481292f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9af64f413bf6f67e2a8044481292f67">&#9670;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFFC (R/ ) ITM Component Identification Register #3 </p>

</div>
</div>
<a id="ga40b4dc749a25d1c95c2125e88683a591" name="ga40b4dc749a25d1c95c2125e88683a591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40b4dc749a25d1c95c2125e88683a591">&#9670;&nbsp;</a></span>CLIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CLIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x078 (R/ ) Cache Level ID register </p>

</div>
</div>
<a id="gab8e9dd6ca5f31244ea352ed0c19155d8" name="gab8e9dd6ca5f31244ea352ed0c19155d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8e9dd6ca5f31244ea352ed0c19155d8">&#9670;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x088 (R/W) Coprocessor Access Control Register </p>

</div>
</div>
<a id="ga29ca657c77928334be08a2e6555be950" name="ga29ca657c77928334be08a2e6555be950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29ca657c77928334be08a2e6555be950">&#9670;&nbsp;</a></span>CPICNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPICNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x008 (R/W) CPI Count Register </p>

</div>
</div>
<a id="ga6236035fc90059a599910d9cb9299ff0" name="ga6236035fc90059a599910d9cb9299ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6236035fc90059a599910d9cb9299ff0">&#9670;&nbsp;</a></span>CPPWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPPWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00C (R/W) Coprocessor Power Control Register </p>

</div>
</div>
<a id="gae627674bc3ccfc2d67caccfc1f4ea4ed" name="gae627674bc3ccfc2d67caccfc1f4ea4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae627674bc3ccfc2d67caccfc1f4ea4ed">&#9670;&nbsp;</a></span>CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x084 (R/W) Cache Size Selection Register </p>

</div>
</div>
<a id="gaad937861e203bb05ae22c4369c458561" name="gaad937861e203bb05ae22c4369c458561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad937861e203bb05ae22c4369c458561">&#9670;&nbsp;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x07C (R/ ) Cache Type register </p>

</div>
</div>
<a id="ga14822f5ad3426799332ac537d9293f3c" name="ga14822f5ad3426799332ac537d9293f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14822f5ad3426799332ac537d9293f3c">&#9670;&nbsp;</a></span>CYCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CYCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x004 (R/W) Cycle Count Register </p>

</div>
</div>
<a id="ga18ef4bf4fbbb205544985598b1bb64f4" name="ga18ef4bf4fbbb205544985598b1bb64f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18ef4bf4fbbb205544985598b1bb64f4">&#9670;&nbsp;</a></span>DCCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC </p>

</div>
</div>
<a id="gab6e447723358e736a9f69ffc88a97ba1" name="gab6e447723358e736a9f69ffc88a97ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6e447723358e736a9f69ffc88a97ba1">&#9670;&nbsp;</a></span>DCCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way </p>

</div>
</div>
<a id="gacc23dc74d8f0378d81bc72302e325e50" name="gacc23dc74d8f0378d81bc72302e325e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc23dc74d8f0378d81bc72302e325e50">&#9670;&nbsp;</a></span>DCCMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC </p>

</div>
</div>
<a id="ga9d4029e220311690756d836948e71393" name="ga9d4029e220311690756d836948e71393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d4029e220311690756d836948e71393">&#9670;&nbsp;</a></span>DCCMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU </p>

</div>
</div>
<a id="ga2bf149d6d8f4fa59e25aee340512cb79" name="ga2bf149d6d8f4fa59e25aee340512cb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf149d6d8f4fa59e25aee340512cb79">&#9670;&nbsp;</a></span>DCCSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCSW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x26C ( /W) D-Cache Clean by Set-way </p>

</div>
</div>
<a id="ga72402d657f9e448afce57bbd8577864d" name="ga72402d657f9e448afce57bbd8577864d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72402d657f9e448afce57bbd8577864d">&#9670;&nbsp;</a></span>DCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC </p>

</div>
</div>
<a id="gaca1ec746911b0934dd11c31d93a369be" name="gaca1ec746911b0934dd11c31d93a369be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca1ec746911b0934dd11c31d93a369be">&#9670;&nbsp;</a></span>DCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x260 ( /W) D-Cache Invalidate by Set-way </p>

</div>
</div>
<a id="gae370aa5dc47fe03310e1d847333030e7" name="gae370aa5dc47fe03310e1d847333030e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae370aa5dc47fe03310e1d847333030e7">&#9670;&nbsp;</a></span>DEVARCH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t DEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFBC (R/ ) ITM Device Architecture Register </p>

</div>
</div>
<a id="gae370aa5dc47fe03310e1d847333030e7" name="gae370aa5dc47fe03310e1d847333030e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae370aa5dc47fe03310e1d847333030e7">&#9670;&nbsp;</a></span>DEVARCH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t DEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFBC (R/ ) Device Architecture Register </p>

</div>
</div>
<a id="gae2b3d4530d1b0c05593b634dc46348bd" name="gae2b3d4530d1b0c05593b634dc46348bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b3d4530d1b0c05593b634dc46348bd">&#9670;&nbsp;</a></span>DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a id="ga3b590075aa07880ce686d5cfb4e61c5c" name="ga3b590075aa07880ce686d5cfb4e61c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b590075aa07880ce686d5cfb4e61c5c">&#9670;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x030 (R/W) Debug Fault Status Register </p>

</div>
</div>
<a id="gad5a9c8098433fa3ac108487e0ccd9cfc" name="gad5a9c8098433fa3ac108487e0ccd9cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5a9c8098433fa3ac108487e0ccd9cfc">&#9670;&nbsp;</a></span>DTCMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers </p>

</div>
</div>
<a id="gafe0bbc124e53ad450abc72bfb56bd74f" name="gafe0bbc124e53ad450abc72bfb56bd74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe0bbc124e53ad450abc72bfb56bd74f">&#9670;&nbsp;</a></span>EXCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EXCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00C (R/W) Exception Overhead Count Register </p>

</div>
</div>
<a id="ga6324c1fbf6c94f1eaf742d09ad678216" name="ga6324c1fbf6c94f1eaf742d09ad678216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6324c1fbf6c94f1eaf742d09ad678216">&#9670;&nbsp;</a></span>FOLDCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOLDCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x018 (R/W) Folded-instruction Count Register </p>

</div>
</div>
<a id="ga2518558c090f60161ba4e718a54ee468" name="ga2518558c090f60161ba4e718a54ee468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2518558c090f60161ba4e718a54ee468">&#9670;&nbsp;</a></span>FPCA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 2 Floating-point context active</p>
<p >bit: 2 FP extension active flag </p>

</div>
</div>
<a id="ga2518558c090f60161ba4e718a54ee468" name="ga2518558c090f60161ba4e718a54ee468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2518558c090f60161ba4e718a54ee468">&#9670;&nbsp;</a></span>FPCA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 2 Floating-point context active </p>

</div>
</div>
<a id="ga2518558c090f60161ba4e718a54ee468" name="ga2518558c090f60161ba4e718a54ee468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2518558c090f60161ba4e718a54ee468">&#9670;&nbsp;</a></span>FPCA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 2 FP extension active flag </p>

</div>
</div>
<a id="ga4fa83b560b046f9cec201c68fbe33507" name="ga4fa83b560b046f9cec201c68fbe33507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fa83b560b046f9cec201c68fbe33507">&#9670;&nbsp;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x008 (R/W) Floating-Point Context Address Register </p>

</div>
</div>
<a id="ga242040bad11980d6250848a44cc967e3" name="ga242040bad11980d6250848a44cc967e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga242040bad11980d6250848a44cc967e3">&#9670;&nbsp;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x004 (R/W) Floating-Point Context Control Register </p>

</div>
</div>
<a id="ga05a8c9a999e6ca4ff19f30c93ec50217" name="ga05a8c9a999e6ca4ff19f30c93ec50217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a8c9a999e6ca4ff19f30c93ec50217">&#9670;&nbsp;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00C (R/W) Floating-Point Default Status Control Register </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099" name="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099" name="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099" name="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099" name="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099" name="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099" name="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gab974e7ceb2e52a3fbcaa84e06e52922d" name="gab974e7ceb2e52a3fbcaa84e06e52922d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab974e7ceb2e52a3fbcaa84e06e52922d">&#9670;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x02C (R/W) HardFault Status Register </p>

</div>
</div>
<a id="gabedfacab5e6f9c329bfa0051cb88a9d3" name="gabedfacab5e6f9c329bfa0051cb88a9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabedfacab5e6f9c329bfa0051cb88a9d3">&#9670;&nbsp;</a></span>ICI_IT_1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICI_IT_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 10..15 ICI/IT part 1 </p>

</div>
</div>
<a id="gabedfacab5e6f9c329bfa0051cb88a9d3" name="gabedfacab5e6f9c329bfa0051cb88a9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabedfacab5e6f9c329bfa0051cb88a9d3">&#9670;&nbsp;</a></span>ICI_IT_1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICI_IT_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 10..15 ICI/IT part 1 </p>

</div>
</div>
<a id="gae1df616880ca701154eba05e747605df" name="gae1df616880ca701154eba05e747605df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1df616880ca701154eba05e747605df">&#9670;&nbsp;</a></span>ICI_IT_2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICI_IT_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 25..26 ICI/IT part 2 </p>

</div>
</div>
<a id="gae1df616880ca701154eba05e747605df" name="gae1df616880ca701154eba05e747605df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1df616880ca701154eba05e747605df">&#9670;&nbsp;</a></span>ICI_IT_2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICI_IT_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 25..26 ICI/IT part 2 </p>

</div>
</div>
<a id="ga011024c365e7c5bd13a63830af60b10c" name="ga011024c365e7c5bd13a63830af60b10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011024c365e7c5bd13a63830af60b10c">&#9670;&nbsp;</a></span>ICIALLU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ICIALLU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x250 ( /W) I-Cache Invalidate All to PoU </p>

</div>
</div>
<a id="ga1a8ecda7b1e4a1100dd82fc694bb4eb5" name="ga1a8ecda7b1e4a1100dd82fc694bb4eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a8ecda7b1e4a1100dd82fc694bb4eb5">&#9670;&nbsp;</a></span>ICIMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ICIMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU </p>

</div>
</div>
<a id="gacf9b76331abd768af25a10b3625da4b4" name="gacf9b76331abd768af25a10b3625da4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf9b76331abd768af25a10b3625da4b4">&#9670;&nbsp;</a></span>ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ICTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x004 (R/ ) Interrupt Controller Type Register </p>

</div>
</div>
<a id="ga394a63fd0c3f9d7a52d7b220e31a2ef4" name="ga394a63fd0c3f9d7a52d7b220e31a2ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394a63fd0c3f9d7a52d7b220e31a2ef4">&#9670;&nbsp;</a></span>ID_ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a id="ga883f7e28417c51d3a3bf03185baf448f" name="ga883f7e28417c51d3a3bf03185baf448f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga883f7e28417c51d3a3bf03185baf448f">&#9670;&nbsp;</a></span>ID_DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a id="ga7b10a73ce177ee4ea65cf88f8538017e" name="ga7b10a73ce177ee4ea65cf88f8538017e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b10a73ce177ee4ea65cf88f8538017e">&#9670;&nbsp;</a></span>ID_ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_ISAR[6U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a id="ga6a3474c4944f3e007cc3a9dc28b76650" name="ga6a3474c4944f3e007cc3a9dc28b76650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a3474c4944f3e007cc3a9dc28b76650">&#9670;&nbsp;</a></span>ID_MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_MMFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a id="ga37569b15cd2c9a50691e8b5e15a1d129" name="ga37569b15cd2c9a50691e8b5e15a1d129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37569b15cd2c9a50691e8b5e15a1d129">&#9670;&nbsp;</a></span>ID_PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_PFR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a id="gaf0446ee5dcb6082dc8bba9adcc8ec812" name="gaf0446ee5dcb6082dc8bba9adcc8ec812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0446ee5dcb6082dc8bba9adcc8ec812">&#9670;&nbsp;</a></span>IMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xF00 (R/W) ITM Integration Mode Control Register </p>

</div>
</div>
<a id="ga4fda947a8fd3237a89d43b7d5a1057cb" name="ga4fda947a8fd3237a89d43b7d5a1057cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fda947a8fd3237a89d43b7d5a1057cb">&#9670;&nbsp;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t IP[240U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a id="ga18075001dceea9f3e328ab5db42c4caf" name="ga18075001dceea9f3e328ab5db42c4caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18075001dceea9f3e328ab5db42c4caf">&#9670;&nbsp;</a></span>IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t IPR[496U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a id="gae300b6ee4d883ceec8f3572fc0fc3d69" name="gae300b6ee4d883ceec8f3572fc0fc3d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae300b6ee4d883ceec8f3572fc0fc3d69">&#9670;&nbsp;</a></span>IRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t IRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xEFC (R/ ) ITM Integration Read Register </p>

</div>
</div>
<a id="gaf2950df748750d535d5d65ac1c209563" name="gaf2950df748750d535d5d65ac1c209563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2950df748750d535d5d65ac1c209563">&#9670;&nbsp;</a></span>ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ISAR[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a id="gad502ba7dbb2aab5f87c782b28f02622d" name="gad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0.. 8 Exception number </p>

</div>
</div>
<a id="gad502ba7dbb2aab5f87c782b28f02622d" name="gad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0.. 8 Exception number </p>

</div>
</div>
<a id="gad502ba7dbb2aab5f87c782b28f02622d" name="gad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0.. 8 Exception number </p>

</div>
</div>
<a id="gad502ba7dbb2aab5f87c782b28f02622d" name="gad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0.. 8 Exception number </p>

</div>
</div>
<a id="ga76485660fe8ad98cdc71ddd7cb0ed777" name="ga76485660fe8ad98cdc71ddd7cb0ed777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76485660fe8ad98cdc71ddd7cb0ed777">&#9670;&nbsp;</a></span>IT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 25..26 saved IT state (read 0) </p>

</div>
</div>
<a id="ga76485660fe8ad98cdc71ddd7cb0ed777" name="ga76485660fe8ad98cdc71ddd7cb0ed777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76485660fe8ad98cdc71ddd7cb0ed777">&#9670;&nbsp;</a></span>IT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 25..26 saved IT state (read 0) </p>

</div>
</div>
<a id="ga18d1734811b40e7edf6e5213bf336ca8" name="ga18d1734811b40e7edf6e5213bf336ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d1734811b40e7edf6e5213bf336ca8">&#9670;&nbsp;</a></span>ITCMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8" name="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >External variable to receive characters. </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8" name="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >External variable to receive characters. </p>

</div>
</div>
<a id="ga68e56eb5e16d2aa293b0bec5c99e50fe" name="ga68e56eb5e16d2aa293b0bec5c99e50fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68e56eb5e16d2aa293b0bec5c99e50fe">&#9670;&nbsp;</a></span>IWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t IWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xEF8 ( /W) ITM Integration Write Register </p>

</div>
</div>
<a id="gacc9e51f871c357a9094105435b150d13" name="gacc9e51f871c357a9094105435b150d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc9e51f871c357a9094105435b150d13">&#9670;&nbsp;</a></span>LAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t LAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFB0 ( /W) ITM Lock Access Register </p>

</div>
</div>
<a id="ga7219432d03f6cd1d220f4fe10aef4880" name="ga7219432d03f6cd1d220f4fe10aef4880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7219432d03f6cd1d220f4fe10aef4880">&#9670;&nbsp;</a></span>LSR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFB4 (R/ ) ITM Lock Status Register </p>

</div>
</div>
<a id="ga7219432d03f6cd1d220f4fe10aef4880" name="ga7219432d03f6cd1d220f4fe10aef4880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7219432d03f6cd1d220f4fe10aef4880">&#9670;&nbsp;</a></span>LSR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFB4 (R ) Lock Status Register </p>

</div>
</div>
<a id="gae886261750c8c90d67a2f276d074e9c3" name="gae886261750c8c90d67a2f276d074e9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae886261750c8c90d67a2f276d074e9c3">&#9670;&nbsp;</a></span>LSUCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LSUCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x014 (R/W) LSU Count Register </p>

</div>
</div>
<a id="ga84089e08ecf14b86f92c727a568ceac4" name="ga84089e08ecf14b86f92c727a568ceac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84089e08ecf14b86f92c727a568ceac4">&#9670;&nbsp;</a></span>MASK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MASK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x024 (R/W) Mask Register 0 </p>

</div>
</div>
<a id="ga6f663226a4f3409b0a73651b5a90b3af" name="ga6f663226a4f3409b0a73651b5a90b3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f663226a4f3409b0a73651b5a90b3af">&#9670;&nbsp;</a></span>MASK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MASK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x034 (R/W) Mask Register 1 </p>

</div>
</div>
<a id="ga32213bf45fbe36e1823e69028f7edef2" name="ga32213bf45fbe36e1823e69028f7edef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32213bf45fbe36e1823e69028f7edef2">&#9670;&nbsp;</a></span>MASK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MASK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x044 (R/W) Mask Register 2 </p>

</div>
</div>
<a id="ga51e9ef8e2238e82f3b40aa2599397637" name="ga51e9ef8e2238e82f3b40aa2599397637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51e9ef8e2238e82f3b40aa2599397637">&#9670;&nbsp;</a></span>MASK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MASK3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x054 (R/W) Mask Register 3 </p>

</div>
</div>
<a id="gae9d94d186615d57d38c9253cb842d244" name="gae9d94d186615d57d38c9253cb842d244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d94d186615d57d38c9253cb842d244">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x034 (R/W) MemManage Fault Address Register </p>

</div>
</div>
<a id="gab6c914b579d22d7eb86d0e3d9a5fde71" name="gab6c914b579d22d7eb86d0e3d9a5fde71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c914b579d22d7eb86d0e3d9a5fde71">&#9670;&nbsp;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MMFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a id="ga9b0103b438c8922eaea5624f71afbbc8" name="ga9b0103b438c8922eaea5624f71afbbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b0103b438c8922eaea5624f71afbbc8">&#9670;&nbsp;</a></span>MVFR0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x240 (R/ ) Media and VFP Feature Register 0 </p>

</div>
</div>
<a id="ga9b0103b438c8922eaea5624f71afbbc8" name="ga9b0103b438c8922eaea5624f71afbbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b0103b438c8922eaea5624f71afbbc8">&#9670;&nbsp;</a></span>MVFR0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x010 (R/ ) Media and FP Feature Register 0 </p>

</div>
</div>
<a id="ga0a610dc4212de3ce1ad62e9afa76c728" name="ga0a610dc4212de3ce1ad62e9afa76c728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a610dc4212de3ce1ad62e9afa76c728">&#9670;&nbsp;</a></span>MVFR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x244 (R/ ) Media and VFP Feature Register 1 </p>

</div>
</div>
<a id="ga0a610dc4212de3ce1ad62e9afa76c728" name="ga0a610dc4212de3ce1ad62e9afa76c728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a610dc4212de3ce1ad62e9afa76c728">&#9670;&nbsp;</a></span>MVFR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x014 (R/ ) Media and FP Feature Register 1 </p>

</div>
</div>
<a id="ga8353348c9336aa1aadcbf86b6f0f18c9" name="ga8353348c9336aa1aadcbf86b6f0f18c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8353348c9336aa1aadcbf86b6f0f18c9">&#9670;&nbsp;</a></span>MVFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x248 (R/ ) Media and VFP Feature Register 2 </p>

</div>
</div>
<a id="gabae0610bc2a97bbf7f689e953e0b451f" name="gabae0610bc2a97bbf7f689e953e0b451f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae0610bc2a97bbf7f689e953e0b451f">&#9670;&nbsp;</a></span>N <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="gabae0610bc2a97bbf7f689e953e0b451f" name="gabae0610bc2a97bbf7f689e953e0b451f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae0610bc2a97bbf7f689e953e0b451f">&#9670;&nbsp;</a></span>N <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="gabae0610bc2a97bbf7f689e953e0b451f" name="gabae0610bc2a97bbf7f689e953e0b451f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae0610bc2a97bbf7f689e953e0b451f">&#9670;&nbsp;</a></span>N <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="gabae0610bc2a97bbf7f689e953e0b451f" name="gabae0610bc2a97bbf7f689e953e0b451f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae0610bc2a97bbf7f689e953e0b451f">&#9670;&nbsp;</a></span>N <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="ga2a6e513e8a6bf4e58db169e312172332" name="ga2a6e513e8a6bf4e58db169e312172332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6e513e8a6bf4e58db169e312172332">&#9670;&nbsp;</a></span>nPRIV <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0 Execution privilege in Thread mode </p>

</div>
</div>
<a id="ga2a6e513e8a6bf4e58db169e312172332" name="ga2a6e513e8a6bf4e58db169e312172332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6e513e8a6bf4e58db169e312172332">&#9670;&nbsp;</a></span>nPRIV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0 Execution privilege in Thread mode </p>

</div>
</div>
<a id="ga3b7fa817ab498ce63563c73ae316c9b6" name="ga3b7fa817ab498ce63563c73ae316c9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7fa817ab498ce63563c73ae316c9b6">&#9670;&nbsp;</a></span>NSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x08C (R/W) Non-Secure Access Control Register </p>

</div>
</div>
<a id="ga602fa5eae6a772dbb09970d304e75690" name="ga602fa5eae6a772dbb09970d304e75690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga602fa5eae6a772dbb09970d304e75690">&#9670;&nbsp;</a></span>PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PFR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a id="ga6e3343cc3c4a8a5a6f14937882e9202a" name="ga6e3343cc3c4a8a5a6f14937882e9202a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e3343cc3c4a8a5a6f14937882e9202a">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 </p>

</div>
</div>
<a id="gafa06959344f4991b00e6c545dd2fa30b" name="gafa06959344f4991b00e6c545dd2fa30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa06959344f4991b00e6c545dd2fa30b">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 </p>

</div>
</div>
<a id="ga63db39f871596d28e69c283288ea2eba" name="ga63db39f871596d28e69c283288ea2eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63db39f871596d28e69c283288ea2eba">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 </p>

</div>
</div>
<a id="gac2d006eed52ba550a309e5f61ed9c401" name="gac2d006eed52ba550a309e5f61ed9c401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2d006eed52ba550a309e5f61ed9c401">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 </p>

</div>
</div>
<a id="ga4c002e97cda2375d7421ad6415b6a02f" name="ga4c002e97cda2375d7421ad6415b6a02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c002e97cda2375d7421ad6415b6a02f">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 </p>

</div>
</div>
<a id="gac085b26f43fefeef9a4cf5c2af5e4a38" name="gac085b26f43fefeef9a4cf5c2af5e4a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac085b26f43fefeef9a4cf5c2af5e4a38">&#9670;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 </p>

</div>
</div>
<a id="ga83ac5d00dee24cc7f805b5c147625593" name="ga83ac5d00dee24cc7f805b5c147625593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83ac5d00dee24cc7f805b5c147625593">&#9670;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 </p>

</div>
</div>
<a id="gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f" name="gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f">&#9670;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 </p>

</div>
</div>
<a id="gad68d44bd19c550e4c86f3acca3657041" name="gad68d44bd19c550e4c86f3acca3657041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad68d44bd19c550e4c86f3acca3657041">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM union  { ... }  PORT[32U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port Registers </p>

</div>
</div>
<a id="ga2a18ca8250955983def3350142118f46" name="ga2a18ca8250955983def3350142118f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a18ca8250955983def3350142118f46">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM union  { ... }  PORT[32U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port Registers </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a" name="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a" name="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a" name="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a" name="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a" name="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a" name="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="gaffae06cd6df5e9fe9a92994052fd3bec" name="gaffae06cd6df5e9fe9a92994052fd3bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffae06cd6df5e9fe9a92994052fd3bec">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaffae06cd6df5e9fe9a92994052fd3bec" name="gaffae06cd6df5e9fe9a92994052fd3bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffae06cd6df5e9fe9a92994052fd3bec">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbf2da13b6377b5a759cca640bd0e552" name="gabbf2da13b6377b5a759cca640bd0e552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf2da13b6377b5a759cca640bd0e552">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8800cb3dfa65c86b1808c4bd27f99900" name="ga8800cb3dfa65c86b1808c4bd27f99900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8800cb3dfa65c86b1808c4bd27f99900">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga801095aba8ccf34540292b96b047981f" name="ga801095aba8ccf34540292b96b047981f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801095aba8ccf34540292b96b047981f">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa35c79a89060533b3acce35a0cc63ec" name="gaaa35c79a89060533b3acce35a0cc63ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa35c79a89060533b3acce35a0cc63ec">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae4127589f72d736e30df2dd53f665e93" name="gae4127589f72d736e30df2dd53f665e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4127589f72d736e30df2dd53f665e93">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[92U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga487f018ce95e73d28fa5879a0a55d387" name="ga487f018ce95e73d28fa5879a0a55d387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga487f018ce95e73d28fa5879a0a55d387">&#9670;&nbsp;</a></span>RESERVED32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED32[934U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b9487848ca472518a2638940bf774f3" name="ga4b9487848ca472518a2638940bf774f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b9487848ca472518a2638940bf774f3">&#9670;&nbsp;</a></span>RESERVED33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED33[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf348cb636c453ec2e83974c0b38fe9d7" name="gaf348cb636c453ec2e83974c0b38fe9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf348cb636c453ec2e83974c0b38fe9d7">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[15U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36fbed6985e5cd320e8eecfc73eb2846" name="ga36fbed6985e5cd320e8eecfc73eb2846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36fbed6985e5cd320e8eecfc73eb2846">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga942b5bad37ebf529ebb15a33522ae475" name="ga942b5bad37ebf529ebb15a33522ae475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga942b5bad37ebf529ebb15a33522ae475">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga171526446695fcdbfaf7992e567f881d" name="ga171526446695fcdbfaf7992e567f881d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga171526446695fcdbfaf7992e567f881d">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaecf1563d46d998532d9a9fdb0a9affff" name="gaecf1563d46d998532d9a9fdb0a9affff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf1563d46d998532d9a9fdb0a9affff">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0eb8ee1799ac1621fe383e5b234837b7" name="ga0eb8ee1799ac1621fe383e5b234837b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eb8ee1799ac1621fe383e5b234837b7">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb585896a27b49f84d9d0decf874d452" name="gacb585896a27b49f84d9d0decf874d452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb585896a27b49f84d9d0decf874d452">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[580U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga673086408889531c2e8220a306411a43" name="ga673086408889531c2e8220a306411a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga673086408889531c2e8220a306411a43">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[6U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac51834a471d74e0522dd2734079d57cb" name="gac51834a471d74e0522dd2734079d57cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac51834a471d74e0522dd2734079d57cb">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40e45b21a6a619be3b6d5ce9c5bc5ffb" name="ga40e45b21a6a619be3b6d5ce9c5bc5ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">&#9670;&nbsp;</a></span>SFPA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SFPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 3 Secure floating-point active </p>

</div>
</div>
<a id="ga40e45b21a6a619be3b6d5ce9c5bc5ffb" name="ga40e45b21a6a619be3b6d5ce9c5bc5ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">&#9670;&nbsp;</a></span>SFPA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SFPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 3 Secure floating-point active </p>

</div>
</div>
<a id="ga293826a2c44f754e80af03d62f62f9e6" name="ga293826a2c44f754e80af03d62f62f9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga293826a2c44f754e80af03d62f62f9e6">&#9670;&nbsp;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SHP[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="ga49f5a554705aebf542765b3a38f4feb9" name="ga49f5a554705aebf542765b3a38f4feb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f5a554705aebf542765b3a38f4feb9">&#9670;&nbsp;</a></span>SHPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SHPR[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="gaafa1400cd3168b21652b86599ad3ed83" name="gaafa1400cd3168b21652b86599ad3ed83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafa1400cd3168b21652b86599ad3ed83">&#9670;&nbsp;</a></span>SLEEPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEEPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x010 (R/W) Sleep Count Register </p>

</div>
</div>
<a id="gae185aac93686ffc78e998a9daf41415b" name="gae185aac93686ffc78e998a9daf41415b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae185aac93686ffc78e998a9daf41415b">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 1 Stack-pointer select </p>

</div>
</div>
<a id="gae185aac93686ffc78e998a9daf41415b" name="gae185aac93686ffc78e998a9daf41415b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae185aac93686ffc78e998a9daf41415b">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 1 Stack to be used </p>

</div>
</div>
<a id="gada9cbba14ab1cc3fddd585f870932db8" name="gada9cbba14ab1cc3fddd585f870932db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada9cbba14ab1cc3fddd585f870932db8">&#9670;&nbsp;</a></span>STIR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xE00 ( /W) Software Trigger Interrupt Register </p>

</div>
</div>
<a id="gada9cbba14ab1cc3fddd585f870932db8" name="gada9cbba14ab1cc3fddd585f870932db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada9cbba14ab1cc3fddd585f870932db8">&#9670;&nbsp;</a></span>STIR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x200 ( /W) Software Triggered Interrupt Register </p>

</div>
</div>
<a id="ga6e1cf12e53a20224f6f62c001d9be972" name="ga6e1cf12e53a20224f6f62c001d9be972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1cf12e53a20224f6f62c001d9be972">&#9670;&nbsp;</a></span>T <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 24 Thumb bit (read 0) </p>

</div>
</div>
<a id="ga6e1cf12e53a20224f6f62c001d9be972" name="ga6e1cf12e53a20224f6f62c001d9be972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1cf12e53a20224f6f62c001d9be972">&#9670;&nbsp;</a></span>T <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 24 Thumb bit </p>

</div>
</div>
<a id="ga4111c001c1e56fd3f51d27c5a63b04e6" name="ga4111c001c1e56fd3f51d27c5a63b04e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4111c001c1e56fd3f51d27c5a63b04e6">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xE80 (R/W) ITM Trace Control Register </p>

</div>
</div>
<a id="gaa6530efad3a727fb3cc8f509403b9948" name="gaa6530efad3a727fb3cc8f509403b9948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6530efad3a727fb3cc8f509403b9948">&#9670;&nbsp;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xE00 (R/W) ITM Trace Enable Register </p>

</div>
</div>
<a id="gafe5e266862734ca1082ceddff7180688" name="gafe5e266862734ca1082ceddff7180688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe5e266862734ca1082ceddff7180688">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xE40 (R/W) ITM Trace Privilege Register </p>

</div>
</div>
<a id="gae93660eefe2482a8564fae9a1ca39739" name="gae93660eefe2482a8564fae9a1ca39739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae93660eefe2482a8564fae9a1ca39739">&#9670;&nbsp;</a></span>u16 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

</div>
</div>
<a id="gae93660eefe2482a8564fae9a1ca39739" name="gae93660eefe2482a8564fae9a1ca39739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae93660eefe2482a8564fae9a1ca39739">&#9670;&nbsp;</a></span>u16 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

</div>
</div>
<a id="gae93660eefe2482a8564fae9a1ca39739" name="gae93660eefe2482a8564fae9a1ca39739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae93660eefe2482a8564fae9a1ca39739">&#9670;&nbsp;</a></span>u16 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

</div>
</div>
<a id="gae89dd50f788f12863c681fba1a5b60d1" name="gae89dd50f788f12863c681fba1a5b60d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae89dd50f788f12863c681fba1a5b60d1">&#9670;&nbsp;</a></span>u32 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

</div>
</div>
<a id="gae89dd50f788f12863c681fba1a5b60d1" name="gae89dd50f788f12863c681fba1a5b60d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae89dd50f788f12863c681fba1a5b60d1">&#9670;&nbsp;</a></span>u32 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

</div>
</div>
<a id="gae89dd50f788f12863c681fba1a5b60d1" name="gae89dd50f788f12863c681fba1a5b60d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae89dd50f788f12863c681fba1a5b60d1">&#9670;&nbsp;</a></span>u32 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

</div>
</div>
<a id="ga4c0550e859d614c607bd4b575f05425c" name="ga4c0550e859d614c607bd4b575f05425c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c0550e859d614c607bd4b575f05425c">&#9670;&nbsp;</a></span>u8 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

</div>
</div>
<a id="ga4c0550e859d614c607bd4b575f05425c" name="ga4c0550e859d614c607bd4b575f05425c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c0550e859d614c607bd4b575f05425c">&#9670;&nbsp;</a></span>u8 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

</div>
</div>
<a id="ga4c0550e859d614c607bd4b575f05425c" name="ga4c0550e859d614c607bd4b575f05425c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c0550e859d614c607bd4b575f05425c">&#9670;&nbsp;</a></span>u8 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

</div>
</div>
<a id="gacd4a2b64faee91e4a9eef300667fa222" name="gacd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="gacd4a2b64faee91e4a9eef300667fa222" name="gacd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="gacd4a2b64faee91e4a9eef300667fa222" name="gacd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="gacd4a2b64faee91e4a9eef300667fa222" name="gacd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="gae457d2615e203c3d5904a43a1bc9df71" name="gae457d2615e203c3d5904a43a1bc9df71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae457d2615e203c3d5904a43a1bc9df71">&#9670;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x008 (R/W) Vector Table Offset Register </p>

</div>
</div>
<a id="ga5ae954cbd9986cd64625d7fa00943c8e" name="ga5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 30 Zero condition code flag </p>

</div>
</div>
<a id="ga5ae954cbd9986cd64625d7fa00943c8e" name="ga5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 30 Zero condition code flag </p>

</div>
</div>
<a id="ga5ae954cbd9986cd64625d7fa00943c8e" name="ga5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 30 Zero condition code flag </p>

</div>
</div>
<a id="ga5ae954cbd9986cd64625d7fa00943c8e" name="ga5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 30 Zero condition code flag </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
