ARM GAS  /tmp/cccXxiqO.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"mem.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.ptr_to_mem,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ptr_to_mem:
  25              	.LVL0:
  26              	.LFB167:
  27              		.file 1 "Middlewares/Third_Party/LwIP/src/core/mem.c"
   1:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Dynamic memory manager
   4:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This is a lightweight replacement for the standard C library malloc().
   6:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
   7:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If you want to use the standard C library malloc() instead, define
   8:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MEM_LIBC_MALLOC to 1 in your lwipopts.h
   9:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  10:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * To let mem_malloc() use pools (prevents fragmentation and is much faster than
  11:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * a heap but might waste some memory), define MEM_USE_POOLS to 1, define
  12:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MEMP_USE_CUSTOM_POOLS to 1 and create a file "lwippools.h" that includes a list
  13:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * of pools like this (more pools can be added between _START and _END):
  14:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  15:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Define three pools with sizes 256, 512, and 1512 bytes
  16:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL_START
  17:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(20, 256)
  18:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(10, 512)
  19:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(5, 1512)
  20:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL_END
  21:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  22:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  23:Middlewares/Third_Party/LwIP/src/core/mem.c **** /*
  24:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  25:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * All rights reserved.
  26:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  27:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Redistribution and use in source and binary forms, with or without modification,
  28:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * are permitted provided that the following conditions are met:
  29:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  30:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  31:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    this list of conditions and the following disclaimer.
ARM GAS  /tmp/cccXxiqO.s 			page 2


  32:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  33:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    this list of conditions and the following disclaimer in the documentation
  34:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    and/or other materials provided with the distribution.
  35:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 3. The name of the author may not be used to endorse or promote products
  36:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    derived from this software without specific prior written permission.
  37:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  38:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  39:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  40:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  41:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  42:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  43:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  44:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  45:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  46:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  47:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * OF SUCH DAMAGE.
  48:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  49:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This file is part of the lwIP TCP/IP stack.
  50:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  51:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Author: Adam Dunkels <adam@sics.se>
  52:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         Simon Goldschmidt
  53:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  54:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  55:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  56:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/opt.h"
  57:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/mem.h"
  58:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/def.h"
  59:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/sys.h"
  60:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/stats.h"
  61:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/err.h"
  62:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  63:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include <string.h>
  64:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  65:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC
  66:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include <stdlib.h> /* for malloc()/free() */
  67:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  68:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  69:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* This is overridable for tests only... */
  70:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef LWIP_MEM_ILLEGAL_FREE
  71:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ILLEGAL_FREE(msg)         LWIP_ASSERT(msg, 0)
  72:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  73:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  74:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_INC_LOCKED(x)         SYS_ARCH_LOCKED(MEM_STATS_INC(x))
  75:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_INC_USED_LOCKED(x, y) SYS_ARCH_LOCKED(MEM_STATS_INC_USED(x, y))
  76:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_DEC_USED_LOCKED(x, y) SYS_ARCH_LOCKED(MEM_STATS_DEC_USED(x, y))
  77:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  78:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
  79:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OFFSET   MEM_SANITY_REGION_BEFORE_ALIGNED
  80:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OVERHEAD (MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED)
  81:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
  82:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OFFSET   0
  83:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OVERHEAD 0
  84:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  85:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  86:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK || MEMP_OVERFLOW_CHECK
  87:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
  88:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Check if a mep element was victim of an overflow or underflow
ARM GAS  /tmp/cccXxiqO.s 			page 3


  89:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * (e.g. the restricted area after/before it has been altered)
  90:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  91:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param p the mem element to check
  92:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size allocated size of the element
  93:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param descr1 description of the element source shown on error
  94:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param descr2 description of the element source shown on error
  95:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  96:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
  97:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_check_raw(void *p, size_t size, const char *descr1, const char *descr2)
  98:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  99:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED || MEM_SANITY_REGION_BEFORE_ALIGNED
 100:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u16_t k;
 101:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t *m;
 102:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 103:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED > 0
 104:Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p + size;
 105:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 106:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (m[k] != 0xcd) {
 107:Middlewares/Third_Party/LwIP/src/core/mem.c ****       char errstr[128];
 108:Middlewares/Third_Party/LwIP/src/core/mem.c ****       snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 109:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT(errstr, 0);
 110:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 111:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 112:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 113:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 114:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0
 115:Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p - MEM_SANITY_REGION_BEFORE_ALIGNED;
 116:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 117:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (m[k] != 0xcd) {
 118:Middlewares/Third_Party/LwIP/src/core/mem.c ****       char errstr[128];
 119:Middlewares/Third_Party/LwIP/src/core/mem.c ****       snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 120:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT(errstr, 0);
 121:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 122:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 123:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 */
 124:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 125:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(p);
 126:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(desc);
 127:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(descr);
 128:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 129:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 130:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 131:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 132:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Initialize the restricted area of a mem element.
 133:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 134:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 135:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_init_raw(void *p, size_t size)
 136:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 137:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0
 138:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t *m;
 139:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0
 140:Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p - MEM_SANITY_REGION_BEFORE_ALIGNED;
 141:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 142:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 143:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED > 0
 144:Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p + size;
 145:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
ARM GAS  /tmp/cccXxiqO.s 			page 4


 146:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 147:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 148:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(p);
 149:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(desc);
 150:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 151:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 152:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_OVERFLOW_CHECK || MEMP_OVERFLOW_CHECK */
 153:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 154:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC || MEM_USE_POOLS
 155:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 156:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** mem_init is not used when using pools instead of a heap or using
 157:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * C library malloc().
 158:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 159:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 160:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_init(void)
 161:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 162:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 163:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 164:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** mem_trim is not used when using pools instead of a heap or using
 165:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * C library malloc(): we can't free part of a pool element and the stack
 166:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * support mem_trim() to return a different pointer
 167:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 168:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 169:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_trim(void *mem, mem_size_t size)
 170:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 171:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(size);
 172:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return mem;
 173:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 174:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_LIBC_MALLOC || MEM_USE_POOLS */
 175:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 176:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC
 177:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP heap implemented using C library malloc() */
 178:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 179:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* in case C library malloc() needs extra protection,
 180:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * allow these defines to be overridden.
 181:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 182:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_free
 183:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_free free
 184:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 185:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_malloc
 186:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_malloc malloc
 187:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 188:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_calloc
 189:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_calloc calloc
 190:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 191:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 192:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 193:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_LIBC_STATSHELPER_SIZE LWIP_MEM_ALIGN_SIZE(sizeof(mem_size_t))
 194:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 195:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_LIBC_STATSHELPER_SIZE 0
 196:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 197:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 198:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 199:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate a block of memory with a minimum of 'size' bytes.
 200:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 201:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size is the minimum size of the requested block in bytes.
 202:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory or NULL if no free memory was found.
ARM GAS  /tmp/cccXxiqO.s 			page 5


 203:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 204:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Note that the returned value must always be aligned (as defined by MEM_ALIGNMENT).
 205:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 206:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 207:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 208:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 209:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *ret = mem_clib_malloc(size + MEM_LIBC_STATSHELPER_SIZE);
 210:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (ret == NULL) {
 211:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(err);
 212:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } else {
 213:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("malloc() must return aligned memory", LWIP_MEM_ALIGN(ret) == ret);
 214:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 215:Middlewares/Third_Party/LwIP/src/core/mem.c ****     *(mem_size_t *)ret = size;
 216:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ret = (u8_t *)ret + MEM_LIBC_STATSHELPER_SIZE;
 217:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_USED_LOCKED(used, size);
 218:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 219:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 220:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return ret;
 221:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 222:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 223:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** Put memory back on the heap
 224:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 225:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem is the pointer as returned by a previous call to mem_malloc()
 226:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 227:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 228:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 229:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 230:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 231:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 232:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 233:Middlewares/Third_Party/LwIP/src/core/mem.c ****   rmem = (u8_t *)rmem - MEM_LIBC_STATSHELPER_SIZE;
 234:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED_LOCKED(used, *(mem_size_t *)rmem);
 235:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 236:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_clib_free(rmem);
 237:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 238:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 239:Middlewares/Third_Party/LwIP/src/core/mem.c **** #elif MEM_USE_POOLS
 240:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 241:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP heap implemented with different sized pools */
 242:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 243:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 244:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate memory: determine the smallest pool that is big enough
 245:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * to contain an element of 'size' and get an element from that pool.
 246:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 247:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size the size in bytes of the memory needed
 248:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return a pointer to the allocated memory or NULL if the pool is empty
 249:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 250:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 251:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 252:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 253:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *ret;
 254:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct memp_malloc_helper *element = NULL;
 255:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memp_t poolnr;
 256:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t required_size = size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper));
 257:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 258:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (poolnr = MEMP_POOL_FIRST; poolnr <= MEMP_POOL_LAST; poolnr = (memp_t)(poolnr + 1)) {
 259:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* is this pool big enough to hold an element of the required size
ARM GAS  /tmp/cccXxiqO.s 			page 6


 260:Middlewares/Third_Party/LwIP/src/core/mem.c ****        plus a struct memp_malloc_helper that saves the pool this element came from? */
 261:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (required_size <= memp_pools[poolnr]->size) {
 262:Middlewares/Third_Party/LwIP/src/core/mem.c ****       element = (struct memp_malloc_helper *)memp_malloc(poolnr);
 263:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if (element == NULL) {
 264:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* No need to DEBUGF or ASSERT: This error is already taken care of in memp.c */
 265:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_USE_POOLS_TRY_BIGGER_POOL
 266:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /** Try a bigger pool if this one is empty! */
 267:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (poolnr < MEMP_POOL_LAST) {
 268:Middlewares/Third_Party/LwIP/src/core/mem.c ****           continue;
 269:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 270:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_USE_POOLS_TRY_BIGGER_POOL */
 271:Middlewares/Third_Party/LwIP/src/core/mem.c ****         MEM_STATS_INC_LOCKED(err);
 272:Middlewares/Third_Party/LwIP/src/core/mem.c ****         return NULL;
 273:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 274:Middlewares/Third_Party/LwIP/src/core/mem.c ****       break;
 275:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 276:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 277:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (poolnr > MEMP_POOL_LAST) {
 278:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("mem_malloc(): no pool is that big!", 0);
 279:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(err);
 280:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 281:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 282:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 283:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* save the pool number this element came from */
 284:Middlewares/Third_Party/LwIP/src/core/mem.c ****   element->poolnr = poolnr;
 285:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* and return a pointer to the memory directly after the struct memp_malloc_helper */
 286:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ret = (u8_t *)element + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper));
 287:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 288:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS)
 289:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* truncating to u16_t is safe because struct memp_desc::size is u16_t */
 290:Middlewares/Third_Party/LwIP/src/core/mem.c ****   element->size = (u16_t)size;
 291:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_INC_USED_LOCKED(used, element->size);
 292:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS) */
 293:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK
 294:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize unused memory (diff between requested size and selected pool's size) */
 295:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset((u8_t *)ret + size, 0xcd, memp_pools[poolnr]->size - size);
 296:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK */
 297:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return ret;
 298:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 299:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 300:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 301:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Free memory previously allocated by mem_malloc. Loads the pool number
 302:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * and calls memp_free with that pool number to put the element back into
 303:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * its pool
 304:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 305:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem the memory element to free
 306:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 307:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 308:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 309:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 310:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct memp_malloc_helper *hmem;
 311:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 312:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 313:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 314:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 315:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* get the original struct memp_malloc_helper */
 316:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
ARM GAS  /tmp/cccXxiqO.s 			page 7


 317:Middlewares/Third_Party/LwIP/src/core/mem.c ****   hmem = (struct memp_malloc_helper *)(void *)((u8_t *)rmem - LWIP_MEM_ALIGN_SIZE(sizeof(struct mem
 318:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 319:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem != NULL", (hmem != NULL));
 320:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem == MEM_ALIGN(hmem)", (hmem == LWIP_MEM_ALIGN(hmem)));
 321:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem->poolnr < MEMP_MAX", (hmem->poolnr < MEMP_MAX));
 322:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 323:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED_LOCKED(used, hmem->size);
 324:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK
 325:Middlewares/Third_Party/LwIP/src/core/mem.c ****   {
 326:Middlewares/Third_Party/LwIP/src/core/mem.c ****     u16_t i;
 327:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("MEM_USE_POOLS: invalid chunk size",
 328:Middlewares/Third_Party/LwIP/src/core/mem.c ****                 hmem->size <= memp_pools[hmem->poolnr]->size);
 329:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* check that unused memory remained untouched (diff between requested size and selected pool's
 330:Middlewares/Third_Party/LwIP/src/core/mem.c ****     for (i = hmem->size; i < memp_pools[hmem->poolnr]->size; i++) {
 331:Middlewares/Third_Party/LwIP/src/core/mem.c ****       u8_t data = *((u8_t *)rmem + i);
 332:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("MEM_USE_POOLS: mem overflow detected", data == 0xcd);
 333:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 334:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 335:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK */
 336:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 337:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* and put it in the pool we saved earlier */
 338:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memp_free(hmem->poolnr, hmem);
 339:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 340:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 341:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_USE_POOLS */
 342:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP replacement for your libc malloc() */
 343:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 344:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 345:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * The heap is made up as a list of structs of this type.
 346:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This does not have to be aligned since for getting its size,
 347:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * we only use the macro SIZEOF_STRUCT_MEM, which automatically aligns.
 348:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 349:Middlewares/Third_Party/LwIP/src/core/mem.c **** struct mem {
 350:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** index (-> ram[next]) of the next struct */
 351:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t next;
 352:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** index (-> ram[prev]) of the previous struct */
 353:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t prev;
 354:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** 1: this area is used; 0: this area is unused */
 355:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t used;
 356:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 357:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** this keeps track of the user allocation size for guard checks */
 358:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t user_size;
 359:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 360:Middlewares/Third_Party/LwIP/src/core/mem.c **** };
 361:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 362:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** All allocated blocks will be MIN_SIZE bytes big, at least!
 363:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MIN_SIZE can be overridden to suit your needs. Smaller values save space,
 364:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * larger values could prevent too small blocks to fragment the RAM too much. */
 365:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef MIN_SIZE
 366:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MIN_SIZE             12
 367:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MIN_SIZE */
 368:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* some alignment macros: we define them here for better source code layout */
 369:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MIN_SIZE_ALIGNED     LWIP_MEM_ALIGN_SIZE(MIN_SIZE)
 370:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define SIZEOF_STRUCT_MEM    LWIP_MEM_ALIGN_SIZE(sizeof(struct mem))
 371:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SIZE_ALIGNED     LWIP_MEM_ALIGN_SIZE(MEM_SIZE)
 372:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 373:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** If you want to relocate the heap to external memory, simply define
ARM GAS  /tmp/cccXxiqO.s 			page 8


 374:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_RAM_HEAP_POINTER as a void-pointer to that location.
 375:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If so, make sure the memory at that location is big enough (see below on
 376:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * how that space is calculated). */
 377:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef LWIP_RAM_HEAP_POINTER
 378:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** the heap. we need one struct mem at the end and some room for alignment */
 379:Middlewares/Third_Party/LwIP/src/core/mem.c **** LWIP_DECLARE_MEMORY_ALIGNED(ram_heap, MEM_SIZE_ALIGNED + (2U * SIZEOF_STRUCT_MEM));
 380:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_RAM_HEAP_POINTER ram_heap
 381:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_RAM_HEAP_POINTER */
 382:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 383:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** pointer to the heap (ram_heap): for alignment, ram is now a pointer instead of an array */
 384:Middlewares/Third_Party/LwIP/src/core/mem.c **** static u8_t *ram;
 385:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** the last entry, always unused! */
 386:Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem *ram_end;
 387:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 388:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** concurrent access protection */
 389:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if !NO_SYS
 390:Middlewares/Third_Party/LwIP/src/core/mem.c **** static sys_mutex_t mem_mutex;
 391:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 392:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 393:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 394:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 395:Middlewares/Third_Party/LwIP/src/core/mem.c **** static volatile u8_t mem_free_count;
 396:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 397:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Allow mem_free from other (e.g. interrupt) context */
 398:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_DECL_PROTECT()  SYS_ARCH_DECL_PROTECT(lev_free)
 399:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_PROTECT()       SYS_ARCH_PROTECT(lev_free)
 400:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_UNPROTECT()     SYS_ARCH_UNPROTECT(lev_free)
 401:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_DECL_PROTECT() SYS_ARCH_DECL_PROTECT(lev_alloc)
 402:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_PROTECT()      SYS_ARCH_PROTECT(lev_alloc)
 403:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_UNPROTECT()    SYS_ARCH_UNPROTECT(lev_alloc)
 404:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_LFREE_VOLATILE       volatile
 405:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 406:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 407:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 408:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Protect the heap only by using a mutex */
 409:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_DECL_PROTECT()
 410:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_PROTECT()    sys_mutex_lock(&mem_mutex)
 411:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_UNPROTECT()  sys_mutex_unlock(&mem_mutex)
 412:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* mem_malloc is protected using mutex AND LWIP_MEM_ALLOC_PROTECT */
 413:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_DECL_PROTECT()
 414:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_PROTECT()
 415:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_UNPROTECT()
 416:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_LFREE_VOLATILE
 417:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 418:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 419:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 420:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** pointer to the lowest free block, this is used for faster search */
 421:Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem * LWIP_MEM_LFREE_VOLATILE lfree;
 422:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 423:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_CHECK
 424:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void mem_sanity(void);
 425:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY() mem_sanity()
 426:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 427:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY()
 428:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 429:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 430:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
ARM GAS  /tmp/cccXxiqO.s 			page 9


 431:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 432:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_init_element(struct mem *mem, mem_size_t user_size)
 433:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 434:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 435:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->user_size = user_size;
 436:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_init_raw(p, user_size);
 437:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 438:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 439:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 440:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_check_element(struct mem *mem)
 441:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 442:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 443:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_raw(p, mem->user_size, "heap", "");
 444:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 445:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_OVERFLOW_CHECK */
 446:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_overflow_init_element(mem, size)
 447:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_overflow_check_element(mem)
 448:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_OVERFLOW_CHECK */
 449:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 450:Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem *
 451:Middlewares/Third_Party/LwIP/src/core/mem.c **** ptr_to_mem(mem_size_t ptr)
 452:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  28              		.loc 1 452 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 453:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return (struct mem *)(void *)&ram[ptr];
  33              		.loc 1 453 3 view .LVU1
  34              		.loc 1 453 32 is_stmt 0 view .LVU2
  35 0000 014B     		ldr	r3, .L2
  36 0002 1B68     		ldr	r3, [r3]
 454:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
  37              		.loc 1 454 1 view .LVU3
  38 0004 1844     		add	r0, r0, r3
  39              	.LVL1:
  40              		.loc 1 454 1 view .LVU4
  41 0006 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0008 00000000 		.word	.LANCHOR0
  46              		.cfi_endproc
  47              	.LFE167:
  49              		.section	.text.mem_to_ptr,"ax",%progbits
  50              		.align	1
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  55              	mem_to_ptr:
  56              	.LVL2:
  57              	.LFB168:
 455:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 456:Middlewares/Third_Party/LwIP/src/core/mem.c **** static mem_size_t
 457:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_to_ptr(void *mem)
 458:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  58              		.loc 1 458 1 is_stmt 1 view -0
ARM GAS  /tmp/cccXxiqO.s 			page 10


  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
 459:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return (mem_size_t)((u8_t *)mem - ram);
  63              		.loc 1 459 3 view .LVU6
  64              		.loc 1 459 35 is_stmt 0 view .LVU7
  65 0000 024B     		ldr	r3, .L5
  66 0002 1B68     		ldr	r3, [r3]
  67 0004 C01A     		subs	r0, r0, r3
  68              	.LVL3:
 460:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
  69              		.loc 1 460 1 view .LVU8
  70 0006 80B2     		uxth	r0, r0
  71 0008 7047     		bx	lr
  72              	.L6:
  73 000a 00BF     		.align	2
  74              	.L5:
  75 000c 00000000 		.word	.LANCHOR0
  76              		.cfi_endproc
  77              	.LFE168:
  79              		.section	.text.mem_link_valid,"ax",%progbits
  80              		.align	1
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  85              	mem_link_valid:
  86              	.LVL4:
  87              	.LFB171:
 461:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 462:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 463:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * "Plug holes" by combining adjacent empty struct mems.
 464:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * After this function is through, there should not exist
 465:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * one empty struct mem pointing to another empty struct mem.
 466:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 467:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param mem this points to a struct mem which just has been freed
 468:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @internal this function is only called by mem_free() and mem_trim()
 469:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 470:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This assumes access to the heap is protected by the calling function
 471:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * already.
 472:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 473:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 474:Middlewares/Third_Party/LwIP/src/core/mem.c **** plug_holes(struct mem *mem)
 475:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 476:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 477:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *pmem;
 478:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 481:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 482:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 483:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* plug hole forward */
 484:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 485:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 486:Middlewares/Third_Party/LwIP/src/core/mem.c ****   nmem = ptr_to_mem(mem->next);
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 488:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
ARM GAS  /tmp/cccXxiqO.s 			page 11


 489:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == nmem) {
 490:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 491:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = nmem->next;
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 494:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 495:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 496:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 497:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 498:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* plug hole backward */
 499:Middlewares/Third_Party/LwIP/src/core/mem.c ****   pmem = ptr_to_mem(mem->prev);
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 501:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == mem) {
 503:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 504:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     pmem->next = mem->next;
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 508:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 509:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 510:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 511:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 512:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 513:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Zero the heap and initialize start, end and lowest-free
 514:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 515:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 516:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_init(void)
 517:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 518:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 519:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("Sanity check alignment",
 521:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 522:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 523:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* align the heap */
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 525:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 526:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)ram;
 527:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->next = MEM_SIZE_ALIGNED;
 528:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 529:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 530:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 532:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 533:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 534:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 535:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 536:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 537:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the lowest-free pointer to the start of the heap */
 538:Middlewares/Third_Party/LwIP/src/core/mem.c ****   lfree = (struct mem *)(void *)ram;
 539:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 540:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 541:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 542:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 544:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 545:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
ARM GAS  /tmp/cccXxiqO.s 			page 12


 546:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 547:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Check if a struct mem is correctly linked.
 548:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If not, double-free is a possible reason.
 549:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 550:Middlewares/Third_Party/LwIP/src/core/mem.c **** static int
 551:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_link_valid(struct mem *mem)
 552:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  88              		.loc 1 552 1 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		.loc 1 552 1 is_stmt 0 view .LVU10
  93 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  94              	.LCFI0:
  95              		.cfi_def_cfa_offset 24
  96              		.cfi_offset 3, -24
  97              		.cfi_offset 4, -20
  98              		.cfi_offset 5, -16
  99              		.cfi_offset 6, -12
 100              		.cfi_offset 7, -8
 101              		.cfi_offset 14, -4
 102 0002 0446     		mov	r4, r0
 553:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem, *pmem;
 103              		.loc 1 553 3 is_stmt 1 view .LVU11
 554:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t rmem_idx;
 104              		.loc 1 554 3 view .LVU12
 555:Middlewares/Third_Party/LwIP/src/core/mem.c ****   rmem_idx = mem_to_ptr(mem);
 105              		.loc 1 555 3 view .LVU13
 106              		.loc 1 555 14 is_stmt 0 view .LVU14
 107 0004 FFF7FEFF 		bl	mem_to_ptr
 108              	.LVL5:
 109              		.loc 1 555 14 view .LVU15
 110 0008 0746     		mov	r7, r0
 111              	.LVL6:
 556:Middlewares/Third_Party/LwIP/src/core/mem.c ****   nmem = ptr_to_mem(mem->next);
 112              		.loc 1 556 3 is_stmt 1 view .LVU16
 113              		.loc 1 556 10 is_stmt 0 view .LVU17
 114 000a 2588     		ldrh	r5, [r4]
 115 000c 2846     		mov	r0, r5
 116 000e FFF7FEFF 		bl	ptr_to_mem
 117              	.LVL7:
 118 0012 0646     		mov	r6, r0
 119              	.LVL8:
 557:Middlewares/Third_Party/LwIP/src/core/mem.c ****   pmem = ptr_to_mem(mem->prev);
 120              		.loc 1 557 3 is_stmt 1 view .LVU18
 121              		.loc 1 557 10 is_stmt 0 view .LVU19
 122 0014 6488     		ldrh	r4, [r4, #2]
 123              	.LVL9:
 124              		.loc 1 557 10 view .LVU20
 125 0016 2046     		mov	r0, r4
 126              	.LVL10:
 127              		.loc 1 557 10 view .LVU21
 128 0018 FFF7FEFF 		bl	ptr_to_mem
 129              	.LVL11:
 558:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 130              		.loc 1 558 3 is_stmt 1 view .LVU22
 131              		.loc 1 558 6 is_stmt 0 view .LVU23
ARM GAS  /tmp/cccXxiqO.s 			page 13


 132 001c B5F5205F 		cmp	r5, #10240
 133 0020 10D8     		bhi	.L10
 134              		.loc 1 558 38 discriminator 1 view .LVU24
 135 0022 B4F5205F 		cmp	r4, #10240
 136 0026 0FD8     		bhi	.L11
 137              		.loc 1 558 72 discriminator 2 view .LVU25
 138 0028 BC42     		cmp	r4, r7
 139 002a 02D0     		beq	.L9
 559:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 140              		.loc 1 559 40 view .LVU26
 141 002c 0388     		ldrh	r3, [r0]
 142              		.loc 1 559 32 view .LVU27
 143 002e BB42     		cmp	r3, r7
 144 0030 0CD1     		bne	.L12
 145              	.L9:
 560:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 146              		.loc 1 560 14 discriminator 1 view .LVU28
 147 0032 094B     		ldr	r3, .L16
 148 0034 1B68     		ldr	r3, [r3]
 559:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 149              		.loc 1 559 61 discriminator 1 view .LVU29
 150 0036 B342     		cmp	r3, r6
 151 0038 0AD0     		beq	.L13
 152              		.loc 1 560 34 view .LVU30
 153 003a 7388     		ldrh	r3, [r6, #2]
 154              		.loc 1 560 26 view .LVU31
 155 003c BB42     		cmp	r3, r7
 156 003e 09D1     		bne	.L14
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 562:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 563:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return 1;
 157              		.loc 1 563 10 view .LVU32
 158 0040 0120     		movs	r0, #1
 159              	.LVL12:
 160              		.loc 1 563 10 view .LVU33
 161 0042 00E0     		b	.L7
 162              	.LVL13:
 163              	.L10:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 164              		.loc 1 561 12 view .LVU34
 165 0044 0020     		movs	r0, #0
 166              	.LVL14:
 167              	.L7:
 564:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 168              		.loc 1 564 1 view .LVU35
 169 0046 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 170              	.LVL15:
 171              	.L11:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 172              		.loc 1 561 12 view .LVU36
 173 0048 0020     		movs	r0, #0
 174              	.LVL16:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 175              		.loc 1 561 12 view .LVU37
 176 004a FCE7     		b	.L7
 177              	.LVL17:
 178              	.L12:
ARM GAS  /tmp/cccXxiqO.s 			page 14


 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 179              		.loc 1 561 12 view .LVU38
 180 004c 0020     		movs	r0, #0
 181              	.LVL18:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 182              		.loc 1 561 12 view .LVU39
 183 004e FAE7     		b	.L7
 184              	.LVL19:
 185              	.L13:
 563:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 186              		.loc 1 563 10 view .LVU40
 187 0050 0120     		movs	r0, #1
 188              	.LVL20:
 563:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 189              		.loc 1 563 10 view .LVU41
 190 0052 F8E7     		b	.L7
 191              	.LVL21:
 192              	.L14:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 193              		.loc 1 561 12 view .LVU42
 194 0054 0020     		movs	r0, #0
 195              	.LVL22:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 196              		.loc 1 561 12 view .LVU43
 197 0056 F6E7     		b	.L7
 198              	.L17:
 199              		.align	2
 200              	.L16:
 201 0058 00000000 		.word	.LANCHOR1
 202              		.cfi_endproc
 203              	.LFE171:
 205              		.section	.rodata.plug_holes.str1.4,"aMS",%progbits,1
 206              		.align	2
 207              	.LC0:
 208 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/mem.c\000"
 208      6C657761 
 208      7265732F 
 208      54686972 
 208      645F5061 
 209              		.align	2
 210              	.LC1:
 211 002c 706C7567 		.ascii	"plug_holes: mem >= ram\000"
 211      5F686F6C 
 211      65733A20 
 211      6D656D20 
 211      3E3D2072 
 212 0043 00       		.align	2
 213              	.LC2:
 214 0044 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 214      7274696F 
 214      6E202225 
 214      73222066 
 214      61696C65 
 215              		.align	2
 216              	.LC3:
 217 006c 706C7567 		.ascii	"plug_holes: mem < ram_end\000"
 217      5F686F6C 
ARM GAS  /tmp/cccXxiqO.s 			page 15


 217      65733A20 
 217      6D656D20 
 217      3C207261 
 218 0086 0000     		.align	2
 219              	.LC4:
 220 0088 706C7567 		.ascii	"plug_holes: mem->used == 0\000"
 220      5F686F6C 
 220      65733A20 
 220      6D656D2D 
 220      3E757365 
 221 00a3 00       		.align	2
 222              	.LC5:
 223 00a4 706C7567 		.ascii	"plug_holes: mem->next <= MEM_SIZE_ALIGNED\000"
 223      5F686F6C 
 223      65733A20 
 223      6D656D2D 
 223      3E6E6578 
 224              		.section	.text.plug_holes,"ax",%progbits
 225              		.align	1
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	plug_holes:
 231              	.LVL23:
 232              	.LFB169:
 475:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 233              		.loc 1 475 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 475:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 237              		.loc 1 475 1 is_stmt 0 view .LVU45
 238 0000 38B5     		push	{r3, r4, r5, lr}
 239              	.LCFI1:
 240              		.cfi_def_cfa_offset 16
 241              		.cfi_offset 3, -16
 242              		.cfi_offset 4, -12
 243              		.cfi_offset 5, -8
 244              		.cfi_offset 14, -4
 245 0002 0446     		mov	r4, r0
 476:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *pmem;
 246              		.loc 1 476 3 is_stmt 1 view .LVU46
 477:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 247              		.loc 1 477 3 view .LVU47
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 248              		.loc 1 479 3 view .LVU48
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 249              		.loc 1 479 3 view .LVU49
 250 0004 354B     		ldr	r3, .L34
 251 0006 1B68     		ldr	r3, [r3]
 252 0008 8342     		cmp	r3, r0
 253 000a 40D8     		bhi	.L28
 254              	.LVL24:
 255              	.L19:
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 256              		.loc 1 479 3 discriminator 3 view .LVU50
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
ARM GAS  /tmp/cccXxiqO.s 			page 16


 257              		.loc 1 479 3 discriminator 3 view .LVU51
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 258              		.loc 1 480 3 discriminator 3 view .LVU52
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 259              		.loc 1 480 3 discriminator 3 view .LVU53
 260 000c 344B     		ldr	r3, .L34+4
 261 000e 1B68     		ldr	r3, [r3]
 262 0010 A342     		cmp	r3, r4
 263 0012 44D9     		bls	.L29
 264              	.L20:
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 265              		.loc 1 480 3 discriminator 3 view .LVU54
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 266              		.loc 1 480 3 discriminator 3 view .LVU55
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 267              		.loc 1 481 3 discriminator 3 view .LVU56
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 268              		.loc 1 481 3 discriminator 3 view .LVU57
 269 0014 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 270 0016 002B     		cmp	r3, #0
 271 0018 49D1     		bne	.L30
 272              	.L21:
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 273              		.loc 1 481 3 discriminator 3 view .LVU58
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 274              		.loc 1 481 3 discriminator 3 view .LVU59
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 275              		.loc 1 484 3 discriminator 3 view .LVU60
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 276              		.loc 1 484 3 discriminator 3 view .LVU61
 277 001a 2388     		ldrh	r3, [r4]
 278 001c B3F5205F 		cmp	r3, #10240
 279 0020 4DD8     		bhi	.L31
 280              	.L22:
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 281              		.loc 1 484 3 discriminator 3 view .LVU62
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 282              		.loc 1 484 3 discriminator 3 view .LVU63
 486:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 283              		.loc 1 486 3 discriminator 3 view .LVU64
 486:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 284              		.loc 1 486 10 is_stmt 0 discriminator 3 view .LVU65
 285 0022 2088     		ldrh	r0, [r4]
 286 0024 FFF7FEFF 		bl	ptr_to_mem
 287              	.LVL25:
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 288              		.loc 1 487 3 is_stmt 1 discriminator 3 view .LVU66
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 289              		.loc 1 487 6 is_stmt 0 discriminator 3 view .LVU67
 290 0028 8442     		cmp	r4, r0
 291 002a 16D0     		beq	.L23
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 292              		.loc 1 487 26 discriminator 1 view .LVU68
 293 002c 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 294              		.loc 1 487 19 discriminator 1 view .LVU69
 295 002e A3B9     		cbnz	r3, .L23
ARM GAS  /tmp/cccXxiqO.s 			page 17


 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 296              		.loc 1 487 57 discriminator 2 view .LVU70
 297 0030 2B4B     		ldr	r3, .L34+4
 298 0032 1B68     		ldr	r3, [r3]
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 299              		.loc 1 487 38 discriminator 2 view .LVU71
 300 0034 8342     		cmp	r3, r0
 301 0036 10D0     		beq	.L23
 489:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 302              		.loc 1 489 5 is_stmt 1 view .LVU72
 489:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 303              		.loc 1 489 15 is_stmt 0 view .LVU73
 304 0038 2A4B     		ldr	r3, .L34+8
 305 003a 1B68     		ldr	r3, [r3]
 489:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 306              		.loc 1 489 8 view .LVU74
 307 003c 8342     		cmp	r3, r0
 308 003e 46D0     		beq	.L32
 309              	.L24:
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 310              		.loc 1 492 5 is_stmt 1 view .LVU75
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 311              		.loc 1 492 21 is_stmt 0 view .LVU76
 312 0040 0388     		ldrh	r3, [r0]
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 313              		.loc 1 492 15 view .LVU77
 314 0042 2380     		strh	r3, [r4]	@ movhi
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 315              		.loc 1 493 5 is_stmt 1 view .LVU78
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 316              		.loc 1 493 13 is_stmt 0 view .LVU79
 317 0044 0088     		ldrh	r0, [r0]
 318              	.LVL26:
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 319              		.loc 1 493 8 view .LVU80
 320 0046 B0F5205F 		cmp	r0, #10240
 321 004a 06D0     		beq	.L23
 494:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 322              		.loc 1 494 7 is_stmt 1 view .LVU81
 323 004c FFF7FEFF 		bl	ptr_to_mem
 324              	.LVL27:
 325 0050 0546     		mov	r5, r0
 494:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 326              		.loc 1 494 38 is_stmt 0 view .LVU82
 327 0052 2046     		mov	r0, r4
 328 0054 FFF7FEFF 		bl	mem_to_ptr
 329              	.LVL28:
 494:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 330              		.loc 1 494 36 view .LVU83
 331 0058 6880     		strh	r0, [r5, #2]	@ movhi
 332              	.L23:
 499:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 333              		.loc 1 499 3 is_stmt 1 view .LVU84
 499:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 334              		.loc 1 499 10 is_stmt 0 view .LVU85
 335 005a 6088     		ldrh	r0, [r4, #2]
 336 005c FFF7FEFF 		bl	ptr_to_mem
ARM GAS  /tmp/cccXxiqO.s 			page 18


 337              	.LVL29:
 338 0060 0546     		mov	r5, r0
 339              	.LVL30:
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 340              		.loc 1 500 3 is_stmt 1 view .LVU86
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 341              		.loc 1 500 6 is_stmt 0 view .LVU87
 342 0062 8442     		cmp	r4, r0
 343 0064 12D0     		beq	.L18
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 344              		.loc 1 500 26 discriminator 1 view .LVU88
 345 0066 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 346              		.loc 1 500 19 discriminator 1 view .LVU89
 347 0068 83B9     		cbnz	r3, .L18
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 348              		.loc 1 502 5 is_stmt 1 view .LVU90
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 349              		.loc 1 502 15 is_stmt 0 view .LVU91
 350 006a 1E4B     		ldr	r3, .L34+8
 351 006c 1B68     		ldr	r3, [r3]
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 352              		.loc 1 502 8 view .LVU92
 353 006e A342     		cmp	r3, r4
 354 0070 30D0     		beq	.L33
 355              	.L26:
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 356              		.loc 1 505 5 is_stmt 1 view .LVU93
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 357              		.loc 1 505 21 is_stmt 0 view .LVU94
 358 0072 2388     		ldrh	r3, [r4]
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 359              		.loc 1 505 16 view .LVU95
 360 0074 2B80     		strh	r3, [r5]	@ movhi
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 361              		.loc 1 506 5 is_stmt 1 view .LVU96
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 362              		.loc 1 506 12 is_stmt 0 view .LVU97
 363 0076 2088     		ldrh	r0, [r4]
 364              	.LVL31:
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 365              		.loc 1 506 8 view .LVU98
 366 0078 B0F5205F 		cmp	r0, #10240
 367 007c 06D0     		beq	.L18
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 368              		.loc 1 507 7 is_stmt 1 view .LVU99
 369 007e FFF7FEFF 		bl	ptr_to_mem
 370              	.LVL32:
 371 0082 0446     		mov	r4, r0
 372              	.LVL33:
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 373              		.loc 1 507 37 is_stmt 0 view .LVU100
 374 0084 2846     		mov	r0, r5
 375 0086 FFF7FEFF 		bl	mem_to_ptr
 376              	.LVL34:
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 377              		.loc 1 507 35 view .LVU101
ARM GAS  /tmp/cccXxiqO.s 			page 19


 378 008a 6080     		strh	r0, [r4, #2]	@ movhi
 379              	.L18:
 510:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 380              		.loc 1 510 1 view .LVU102
 381 008c 38BD     		pop	{r3, r4, r5, pc}
 382              	.LVL35:
 383              	.L28:
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 384              		.loc 1 479 3 is_stmt 1 discriminator 1 view .LVU103
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 385              		.loc 1 479 3 discriminator 1 view .LVU104
 386 008e 164B     		ldr	r3, .L34+12
 387 0090 40F2DF12 		movw	r2, #479
 388 0094 1549     		ldr	r1, .L34+16
 389 0096 1648     		ldr	r0, .L34+20
 390              	.LVL36:
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 391              		.loc 1 479 3 is_stmt 0 discriminator 1 view .LVU105
 392 0098 FFF7FEFF 		bl	printf
 393              	.LVL37:
 394 009c B6E7     		b	.L19
 395              	.L29:
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 396              		.loc 1 480 3 is_stmt 1 discriminator 1 view .LVU106
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 397              		.loc 1 480 3 discriminator 1 view .LVU107
 398 009e 124B     		ldr	r3, .L34+12
 399 00a0 4FF4F072 		mov	r2, #480
 400 00a4 1349     		ldr	r1, .L34+24
 401 00a6 1248     		ldr	r0, .L34+20
 402 00a8 FFF7FEFF 		bl	printf
 403              	.LVL38:
 404 00ac B2E7     		b	.L20
 405              	.L30:
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 406              		.loc 1 481 3 discriminator 1 view .LVU108
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 407              		.loc 1 481 3 discriminator 1 view .LVU109
 408 00ae 0E4B     		ldr	r3, .L34+12
 409 00b0 40F2E112 		movw	r2, #481
 410 00b4 1049     		ldr	r1, .L34+28
 411 00b6 0E48     		ldr	r0, .L34+20
 412 00b8 FFF7FEFF 		bl	printf
 413              	.LVL39:
 414 00bc ADE7     		b	.L21
 415              	.L31:
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 416              		.loc 1 484 3 discriminator 1 view .LVU110
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 417              		.loc 1 484 3 discriminator 1 view .LVU111
 418 00be 0A4B     		ldr	r3, .L34+12
 419 00c0 4FF4F272 		mov	r2, #484
 420 00c4 0D49     		ldr	r1, .L34+32
 421 00c6 0A48     		ldr	r0, .L34+20
 422 00c8 FFF7FEFF 		bl	printf
 423              	.LVL40:
 424 00cc A9E7     		b	.L22
ARM GAS  /tmp/cccXxiqO.s 			page 20


 425              	.LVL41:
 426              	.L32:
 490:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 427              		.loc 1 490 7 view .LVU112
 490:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 428              		.loc 1 490 13 is_stmt 0 view .LVU113
 429 00ce 054B     		ldr	r3, .L34+8
 430 00d0 1C60     		str	r4, [r3]
 431 00d2 B5E7     		b	.L24
 432              	.LVL42:
 433              	.L33:
 503:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 434              		.loc 1 503 7 is_stmt 1 view .LVU114
 503:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 435              		.loc 1 503 13 is_stmt 0 view .LVU115
 436 00d4 034B     		ldr	r3, .L34+8
 437 00d6 1860     		str	r0, [r3]
 438 00d8 CBE7     		b	.L26
 439              	.L35:
 440 00da 00BF     		.align	2
 441              	.L34:
 442 00dc 00000000 		.word	.LANCHOR0
 443 00e0 00000000 		.word	.LANCHOR1
 444 00e4 00000000 		.word	.LANCHOR2
 445 00e8 00000000 		.word	.LC0
 446 00ec 2C000000 		.word	.LC1
 447 00f0 44000000 		.word	.LC2
 448 00f4 6C000000 		.word	.LC3
 449 00f8 88000000 		.word	.LC4
 450 00fc A4000000 		.word	.LC5
 451              		.cfi_endproc
 452              	.LFE169:
 454              		.section	.text.mem_init,"ax",%progbits
 455              		.align	1
 456              		.global	mem_init
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	mem_init:
 462              	.LFB170:
 517:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 463              		.loc 1 517 1 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 0
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 467 0000 38B5     		push	{r3, r4, r5, lr}
 468              	.LCFI2:
 469              		.cfi_def_cfa_offset 16
 470              		.cfi_offset 3, -16
 471              		.cfi_offset 4, -12
 472              		.cfi_offset 5, -8
 473              		.cfi_offset 14, -4
 518:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 474              		.loc 1 518 3 view .LVU117
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 475              		.loc 1 520 3 view .LVU118
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
ARM GAS  /tmp/cccXxiqO.s 			page 21


 476              		.loc 1 520 3 view .LVU119
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 477              		.loc 1 520 3 view .LVU120
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 478              		.loc 1 520 3 view .LVU121
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 479              		.loc 1 524 3 view .LVU122
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 480              		.loc 1 524 17 is_stmt 0 view .LVU123
 481 0002 0B4C     		ldr	r4, .L38
 482 0004 24F00304 		bic	r4, r4, #3
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 483              		.loc 1 524 7 view .LVU124
 484 0008 0A4B     		ldr	r3, .L38+4
 485 000a 1C60     		str	r4, [r3]
 526:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->next = MEM_SIZE_ALIGNED;
 486              		.loc 1 526 3 is_stmt 1 view .LVU125
 487              	.LVL43:
 527:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 488              		.loc 1 527 3 view .LVU126
 527:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 489              		.loc 1 527 13 is_stmt 0 view .LVU127
 490 000c 4FF42055 		mov	r5, #10240
 491 0010 2580     		strh	r5, [r4]	@ movhi
 528:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 492              		.loc 1 528 3 is_stmt 1 view .LVU128
 528:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 493              		.loc 1 528 13 is_stmt 0 view .LVU129
 494 0012 0023     		movs	r3, #0
 495 0014 6380     		strh	r3, [r4, #2]	@ movhi
 529:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 496              		.loc 1 529 3 is_stmt 1 view .LVU130
 529:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 497              		.loc 1 529 13 is_stmt 0 view .LVU131
 498 0016 2371     		strb	r3, [r4, #4]
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 499              		.loc 1 531 3 is_stmt 1 view .LVU132
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 500              		.loc 1 531 13 is_stmt 0 view .LVU133
 501 0018 2846     		mov	r0, r5
 502 001a FFF7FEFF 		bl	ptr_to_mem
 503              	.LVL44:
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 504              		.loc 1 531 11 view .LVU134
 505 001e 064B     		ldr	r3, .L38+8
 506 0020 1860     		str	r0, [r3]
 532:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 507              		.loc 1 532 3 is_stmt 1 view .LVU135
 532:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 508              		.loc 1 532 17 is_stmt 0 view .LVU136
 509 0022 0123     		movs	r3, #1
 510 0024 0371     		strb	r3, [r0, #4]
 533:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 511              		.loc 1 533 3 is_stmt 1 view .LVU137
 533:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 512              		.loc 1 533 17 is_stmt 0 view .LVU138
 513 0026 0580     		strh	r5, [r0]	@ movhi
ARM GAS  /tmp/cccXxiqO.s 			page 22


 534:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 514              		.loc 1 534 3 is_stmt 1 view .LVU139
 534:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 515              		.loc 1 534 17 is_stmt 0 view .LVU140
 516 0028 4580     		strh	r5, [r0, #2]	@ movhi
 535:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 517              		.loc 1 535 15 is_stmt 1 view .LVU141
 538:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 518              		.loc 1 538 3 view .LVU142
 538:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 519              		.loc 1 538 9 is_stmt 0 view .LVU143
 520 002a 044B     		ldr	r3, .L38+12
 521 002c 1C60     		str	r4, [r3]
 540:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 522              		.loc 1 540 43 is_stmt 1 view .LVU144
 542:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 523              		.loc 1 542 3 view .LVU145
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 524              		.loc 1 543 5 view .LVU146
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 525              		.loc 1 543 5 view .LVU147
 545:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 526              		.loc 1 545 1 is_stmt 0 view .LVU148
 527 002e 38BD     		pop	{r3, r4, r5, pc}
 528              	.LVL45:
 529              	.L39:
 545:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 530              		.loc 1 545 1 view .LVU149
 531              		.align	2
 532              	.L38:
 533 0030 03000000 		.word	ram_heap+3
 534 0034 00000000 		.word	.LANCHOR0
 535 0038 00000000 		.word	.LANCHOR1
 536 003c 00000000 		.word	.LANCHOR2
 537              		.cfi_endproc
 538              	.LFE170:
 540              		.section	.rodata.mem_free.str1.4,"aMS",%progbits,1
 541              		.align	2
 542              	.LC6:
 543 0000 6D656D5F 		.ascii	"mem_free: sanity check alignment\000"
 543      66726565 
 543      3A207361 
 543      6E697479 
 543      20636865 
 544 0021 000000   		.align	2
 545              	.LC7:
 546 0024 6D656D5F 		.ascii	"mem_free: illegal memory\000"
 546      66726565 
 546      3A20696C 
 546      6C656761 
 546      6C206D65 
 547 003d 000000   		.align	2
 548              	.LC8:
 549 0040 6D656D5F 		.ascii	"mem_free: illegal memory: double free\000"
 549      66726565 
 549      3A20696C 
 549      6C656761 
ARM GAS  /tmp/cccXxiqO.s 			page 23


 549      6C206D65 
 550 0066 0000     		.align	2
 551              	.LC9:
 552 0068 6D656D5F 		.ascii	"mem_free: illegal memory: non-linked: double free\000"
 552      66726565 
 552      3A20696C 
 552      6C656761 
 552      6C206D65 
 553              		.section	.text.mem_free,"ax",%progbits
 554              		.align	1
 555              		.global	mem_free
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 560              	mem_free:
 561              	.LVL46:
 562              	.LFB172:
 565:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 566:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_CHECK
 567:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 568:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_sanity(void)
 569:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 570:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 571:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t last_used;
 572:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 573:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* begin with first element here */
 574:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)ram;
 575:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 576:Middlewares/Third_Party/LwIP/src/core/mem.c ****   last_used = mem->used;
 577:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 578:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 579:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(m
 580:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 581:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* check all elements before the end of the heap */
 582:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (mem = ptr_to_mem(mem->next);
 583:Middlewares/Third_Party/LwIP/src/core/mem.c ****        ((u8_t *)mem > ram) && (mem < ram_end);
 584:Middlewares/Third_Party/LwIP/src/core/mem.c ****        mem = ptr_to_mem(mem->next)) {
 585:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 586:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 587:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 588:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem
 589:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem
 590:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 591:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (last_used == 0) {
 592:Middlewares/Third_Party/LwIP/src/core/mem.c ****       /* 2 unused elements in a row? */
 593:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("heap element unused?", mem->used == 1);
 594:Middlewares/Third_Party/LwIP/src/core/mem.c ****     } else {
 595:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 596:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 597:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 598:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 599:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 600:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* used/unused altering */
 601:Middlewares/Third_Party/LwIP/src/core/mem.c ****     last_used = mem->used;
 602:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 603:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 604:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element used valid", mem->used == 1);
ARM GAS  /tmp/cccXxiqO.s 			page 24


 605:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 606:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 607:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 608:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_CHECK */
 609:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 610:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 611:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Put a struct mem back on the heap
 612:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 613:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem is the data portion of a struct mem as returned by a previous
 614:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *             call to mem_malloc()
 615:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 616:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 617:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 618:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 563              		.loc 1 618 1 is_stmt 1 view -0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 0
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 619:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 567              		.loc 1 619 3 view .LVU151
 620:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_DECL_PROTECT();
 568              		.loc 1 620 31 view .LVU152
 621:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 622:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (rmem == NULL) {
 569              		.loc 1 622 3 view .LVU153
 570              		.loc 1 622 6 is_stmt 0 view .LVU154
 571 0000 0028     		cmp	r0, #0
 572 0002 44D0     		beq	.L49
 618:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 573              		.loc 1 618 1 view .LVU155
 574 0004 38B5     		push	{r3, r4, r5, lr}
 575              	.LCFI3:
 576              		.cfi_def_cfa_offset 16
 577              		.cfi_offset 3, -16
 578              		.cfi_offset 4, -12
 579              		.cfi_offset 5, -8
 580              		.cfi_offset 14, -4
 581 0006 0446     		mov	r4, r0
 623:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was call
 624:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 625:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 626:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 582              		.loc 1 626 3 is_stmt 1 view .LVU156
 583              		.loc 1 626 6 is_stmt 0 view .LVU157
 584 0008 10F0030F 		tst	r0, #3
 585 000c 1FD1     		bne	.L52
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 628:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 629:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 631:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 632:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 633:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 634:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem: */
 635:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 636:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 586              		.loc 1 636 3 is_stmt 1 view .LVU158
ARM GAS  /tmp/cccXxiqO.s 			page 25


 587              		.loc 1 636 7 is_stmt 0 view .LVU159
 588 000e A0F10805 		sub	r5, r0, #8
 589              	.LVL47:
 637:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 638:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 590              		.loc 1 638 3 is_stmt 1 view .LVU160
 591              		.loc 1 638 19 is_stmt 0 view .LVU161
 592 0012 1F4B     		ldr	r3, .L55
 593 0014 1B68     		ldr	r3, [r3]
 594              		.loc 1 638 6 view .LVU162
 595 0016 AB42     		cmp	r3, r5
 596 0018 21D8     		bhi	.L43
 597              		.loc 1 638 41 discriminator 1 view .LVU163
 598 001a 00F10C03 		add	r3, r0, #12
 599              		.loc 1 638 62 discriminator 1 view .LVU164
 600 001e 1D4A     		ldr	r2, .L55+4
 601 0020 1268     		ldr	r2, [r2]
 602              		.loc 1 638 25 discriminator 1 view .LVU165
 603 0022 9342     		cmp	r3, r2
 604 0024 1BD8     		bhi	.L43
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 640:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 641:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 643:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 644:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 645:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 646:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_element(mem);
 647:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 648:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 649:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_PROTECT();
 605              		.loc 1 649 26 is_stmt 1 view .LVU166
 650:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* mem has to be in a used state */
 651:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (!mem->used) {
 606              		.loc 1 651 3 view .LVU167
 607              		.loc 1 651 11 is_stmt 0 view .LVU168
 608 0026 10F8043C 		ldrb	r3, [r0, #-4]	@ zero_extendqisi2
 609              		.loc 1 651 6 view .LVU169
 610 002a 03B3     		cbz	r3, .L53
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 653:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 654:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
 655:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 658:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 659:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 660:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (!mem_link_valid(mem)) {
 611              		.loc 1 660 3 is_stmt 1 view .LVU170
 612              		.loc 1 660 8 is_stmt 0 view .LVU171
 613 002c 2846     		mov	r0, r5
 614              	.LVL48:
 615              		.loc 1 660 8 view .LVU172
 616 002e FFF7FEFF 		bl	mem_link_valid
 617              	.LVL49:
 618              		.loc 1 660 6 view .LVU173
 619 0032 20B3     		cbz	r0, .L54
ARM GAS  /tmp/cccXxiqO.s 			page 26


 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 662:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 663:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double f
 664:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 666:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 667:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 668:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 669:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* mem is now unused. */
 670:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 620              		.loc 1 670 3 is_stmt 1 view .LVU174
 621              		.loc 1 670 13 is_stmt 0 view .LVU175
 622 0034 0023     		movs	r3, #0
 623 0036 04F8043C 		strb	r3, [r4, #-4]
 671:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 672:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem < lfree) {
 624              		.loc 1 672 3 is_stmt 1 view .LVU176
 625              		.loc 1 672 11 is_stmt 0 view .LVU177
 626 003a 174B     		ldr	r3, .L55+8
 627 003c 1B68     		ldr	r3, [r3]
 628              		.loc 1 672 6 view .LVU178
 629 003e AB42     		cmp	r3, r5
 630 0040 01D9     		bls	.L47
 673:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 674:Middlewares/Third_Party/LwIP/src/core/mem.c ****     lfree = mem;
 631              		.loc 1 674 5 is_stmt 1 view .LVU179
 632              		.loc 1 674 11 is_stmt 0 view .LVU180
 633 0042 154B     		ldr	r3, .L55+8
 634 0044 1D60     		str	r5, [r3]
 635              	.L47:
 675:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 676:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 677:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 636              		.loc 1 677 74 is_stmt 1 view .LVU181
 678:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 679:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* finally, see if prev or next are free also */
 680:Middlewares/Third_Party/LwIP/src/core/mem.c ****   plug_holes(mem);
 637              		.loc 1 680 3 view .LVU182
 638 0046 2846     		mov	r0, r5
 639 0048 FFF7FEFF 		bl	plug_holes
 640              	.LVL50:
 681:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 641              		.loc 1 681 15 view .LVU183
 682:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 683:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_free_count = 1;
 684:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 685:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_UNPROTECT();
 642              		.loc 1 685 28 view .LVU184
 643 004c 0EE0     		b	.L40
 644              	.LVL51:
 645              	.L52:
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 646              		.loc 1 627 5 discriminator 1 view .LVU185
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 647              		.loc 1 627 5 discriminator 1 view .LVU186
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 648              		.loc 1 627 5 discriminator 1 view .LVU187
ARM GAS  /tmp/cccXxiqO.s 			page 27


 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 649              		.loc 1 627 5 discriminator 1 view .LVU188
 650 004e 134B     		ldr	r3, .L55+12
 651 0050 40F27322 		movw	r2, #627
 652 0054 1249     		ldr	r1, .L55+16
 653 0056 1348     		ldr	r0, .L55+20
 654              	.LVL52:
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 655              		.loc 1 627 5 is_stmt 0 discriminator 1 view .LVU189
 656 0058 FFF7FEFF 		bl	printf
 657              	.LVL53:
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 658              		.loc 1 627 5 is_stmt 1 discriminator 1 view .LVU190
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 659              		.loc 1 627 5 discriminator 1 view .LVU191
 628:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 660              		.loc 1 628 91 discriminator 1 view .LVU192
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 661              		.loc 1 630 5 discriminator 1 view .LVU193
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 662              		.loc 1 630 5 discriminator 1 view .LVU194
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 663              		.loc 1 630 5 discriminator 1 view .LVU195
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 664              		.loc 1 630 5 discriminator 1 view .LVU196
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 665              		.loc 1 630 5 discriminator 1 view .LVU197
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 666              		.loc 1 630 5 discriminator 1 view .LVU198
 631:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 667              		.loc 1 631 5 discriminator 1 view .LVU199
 668 005c 06E0     		b	.L40
 669              	.LVL54:
 670              	.L43:
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 671              		.loc 1 639 5 discriminator 1 view .LVU200
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 672              		.loc 1 639 5 discriminator 1 view .LVU201
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 673              		.loc 1 639 5 discriminator 1 view .LVU202
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 674              		.loc 1 639 5 discriminator 1 view .LVU203
 675 005e 0F4B     		ldr	r3, .L55+12
 676 0060 40F27F22 		movw	r2, #639
 677 0064 1049     		ldr	r1, .L55+24
 678 0066 0F48     		ldr	r0, .L55+20
 679              	.LVL55:
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 680              		.loc 1 639 5 is_stmt 0 discriminator 1 view .LVU204
 681 0068 FFF7FEFF 		bl	printf
 682              	.LVL56:
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 683              		.loc 1 639 5 is_stmt 1 discriminator 1 view .LVU205
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 684              		.loc 1 639 5 discriminator 1 view .LVU206
 640:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 685              		.loc 1 640 83 discriminator 1 view .LVU207
ARM GAS  /tmp/cccXxiqO.s 			page 28


 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 686              		.loc 1 642 5 discriminator 1 view .LVU208
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 687              		.loc 1 642 5 discriminator 1 view .LVU209
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 688              		.loc 1 642 5 discriminator 1 view .LVU210
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 689              		.loc 1 642 5 discriminator 1 view .LVU211
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 690              		.loc 1 642 5 discriminator 1 view .LVU212
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 691              		.loc 1 642 5 discriminator 1 view .LVU213
 643:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 692              		.loc 1 643 5 discriminator 1 view .LVU214
 693              	.L40:
 686:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 694              		.loc 1 686 1 is_stmt 0 view .LVU215
 695 006c 38BD     		pop	{r3, r4, r5, pc}
 696              	.LVL57:
 697              	.L53:
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 698              		.loc 1 652 5 is_stmt 1 discriminator 1 view .LVU216
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 699              		.loc 1 652 5 discriminator 1 view .LVU217
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 700              		.loc 1 652 5 discriminator 1 view .LVU218
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 701              		.loc 1 652 5 discriminator 1 view .LVU219
 702 006e 0B4B     		ldr	r3, .L55+12
 703 0070 4FF42372 		mov	r2, #652
 704 0074 0D49     		ldr	r1, .L55+28
 705 0076 0B48     		ldr	r0, .L55+20
 706              	.LVL58:
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 707              		.loc 1 652 5 is_stmt 0 discriminator 1 view .LVU220
 708 0078 FFF7FEFF 		bl	printf
 709              	.LVL59:
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 710              		.loc 1 652 5 is_stmt 1 discriminator 1 view .LVU221
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 711              		.loc 1 652 5 discriminator 1 view .LVU222
 653:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
 712              		.loc 1 653 30 discriminator 1 view .LVU223
 654:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 713              		.loc 1 654 97 discriminator 1 view .LVU224
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 714              		.loc 1 656 5 discriminator 1 view .LVU225
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 715              		.loc 1 656 5 discriminator 1 view .LVU226
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 716              		.loc 1 656 5 discriminator 1 view .LVU227
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 717              		.loc 1 656 5 discriminator 1 view .LVU228
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 718              		.loc 1 656 5 discriminator 1 view .LVU229
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 719              		.loc 1 656 5 discriminator 1 view .LVU230
ARM GAS  /tmp/cccXxiqO.s 			page 29


 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 720              		.loc 1 657 5 discriminator 1 view .LVU231
 721 007c F6E7     		b	.L40
 722              	.L54:
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 723              		.loc 1 661 5 discriminator 1 view .LVU232
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 724              		.loc 1 661 5 discriminator 1 view .LVU233
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 725              		.loc 1 661 5 discriminator 1 view .LVU234
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 726              		.loc 1 661 5 discriminator 1 view .LVU235
 727 007e 074B     		ldr	r3, .L55+12
 728 0080 40F29522 		movw	r2, #661
 729 0084 0A49     		ldr	r1, .L55+32
 730 0086 0748     		ldr	r0, .L55+20
 731 0088 FFF7FEFF 		bl	printf
 732              	.LVL60:
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 733              		.loc 1 661 5 discriminator 1 view .LVU236
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 734              		.loc 1 661 5 discriminator 1 view .LVU237
 662:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double f
 735              		.loc 1 662 30 discriminator 1 view .LVU238
 663:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 736              		.loc 1 663 109 discriminator 1 view .LVU239
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 737              		.loc 1 665 5 discriminator 1 view .LVU240
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 738              		.loc 1 665 5 discriminator 1 view .LVU241
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 739              		.loc 1 665 5 discriminator 1 view .LVU242
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 740              		.loc 1 665 5 discriminator 1 view .LVU243
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 741              		.loc 1 665 5 discriminator 1 view .LVU244
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 742              		.loc 1 665 5 discriminator 1 view .LVU245
 666:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 743              		.loc 1 666 5 discriminator 1 view .LVU246
 744 008c EEE7     		b	.L40
 745              	.LVL61:
 746              	.L49:
 747              	.LCFI4:
 748              		.cfi_def_cfa_offset 0
 749              		.cfi_restore 3
 750              		.cfi_restore 4
 751              		.cfi_restore 5
 752              		.cfi_restore 14
 666:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 753              		.loc 1 666 5 is_stmt 0 discriminator 1 view .LVU247
 754 008e 7047     		bx	lr
 755              	.L56:
 756              		.align	2
 757              	.L55:
 758 0090 00000000 		.word	.LANCHOR0
 759 0094 00000000 		.word	.LANCHOR1
ARM GAS  /tmp/cccXxiqO.s 			page 30


 760 0098 00000000 		.word	.LANCHOR2
 761 009c 00000000 		.word	.LC0
 762 00a0 00000000 		.word	.LC6
 763 00a4 44000000 		.word	.LC2
 764 00a8 24000000 		.word	.LC7
 765 00ac 40000000 		.word	.LC8
 766 00b0 68000000 		.word	.LC9
 767              		.cfi_endproc
 768              	.LFE172:
 770              		.section	.rodata.mem_trim.str1.4,"aMS",%progbits,1
 771              		.align	2
 772              	.LC10:
 773 0000 6D656D5F 		.ascii	"mem_trim: legal memory\000"
 773      7472696D 
 773      3A206C65 
 773      67616C20 
 773      6D656D6F 
 774 0017 00       		.align	2
 775              	.LC11:
 776 0018 6D656D5F 		.ascii	"mem_trim can only shrink memory\000"
 776      7472696D 
 776      2063616E 
 776      206F6E6C 
 776      79207368 
 777              		.align	2
 778              	.LC12:
 779 0038 696E7661 		.ascii	"invalid next ptr\000"
 779      6C696420 
 779      6E657874 
 779      20707472 
 779      00
 780              		.section	.text.mem_trim,"ax",%progbits
 781              		.align	1
 782              		.global	mem_trim
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 787              	mem_trim:
 788              	.LVL62:
 789              	.LFB173:
 687:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 688:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 689:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Shrink memory returned by mem_malloc().
 690:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 691:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem pointer to memory allocated by mem_malloc the is to be shrinked
 692:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param new_size required size after shrinking (needs to be smaller than or
 693:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *                equal to the previous size)
 694:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return for compatibility reasons: is always == rmem, at the moment
 695:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         or NULL if newsize is > old size, in which case rmem is NOT touched
 696:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         or freed!
 697:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 698:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 699:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_trim(void *rmem, mem_size_t new_size)
 700:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 790              		.loc 1 700 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cccXxiqO.s 			page 31


 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		.loc 1 700 1 is_stmt 0 view .LVU249
 795 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 796              	.LCFI5:
 797              		.cfi_def_cfa_offset 32
 798              		.cfi_offset 3, -32
 799              		.cfi_offset 4, -28
 800              		.cfi_offset 5, -24
 801              		.cfi_offset 6, -20
 802              		.cfi_offset 7, -16
 803              		.cfi_offset 8, -12
 804              		.cfi_offset 9, -8
 805              		.cfi_offset 14, -4
 806 0004 0546     		mov	r5, r0
 701:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t size, newsize;
 807              		.loc 1 701 3 is_stmt 1 view .LVU250
 702:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2;
 808              		.loc 1 702 3 view .LVU251
 703:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem, *mem2;
 809              		.loc 1 703 3 view .LVU252
 704:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
 705:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_DECL_PROTECT();
 810              		.loc 1 705 31 view .LVU253
 706:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 707:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Expand the size of the allocated memory region so that we can
 708:Middlewares/Third_Party/LwIP/src/core/mem.c ****      adjust for alignment. */
 709:Middlewares/Third_Party/LwIP/src/core/mem.c ****   newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 811              		.loc 1 709 3 view .LVU254
 812              		.loc 1 709 25 is_stmt 0 view .LVU255
 813 0006 CC1C     		adds	r4, r1, #3
 814 0008 A4B2     		uxth	r4, r4
 815              		.loc 1 709 11 view .LVU256
 816 000a 24F00304 		bic	r4, r4, #3
 817 000e A4B2     		uxth	r4, r4
 818              	.LVL63:
 710:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize < MIN_SIZE_ALIGNED) {
 819              		.loc 1 710 3 is_stmt 1 view .LVU257
 820              		.loc 1 710 6 is_stmt 0 view .LVU258
 821 0010 0B2C     		cmp	r4, #11
 822 0012 00D8     		bhi	.L58
 711:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* every data block must be at least MIN_SIZE_ALIGNED long */
 712:Middlewares/Third_Party/LwIP/src/core/mem.c ****     newsize = MIN_SIZE_ALIGNED;
 823              		.loc 1 712 13 view .LVU259
 824 0014 0C24     		movs	r4, #12
 825              	.LVL64:
 826              	.L58:
 713:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 714:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 715:Middlewares/Third_Party/LwIP/src/core/mem.c ****   newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 716:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 717:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 827              		.loc 1 717 3 is_stmt 1 view .LVU260
 828              		.loc 1 717 48 is_stmt 0 view .LVU261
 829 0016 8C42     		cmp	r4, r1
 830 0018 2CBF     		ite	cs
 831 001a 0021     		movcs	r1, #0
 832              	.LVL65:
ARM GAS  /tmp/cccXxiqO.s 			page 32


 833              		.loc 1 717 48 view .LVU262
 834 001c 0121     		movcc	r1, #1
 835              		.loc 1 717 36 view .LVU263
 836 001e B4F5205F 		cmp	r4, #10240
 837 0022 88BF     		it	hi
 838 0024 41F00101 		orrhi	r1, r1, #1
 839              		.loc 1 717 6 view .LVU264
 840 0028 0029     		cmp	r1, #0
 841 002a 40F09580 		bne	.L69
 718:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 720:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 721:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 842              		.loc 1 721 3 is_stmt 1 view .LVU265
 843              		.loc 1 721 3 view .LVU266
 844 002e 4D4B     		ldr	r3, .L76
 845 0030 1B68     		ldr	r3, [r3]
 846 0032 AB42     		cmp	r3, r5
 847 0034 03D8     		bhi	.L60
 848              		.loc 1 721 3 is_stmt 0 discriminator 2 view .LVU267
 849 0036 4C4B     		ldr	r3, .L76+4
 850 0038 1B68     		ldr	r3, [r3]
 851 003a AB42     		cmp	r3, r5
 852 003c 06D8     		bhi	.L61
 853              	.L60:
 854              		.loc 1 721 3 is_stmt 1 discriminator 3 view .LVU268
 855              		.loc 1 721 3 discriminator 3 view .LVU269
 856 003e 4B4B     		ldr	r3, .L76+8
 857 0040 40F2D122 		movw	r2, #721
 858 0044 4A49     		ldr	r1, .L76+12
 859 0046 4B48     		ldr	r0, .L76+16
 860              	.LVL66:
 861              		.loc 1 721 3 is_stmt 0 discriminator 3 view .LVU270
 862 0048 FFF7FEFF 		bl	printf
 863              	.LVL67:
 864              	.L61:
 865              		.loc 1 721 3 is_stmt 1 discriminator 5 view .LVU271
 866              		.loc 1 721 3 discriminator 5 view .LVU272
 722:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (u8_t *)rmem < (u8_t *)ram_end);
 723:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 724:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 867              		.loc 1 724 3 discriminator 5 view .LVU273
 868              		.loc 1 724 20 is_stmt 0 discriminator 5 view .LVU274
 869 004c 454B     		ldr	r3, .L76
 870 004e 1B68     		ldr	r3, [r3]
 871              		.loc 1 724 6 discriminator 5 view .LVU275
 872 0050 AB42     		cmp	r3, r5
 873 0052 00F28280 		bhi	.L59
 874              		.loc 1 724 53 discriminator 1 view .LVU276
 875 0056 444B     		ldr	r3, .L76+4
 876 0058 1B68     		ldr	r3, [r3]
 877              		.loc 1 724 34 discriminator 1 view .LVU277
 878 005a AB42     		cmp	r3, r5
 879 005c 7DD9     		bls	.L59
 725:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
 726:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
ARM GAS  /tmp/cccXxiqO.s 			page 33


 728:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 729:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 730:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem ... */
 731:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 732:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 880              		.loc 1 732 3 is_stmt 1 view .LVU278
 881              	.LVL68:
 733:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 734:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_element(mem);
 735:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 736:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and its offset pointer */
 737:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ptr = mem_to_ptr(mem);
 882              		.loc 1 737 3 view .LVU279
 883              		.loc 1 737 9 is_stmt 0 view .LVU280
 884 005e A5F10800 		sub	r0, r5, #8
 885              	.LVL69:
 886              		.loc 1 737 9 view .LVU281
 887 0062 FFF7FEFF 		bl	mem_to_ptr
 888              	.LVL70:
 889              		.loc 1 737 9 view .LVU282
 890 0066 0646     		mov	r6, r0
 891              	.LVL71:
 738:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 739:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 892              		.loc 1 739 3 is_stmt 1 view .LVU283
 893              		.loc 1 739 39 is_stmt 0 view .LVU284
 894 0068 35F8088C 		ldrh	r8, [r5, #-8]
 895              		.loc 1 739 23 view .LVU285
 896 006c A8EB0008 		sub	r8, r8, r0
 897 0070 1FFA88F8 		uxth	r8, r8
 898              		.loc 1 739 8 view .LVU286
 899 0074 A8F10808 		sub	r8, r8, #8
 900 0078 1FFA88F8 		uxth	r8, r8
 901              	.LVL72:
 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 902              		.loc 1 740 3 is_stmt 1 view .LVU287
 903              		.loc 1 740 3 view .LVU288
 904 007c 4445     		cmp	r4, r8
 905 007e 29D8     		bhi	.L72
 906              	.LVL73:
 907              	.L62:
 908              		.loc 1 740 3 discriminator 3 view .LVU289
 909              		.loc 1 740 3 discriminator 3 view .LVU290
 741:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 910              		.loc 1 741 3 discriminator 3 view .LVU291
 911              		.loc 1 741 6 is_stmt 0 discriminator 3 view .LVU292
 912 0080 4445     		cmp	r4, r8
 913 0082 6DD8     		bhi	.L70
 742:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* not supported */
 743:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 744:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 745:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize == size) {
 914              		.loc 1 745 3 is_stmt 1 view .LVU293
 915              		.loc 1 745 6 is_stmt 0 view .LVU294
 916 0084 69D0     		beq	.L59
 746:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* No change in size, simply return */
 747:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
ARM GAS  /tmp/cccXxiqO.s 			page 34


 748:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 749:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 750:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 751:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_PROTECT();
 917              		.loc 1 751 26 is_stmt 1 view .LVU295
 752:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 753:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem2 = ptr_to_mem(mem->next);
 918              		.loc 1 753 3 view .LVU296
 919              		.loc 1 753 10 is_stmt 0 view .LVU297
 920 0086 35F8087C 		ldrh	r7, [r5, #-8]
 921 008a 3846     		mov	r0, r7
 922 008c FFF7FEFF 		bl	ptr_to_mem
 923              	.LVL74:
 924 0090 8146     		mov	r9, r0
 925              	.LVL75:
 754:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem2->used == 0) {
 926              		.loc 1 754 3 is_stmt 1 view .LVU298
 927              		.loc 1 754 11 is_stmt 0 view .LVU299
 928 0092 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 929              		.loc 1 754 6 view .LVU300
 930 0094 002B     		cmp	r3, #0
 931 0096 33D1     		bne	.L63
 932              	.LBB2:
 755:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* The next struct is unused, we can simply move it at little */
 756:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem_size_t next;
 933              		.loc 1 756 5 is_stmt 1 view .LVU301
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 934              		.loc 1 757 5 view .LVU302
 935              		.loc 1 757 5 view .LVU303
 936 0098 B7F5205F 		cmp	r7, #10240
 937 009c 22D0     		beq	.L73
 938              	.LVL76:
 939              	.L64:
 940              		.loc 1 757 5 discriminator 3 view .LVU304
 941              		.loc 1 757 5 discriminator 3 view .LVU305
 758:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 759:Middlewares/Third_Party/LwIP/src/core/mem.c ****     next = mem2->next;
 942              		.loc 1 759 5 discriminator 3 view .LVU306
 943              		.loc 1 759 10 is_stmt 0 discriminator 3 view .LVU307
 944 009e B9F80070 		ldrh	r7, [r9]
 945              	.LVL77:
 760:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* create new struct mem which is moved directly after the shrinked mem */
 761:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 946              		.loc 1 761 5 is_stmt 1 discriminator 3 view .LVU308
 947              		.loc 1 761 49 is_stmt 0 discriminator 3 view .LVU309
 948 00a2 3444     		add	r4, r4, r6
 949              	.LVL78:
 950              		.loc 1 761 49 discriminator 3 view .LVU310
 951 00a4 A4B2     		uxth	r4, r4
 952              		.loc 1 761 10 discriminator 3 view .LVU311
 953 00a6 0834     		adds	r4, r4, #8
 954 00a8 A4B2     		uxth	r4, r4
 955              	.LVL79:
 762:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == mem2) {
 956              		.loc 1 762 5 is_stmt 1 discriminator 3 view .LVU312
 957              		.loc 1 762 15 is_stmt 0 discriminator 3 view .LVU313
 958 00aa 334B     		ldr	r3, .L76+20
ARM GAS  /tmp/cccXxiqO.s 			page 35


 959 00ac 1B68     		ldr	r3, [r3]
 960              		.loc 1 762 8 discriminator 3 view .LVU314
 961 00ae 4B45     		cmp	r3, r9
 962 00b0 20D0     		beq	.L74
 963              	.L65:
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = ptr_to_mem(ptr2);
 764:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 765:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 964              		.loc 1 765 5 is_stmt 1 view .LVU315
 965              		.loc 1 765 12 is_stmt 0 view .LVU316
 966 00b2 2046     		mov	r0, r4
 967 00b4 FFF7FEFF 		bl	ptr_to_mem
 968              	.LVL80:
 766:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->used = 0;
 969              		.loc 1 766 5 is_stmt 1 view .LVU317
 970              		.loc 1 766 16 is_stmt 0 view .LVU318
 971 00b8 0023     		movs	r3, #0
 972 00ba 0371     		strb	r3, [r0, #4]
 767:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* restore the next pointer */
 768:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = next;
 973              		.loc 1 768 5 is_stmt 1 view .LVU319
 974              		.loc 1 768 16 is_stmt 0 view .LVU320
 975 00bc 0780     		strh	r7, [r0]	@ movhi
 769:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* link it back to mem */
 770:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 976              		.loc 1 770 5 is_stmt 1 view .LVU321
 977              		.loc 1 770 16 is_stmt 0 view .LVU322
 978 00be 4680     		strh	r6, [r0, #2]	@ movhi
 771:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* link mem to it */
 772:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 979              		.loc 1 772 5 is_stmt 1 view .LVU323
 980              		.loc 1 772 15 is_stmt 0 view .LVU324
 981 00c0 25F8084C 		strh	r4, [r5, #-8]	@ movhi
 773:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* last thing to restore linked list: as we have moved mem2,
 774:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
 775:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * the end of the heap */
 776:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 982              		.loc 1 776 5 is_stmt 1 view .LVU325
 983              		.loc 1 776 13 is_stmt 0 view .LVU326
 984 00c4 0088     		ldrh	r0, [r0]
 985              	.LVL81:
 986              		.loc 1 776 8 view .LVU327
 987 00c6 B0F5205F 		cmp	r0, #10240
 988 00ca 46D0     		beq	.L59
 777:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 989              		.loc 1 777 7 is_stmt 1 view .LVU328
 990 00cc FFF7FEFF 		bl	ptr_to_mem
 991              	.LVL82:
 992              		.loc 1 777 36 is_stmt 0 view .LVU329
 993 00d0 4480     		strh	r4, [r0, #2]	@ movhi
 994 00d2 42E0     		b	.L59
 995              	.LVL83:
 996              	.L72:
 997              		.loc 1 777 36 view .LVU330
 998              	.LBE2:
 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 999              		.loc 1 740 3 is_stmt 1 discriminator 1 view .LVU331
ARM GAS  /tmp/cccXxiqO.s 			page 36


 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 1000              		.loc 1 740 3 discriminator 1 view .LVU332
 1001 00d4 254B     		ldr	r3, .L76+8
 1002 00d6 4FF43972 		mov	r2, #740
 1003 00da 2849     		ldr	r1, .L76+24
 1004 00dc 2548     		ldr	r0, .L76+16
 1005              	.LVL84:
 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 1006              		.loc 1 740 3 is_stmt 0 discriminator 1 view .LVU333
 1007 00de FFF7FEFF 		bl	printf
 1008              	.LVL85:
 1009 00e2 CDE7     		b	.L62
 1010              	.LVL86:
 1011              	.L73:
 1012              	.LBB3:
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1013              		.loc 1 757 5 is_stmt 1 discriminator 1 view .LVU334
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1014              		.loc 1 757 5 discriminator 1 view .LVU335
 1015 00e4 214B     		ldr	r3, .L76+8
 1016 00e6 40F2F522 		movw	r2, #757
 1017 00ea 2549     		ldr	r1, .L76+28
 1018 00ec 2148     		ldr	r0, .L76+16
 1019              	.LVL87:
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1020              		.loc 1 757 5 is_stmt 0 discriminator 1 view .LVU336
 1021 00ee FFF7FEFF 		bl	printf
 1022              	.LVL88:
 1023 00f2 D4E7     		b	.L64
 1024              	.LVL89:
 1025              	.L74:
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1026              		.loc 1 763 7 is_stmt 1 view .LVU337
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1027              		.loc 1 763 15 is_stmt 0 view .LVU338
 1028 00f4 2046     		mov	r0, r4
 1029 00f6 FFF7FEFF 		bl	ptr_to_mem
 1030              	.LVL90:
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1031              		.loc 1 763 13 view .LVU339
 1032 00fa 1F4B     		ldr	r3, .L76+20
 1033 00fc 1860     		str	r0, [r3]
 1034 00fe D8E7     		b	.L65
 1035              	.LVL91:
 1036              	.L63:
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1037              		.loc 1 763 13 view .LVU340
 1038              	.LBE3:
 778:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 779:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_DEC_USED(used, (size - newsize));
 780:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* no need to plug holes, we've already done that */
 781:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 1039              		.loc 1 781 10 is_stmt 1 view .LVU341
 1040              		.loc 1 781 42 is_stmt 0 view .LVU342
 1041 0100 04F11403 		add	r3, r4, #20
 1042              		.loc 1 781 13 view .LVU343
 1043 0104 4345     		cmp	r3, r8
ARM GAS  /tmp/cccXxiqO.s 			page 37


 1044 0106 28D8     		bhi	.L59
 782:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 783:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * at least MIN_SIZE_ALIGNED of data.
 784:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
 785:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
 786:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
 787:Middlewares/Third_Party/LwIP/src/core/mem.c ****      *       region that couldn't hold data, but when mem->next gets freed,
 788:Middlewares/Third_Party/LwIP/src/core/mem.c ****      *       the 2 regions would be combined, resulting in more free memory */
 789:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 1045              		.loc 1 789 5 is_stmt 1 view .LVU344
 1046              		.loc 1 789 49 is_stmt 0 view .LVU345
 1047 0108 3444     		add	r4, r4, r6
 1048              	.LVL92:
 1049              		.loc 1 789 49 view .LVU346
 1050 010a A4B2     		uxth	r4, r4
 1051              		.loc 1 789 10 view .LVU347
 1052 010c 0834     		adds	r4, r4, #8
 1053 010e A4B2     		uxth	r4, r4
 1054              	.LVL93:
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 1055              		.loc 1 790 5 is_stmt 1 view .LVU348
 1056              		.loc 1 790 5 view .LVU349
 1057 0110 B7F5205F 		cmp	r7, #10240
 1058 0114 18D0     		beq	.L75
 1059              	.LVL94:
 1060              	.L66:
 1061              		.loc 1 790 5 discriminator 3 view .LVU350
 1062              		.loc 1 790 5 discriminator 3 view .LVU351
 791:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1063              		.loc 1 791 5 discriminator 3 view .LVU352
 1064              		.loc 1 791 12 is_stmt 0 discriminator 3 view .LVU353
 1065 0116 2046     		mov	r0, r4
 1066 0118 FFF7FEFF 		bl	ptr_to_mem
 1067              	.LVL95:
 792:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2 < lfree) {
 1068              		.loc 1 792 5 is_stmt 1 discriminator 3 view .LVU354
 1069              		.loc 1 792 14 is_stmt 0 discriminator 3 view .LVU355
 1070 011c 164B     		ldr	r3, .L76+20
 1071 011e 1B68     		ldr	r3, [r3]
 1072              		.loc 1 792 8 discriminator 3 view .LVU356
 1073 0120 8342     		cmp	r3, r0
 1074 0122 01D9     		bls	.L67
 793:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 1075              		.loc 1 793 7 is_stmt 1 view .LVU357
 1076              		.loc 1 793 13 is_stmt 0 view .LVU358
 1077 0124 144B     		ldr	r3, .L76+20
 1078 0126 1860     		str	r0, [r3]
 1079              	.L67:
 794:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 795:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->used = 0;
 1080              		.loc 1 795 5 is_stmt 1 view .LVU359
 1081              		.loc 1 795 16 is_stmt 0 view .LVU360
 1082 0128 0023     		movs	r3, #0
 1083 012a 0371     		strb	r3, [r0, #4]
 796:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = mem->next;
 1084              		.loc 1 796 5 is_stmt 1 view .LVU361
 1085              		.loc 1 796 21 is_stmt 0 view .LVU362
ARM GAS  /tmp/cccXxiqO.s 			page 38


 1086 012c 35F8083C 		ldrh	r3, [r5, #-8]
 1087              		.loc 1 796 16 view .LVU363
 1088 0130 0380     		strh	r3, [r0]	@ movhi
 797:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 1089              		.loc 1 797 5 is_stmt 1 view .LVU364
 1090              		.loc 1 797 16 is_stmt 0 view .LVU365
 1091 0132 4680     		strh	r6, [r0, #2]	@ movhi
 798:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 1092              		.loc 1 798 5 is_stmt 1 view .LVU366
 1093              		.loc 1 798 15 is_stmt 0 view .LVU367
 1094 0134 25F8084C 		strh	r4, [r5, #-8]	@ movhi
 799:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 1095              		.loc 1 799 5 is_stmt 1 view .LVU368
 1096              		.loc 1 799 13 is_stmt 0 view .LVU369
 1097 0138 0088     		ldrh	r0, [r0]
 1098              	.LVL96:
 1099              		.loc 1 799 8 view .LVU370
 1100 013a B0F5205F 		cmp	r0, #10240
 1101 013e 0CD0     		beq	.L59
 800:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 1102              		.loc 1 800 7 is_stmt 1 view .LVU371
 1103 0140 FFF7FEFF 		bl	ptr_to_mem
 1104              	.LVL97:
 1105              		.loc 1 800 36 is_stmt 0 view .LVU372
 1106 0144 4480     		strh	r4, [r0, #2]	@ movhi
 1107 0146 08E0     		b	.L59
 1108              	.LVL98:
 1109              	.L75:
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1110              		.loc 1 790 5 is_stmt 1 discriminator 1 view .LVU373
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1111              		.loc 1 790 5 discriminator 1 view .LVU374
 1112 0148 084B     		ldr	r3, .L76+8
 1113 014a 40F21632 		movw	r2, #790
 1114 014e 0C49     		ldr	r1, .L76+28
 1115 0150 0848     		ldr	r0, .L76+16
 1116              	.LVL99:
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1117              		.loc 1 790 5 is_stmt 0 discriminator 1 view .LVU375
 1118 0152 FFF7FEFF 		bl	printf
 1119              	.LVL100:
 1120 0156 DEE7     		b	.L66
 1121              	.LVL101:
 1122              	.L69:
 718:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1123              		.loc 1 718 12 view .LVU376
 1124 0158 0025     		movs	r5, #0
 1125              	.LVL102:
 1126              	.L59:
 801:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 802:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_DEC_USED(used, (size - newsize));
 803:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the original mem->next is used, so no need to plug holes! */
 804:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 805:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* else {
 806:Middlewares/Third_Party/LwIP/src/core/mem.c ****     next struct mem is used but size between mem and mem2 is not big enough
 807:Middlewares/Third_Party/LwIP/src/core/mem.c ****     to create another struct mem
 808:Middlewares/Third_Party/LwIP/src/core/mem.c ****     -> don't do anyhting.
ARM GAS  /tmp/cccXxiqO.s 			page 39


 809:Middlewares/Third_Party/LwIP/src/core/mem.c ****     -> the remaining space stays unused since it is too small
 810:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } */
 811:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 812:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_init_element(mem, new_size);
 813:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 814:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 815:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 816:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_free_count = 1;
 817:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 818:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_UNPROTECT();
 819:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return rmem;
 820:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1127              		.loc 1 820 1 view .LVU377
 1128 015a 2846     		mov	r0, r5
 1129 015c BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 1130              	.LVL103:
 1131              	.L70:
 743:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1132              		.loc 1 743 12 view .LVU378
 1133 0160 0025     		movs	r5, #0
 1134              	.LVL104:
 743:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1135              		.loc 1 743 12 view .LVU379
 1136 0162 FAE7     		b	.L59
 1137              	.L77:
 1138              		.align	2
 1139              	.L76:
 1140 0164 00000000 		.word	.LANCHOR0
 1141 0168 00000000 		.word	.LANCHOR1
 1142 016c 00000000 		.word	.LC0
 1143 0170 00000000 		.word	.LC10
 1144 0174 44000000 		.word	.LC2
 1145 0178 00000000 		.word	.LANCHOR2
 1146 017c 18000000 		.word	.LC11
 1147 0180 38000000 		.word	.LC12
 1148              		.cfi_endproc
 1149              	.LFE173:
 1151              		.section	.rodata.mem_malloc.str1.4,"aMS",%progbits,1
 1152              		.align	2
 1153              	.LC13:
 1154 0000 6D656D5F 		.ascii	"mem_malloc: !lfree->used\000"
 1154      6D616C6C 
 1154      6F633A20 
 1154      216C6672 
 1154      65652D3E 
 1155 0019 000000   		.align	2
 1156              	.LC14:
 1157 001c 6D656D5F 		.ascii	"mem_malloc: allocated memory not above ram_end.\000"
 1157      6D616C6C 
 1157      6F633A20 
 1157      616C6C6F 
 1157      63617465 
 1158              		.align	2
 1159              	.LC15:
 1160 004c 6D656D5F 		.ascii	"mem_malloc: allocated memory properly aligned.\000"
 1160      6D616C6C 
 1160      6F633A20 
ARM GAS  /tmp/cccXxiqO.s 			page 40


 1160      616C6C6F 
 1160      63617465 
 1161 007b 00       		.align	2
 1162              	.LC16:
 1163 007c 6D656D5F 		.ascii	"mem_malloc: sanity check alignment\000"
 1163      6D616C6C 
 1163      6F633A20 
 1163      73616E69 
 1163      74792063 
 1164              		.section	.text.mem_malloc,"ax",%progbits
 1165              		.align	1
 1166              		.global	mem_malloc
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1171              	mem_malloc:
 1172              	.LVL105:
 1173              	.LFB174:
 821:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 822:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 823:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate a block of memory with a minimum of 'size' bytes.
 824:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 825:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size_in is the minimum size of the requested block in bytes.
 826:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory or NULL if no free memory was found.
 827:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 828:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 829:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 830:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 831:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size_in)
 832:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 1174              		.loc 1 832 1 is_stmt 1 view -0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 833:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2, size;
 1178              		.loc 1 833 3 view .LVU381
 834:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem, *mem2;
 1179              		.loc 1 834 3 view .LVU382
 835:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 836:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t local_mem_free_count = 0;
 837:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 838:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_DECL_PROTECT();
 1180              		.loc 1 838 32 view .LVU383
 839:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 840:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size_in == 0) {
 1181              		.loc 1 840 3 view .LVU384
 1182              		.loc 1 840 6 is_stmt 0 view .LVU385
 1183 0000 0028     		cmp	r0, #0
 1184 0002 00F09E80 		beq	.L94
 832:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2, size;
 1185              		.loc 1 832 1 view .LVU386
 1186 0006 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1187              	.LCFI6:
 1188              		.cfi_def_cfa_offset 24
 1189              		.cfi_offset 4, -24
 1190              		.cfi_offset 5, -20
 1191              		.cfi_offset 6, -16
ARM GAS  /tmp/cccXxiqO.s 			page 41


 1192              		.cfi_offset 7, -12
 1193              		.cfi_offset 8, -8
 1194              		.cfi_offset 14, -4
 1195 000a 0346     		mov	r3, r0
 841:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 842:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 843:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 844:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Expand the size of the allocated memory region so that we can
 845:Middlewares/Third_Party/LwIP/src/core/mem.c ****      adjust for alignment. */
 846:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 1196              		.loc 1 846 3 is_stmt 1 view .LVU387
 1197              		.loc 1 846 22 is_stmt 0 view .LVU388
 1198 000c C61C     		adds	r6, r0, #3
 1199 000e B6B2     		uxth	r6, r6
 1200              		.loc 1 846 8 view .LVU389
 1201 0010 26F00306 		bic	r6, r6, #3
 1202 0014 B6B2     		uxth	r6, r6
 1203              	.LVL106:
 847:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size < MIN_SIZE_ALIGNED) {
 1204              		.loc 1 847 3 is_stmt 1 view .LVU390
 1205              		.loc 1 847 6 is_stmt 0 view .LVU391
 1206 0016 0B2E     		cmp	r6, #11
 1207 0018 00D8     		bhi	.L80
 848:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* every data block must be at least MIN_SIZE_ALIGNED long */
 849:Middlewares/Third_Party/LwIP/src/core/mem.c ****     size = MIN_SIZE_ALIGNED;
 1208              		.loc 1 849 10 view .LVU392
 1209 001a 0C26     		movs	r6, #12
 1210              	.LVL107:
 1211              	.L80:
 850:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 851:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 852:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 853:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 854:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 1212              		.loc 1 854 3 is_stmt 1 view .LVU393
 1213              		.loc 1 854 42 is_stmt 0 view .LVU394
 1214 001c 9E42     		cmp	r6, r3
 1215 001e 2CBF     		ite	cs
 1216 0020 0023     		movcs	r3, #0
 1217 0022 0123     		movcc	r3, #1
 1218              		.loc 1 854 33 view .LVU395
 1219 0024 B6F5205F 		cmp	r6, #10240
 1220 0028 88BF     		it	hi
 1221 002a 43F00103 		orrhi	r3, r3, #1
 1222              		.loc 1 854 6 view .LVU396
 1223 002e 002B     		cmp	r3, #0
 1224 0030 40F08980 		bne	.L96
 855:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 856:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 857:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 858:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 859:Middlewares/Third_Party/LwIP/src/core/mem.c ****   sys_mutex_lock(&mem_mutex);
 1225              		.loc 1 859 29 is_stmt 1 view .LVU397
 860:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_PROTECT();
 1226              		.loc 1 860 27 view .LVU398
 861:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 862:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* run as long as a mem_free disturbed mem_malloc or mem_trim */
ARM GAS  /tmp/cccXxiqO.s 			page 42


 863:Middlewares/Third_Party/LwIP/src/core/mem.c ****   do {
 864:Middlewares/Third_Party/LwIP/src/core/mem.c ****     local_mem_free_count = 0;
 865:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 866:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 867:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Scan through the heap searching for a free block that is big enough,
 868:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * beginning with the lowest free block.
 869:Middlewares/Third_Party/LwIP/src/core/mem.c ****      */
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****     for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 1227              		.loc 1 870 5 view .LVU399
 1228              		.loc 1 870 16 is_stmt 0 view .LVU400
 1229 0034 454B     		ldr	r3, .L106
 1230 0036 1868     		ldr	r0, [r3]
 1231              	.LVL108:
 1232              		.loc 1 870 16 view .LVU401
 1233 0038 FFF7FEFF 		bl	mem_to_ptr
 1234              	.LVL109:
 1235 003c 0546     		mov	r5, r0
 1236              	.LVL110:
 1237              		.loc 1 870 5 view .LVU402
 1238 003e 4CE0     		b	.L81
 1239              	.LVL111:
 1240              	.L105:
 871:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 872:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 873:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 874:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem_free_count = 0;
 875:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_MEM_ALLOC_UNPROTECT();
 876:Middlewares/Third_Party/LwIP/src/core/mem.c ****       /* allow mem_free or mem_trim to run */
 877:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_MEM_ALLOC_PROTECT();
 878:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if (mem_free_count != 0) {
 879:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* If mem_free or mem_trim have run, we have to restart since they
 880:Middlewares/Third_Party/LwIP/src/core/mem.c ****            could have altered our current struct mem. */
 881:Middlewares/Third_Party/LwIP/src/core/mem.c ****         local_mem_free_count = 1;
 882:Middlewares/Third_Party/LwIP/src/core/mem.c ****         break;
 883:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 884:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 885:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if ((!mem->used) &&
 887:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 888:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 889:Middlewares/Third_Party/LwIP/src/core/mem.c ****          * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */
 890:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 891:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED))
 892:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 893:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * at least MIN_SIZE_ALIGNED of data also fits in the 'user data space' of 'mem')
 894:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * -> split large block, create empty remainder,
 895:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * remainder must be large enough to contain MIN_SIZE_ALIGNED data: if
 896:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * mem->next - (ptr + (2*SIZEOF_STRUCT_MEM)) == size,
 897:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * struct mem would fit in but no data between mem2 and mem2->next
 898:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
 899:Middlewares/Third_Party/LwIP/src/core/mem.c ****            *       region that couldn't hold data, but when mem->next gets freed,
 900:Middlewares/Third_Party/LwIP/src/core/mem.c ****            *       the 2 regions would be combined, resulting in more free memory
 901:Middlewares/Third_Party/LwIP/src/core/mem.c ****            */
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1241              		.loc 1 903 11 is_stmt 1 discriminator 1 view .LVU403
 1242              		.loc 1 903 11 discriminator 1 view .LVU404
ARM GAS  /tmp/cccXxiqO.s 			page 43


 1243 0040 434B     		ldr	r3, .L106+4
 1244 0042 40F28732 		movw	r2, #903
 1245 0046 4349     		ldr	r1, .L106+8
 1246 0048 4348     		ldr	r0, .L106+12
 1247              	.LVL112:
 1248              		.loc 1 903 11 is_stmt 0 discriminator 1 view .LVU405
 1249 004a FFF7FEFF 		bl	printf
 1250              	.LVL113:
 1251 004e 62E0     		b	.L84
 1252              	.LVL114:
 1253              	.L83:
 904:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 905:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2 = ptr_to_mem(ptr2);
 906:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 907:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 908:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 909:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 910:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->next = ptr2;
 911:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 912:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 913:Middlewares/Third_Party/LwIP/src/core/mem.c ****           if (mem2->next != MEM_SIZE_ALIGNED) {
 914:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 915:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 916:Middlewares/Third_Party/LwIP/src/core/mem.c ****           MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 917:Middlewares/Third_Party/LwIP/src/core/mem.c ****         } else {
 918:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (a mem2 struct does no fit into the user data space of mem and mem->next will always
 919:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * be used at this point: if not we have 2 unused structs in a row, plug_holes should hav
 920:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * take care of this).
 921:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * -> near fit or exact fit: do not split, no mem2 creation
 922:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * also can't move mem->next directly behind mem, since mem->next
 923:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * will always be used at this point!
 924:Middlewares/Third_Party/LwIP/src/core/mem.c ****            */
 925:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1254              		.loc 1 925 11 is_stmt 1 view .LVU406
 1255              		.loc 1 925 21 is_stmt 0 view .LVU407
 1256 0050 0123     		movs	r3, #1
 1257 0052 0371     		strb	r3, [r0, #4]
 1258              	.LVL115:
 1259              	.L85:
 926:Middlewares/Third_Party/LwIP/src/core/mem.c ****           MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 1260              		.loc 1 926 64 is_stmt 1 view .LVU408
 927:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 928:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 929:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc_adjust_lfree:
 930:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 931:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (mem == lfree) {
 1261              		.loc 1 931 9 view .LVU409
 1262              		.loc 1 931 17 is_stmt 0 view .LVU410
 1263 0054 3D4B     		ldr	r3, .L106
 1264 0056 1868     		ldr	r0, [r3]
 1265              		.loc 1 931 12 view .LVU411
 1266 0058 A042     		cmp	r0, r4
 1267 005a 0FD0     		beq	.L86
 1268              	.L87:
 1269              	.LBB4:
 932:Middlewares/Third_Party/LwIP/src/core/mem.c ****           struct mem *cur = lfree;
 933:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* Find next free block after mem and update lowest free pointer */
ARM GAS  /tmp/cccXxiqO.s 			page 44


 934:Middlewares/Third_Party/LwIP/src/core/mem.c ****           while (cur->used && cur != ram_end) {
 935:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 936:Middlewares/Third_Party/LwIP/src/core/mem.c ****             mem_free_count = 0;
 937:Middlewares/Third_Party/LwIP/src/core/mem.c ****             LWIP_MEM_ALLOC_UNPROTECT();
 938:Middlewares/Third_Party/LwIP/src/core/mem.c ****             /* prevent high interrupt latency... */
 939:Middlewares/Third_Party/LwIP/src/core/mem.c ****             LWIP_MEM_ALLOC_PROTECT();
 940:Middlewares/Third_Party/LwIP/src/core/mem.c ****             if (mem_free_count != 0) {
 941:Middlewares/Third_Party/LwIP/src/core/mem.c ****               /* If mem_free or mem_trim have run, we have to restart since they
 942:Middlewares/Third_Party/LwIP/src/core/mem.c ****                  could have altered our current struct mem or lfree. */
 943:Middlewares/Third_Party/LwIP/src/core/mem.c ****               goto mem_malloc_adjust_lfree;
 944:Middlewares/Third_Party/LwIP/src/core/mem.c ****             }
 945:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 946:Middlewares/Third_Party/LwIP/src/core/mem.c ****             cur = ptr_to_mem(cur->next);
 947:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 948:Middlewares/Third_Party/LwIP/src/core/mem.c ****           lfree = cur;
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1270              		.loc 1 949 11 is_stmt 1 discriminator 5 view .LVU412
 1271              		.loc 1 949 11 discriminator 5 view .LVU413
 1272              	.LBE4:
 950:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 951:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_MEM_ALLOC_UNPROTECT();
 1273              		.loc 1 951 35 discriminator 5 view .LVU414
 952:Middlewares/Third_Party/LwIP/src/core/mem.c ****         sys_mutex_unlock(&mem_mutex);
 1274              		.loc 1 952 37 discriminator 5 view .LVU415
 953:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 1275              		.loc 1 953 9 discriminator 5 view .LVU416
 1276              		.loc 1 953 9 discriminator 5 view .LVU417
 1277 005c 2744     		add	r7, r7, r4
 1278 005e 0837     		adds	r7, r7, #8
 1279 0060 3E4B     		ldr	r3, .L106+16
 1280 0062 1B68     		ldr	r3, [r3]
 1281 0064 9F42     		cmp	r7, r3
 1282 0066 1FD8     		bhi	.L101
 1283              	.L90:
 1284              		.loc 1 953 9 discriminator 3 view .LVU418
 1285              		.loc 1 953 9 discriminator 3 view .LVU419
 954:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 955:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 1286              		.loc 1 955 9 discriminator 3 view .LVU420
 1287              		.loc 1 955 9 discriminator 3 view .LVU421
 1288 0068 14F00305 		ands	r5, r4, #3
 1289              	.LVL116:
 1290              		.loc 1 955 9 is_stmt 0 discriminator 3 view .LVU422
 1291 006c 24D1     		bne	.L102
 1292              	.L91:
 1293              		.loc 1 955 9 is_stmt 1 discriminator 3 view .LVU423
 1294              		.loc 1 955 9 discriminator 3 view .LVU424
 956:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 957:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: sanity check alignment",
 1295              		.loc 1 957 9 discriminator 3 view .LVU425
 1296              		.loc 1 957 9 discriminator 3 view .LVU426
 1297 006e 5DBB     		cbnz	r5, .L103
 1298              	.L92:
 1299              		.loc 1 957 9 discriminator 3 view .LVU427
 1300              		.loc 1 957 9 discriminator 3 view .LVU428
 958:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 959:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /tmp/cccXxiqO.s 			page 45


 960:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 961:Middlewares/Third_Party/LwIP/src/core/mem.c ****         mem_overflow_init_element(mem, size_in);
 962:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 963:Middlewares/Third_Party/LwIP/src/core/mem.c ****         MEM_SANITY();
 1301              		.loc 1 963 21 discriminator 3 view .LVU429
 964:Middlewares/Third_Party/LwIP/src/core/mem.c ****         return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 1302              		.loc 1 964 9 discriminator 3 view .LVU430
 1303              		.loc 1 964 48 is_stmt 0 discriminator 3 view .LVU431
 1304 0070 04F10800 		add	r0, r4, #8
 1305 0074 63E0     		b	.L78
 1306              	.LVL117:
 1307              	.L89:
 1308              	.LBB5:
 946:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1309              		.loc 1 946 13 is_stmt 1 view .LVU432
 946:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1310              		.loc 1 946 19 is_stmt 0 view .LVU433
 1311 0076 0088     		ldrh	r0, [r0]
 1312              	.LVL118:
 946:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1313              		.loc 1 946 19 view .LVU434
 1314 0078 FFF7FEFF 		bl	ptr_to_mem
 1315              	.LVL119:
 1316              	.L86:
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1317              		.loc 1 934 17 is_stmt 1 view .LVU435
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1318              		.loc 1 934 21 is_stmt 0 view .LVU436
 1319 007c 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1320              		.loc 1 934 17 view .LVU437
 1321 007e 1BB1     		cbz	r3, .L88
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1322              		.loc 1 934 35 discriminator 1 view .LVU438
 1323 0080 364A     		ldr	r2, .L106+16
 1324 0082 1268     		ldr	r2, [r2]
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1325              		.loc 1 934 28 discriminator 1 view .LVU439
 1326 0084 8242     		cmp	r2, r0
 1327 0086 F6D1     		bne	.L89
 1328              	.L88:
 948:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1329              		.loc 1 948 11 is_stmt 1 view .LVU440
 948:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1330              		.loc 1 948 17 is_stmt 0 view .LVU441
 1331 0088 304A     		ldr	r2, .L106
 1332 008a 1060     		str	r0, [r2]
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1333              		.loc 1 949 11 is_stmt 1 view .LVU442
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1334              		.loc 1 949 11 view .LVU443
 1335 008c 334A     		ldr	r2, .L106+16
 1336 008e 1268     		ldr	r2, [r2]
 1337 0090 8242     		cmp	r2, r0
 1338 0092 E3D0     		beq	.L87
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1339              		.loc 1 949 11 is_stmt 0 discriminator 1 view .LVU444
ARM GAS  /tmp/cccXxiqO.s 			page 46


 1340 0094 002B     		cmp	r3, #0
 1341 0096 E1D0     		beq	.L87
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1342              		.loc 1 949 11 is_stmt 1 discriminator 3 view .LVU445
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1343              		.loc 1 949 11 discriminator 3 view .LVU446
 1344 0098 2D4B     		ldr	r3, .L106+4
 1345 009a 40F2B532 		movw	r2, #949
 1346 009e 3049     		ldr	r1, .L106+20
 1347 00a0 2D48     		ldr	r0, .L106+12
 1348              	.LVL120:
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1349              		.loc 1 949 11 is_stmt 0 discriminator 3 view .LVU447
 1350 00a2 FFF7FEFF 		bl	printf
 1351              	.LVL121:
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1352              		.loc 1 949 11 discriminator 3 view .LVU448
 1353 00a6 D9E7     		b	.L87
 1354              	.L101:
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1355              		.loc 1 949 11 discriminator 3 view .LVU449
 1356              	.LBE5:
 953:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 1357              		.loc 1 953 9 is_stmt 1 discriminator 1 view .LVU450
 953:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 1358              		.loc 1 953 9 discriminator 1 view .LVU451
 1359 00a8 294B     		ldr	r3, .L106+4
 1360 00aa 40F2B932 		movw	r2, #953
 1361 00ae 2D49     		ldr	r1, .L106+24
 1362 00b0 2948     		ldr	r0, .L106+12
 1363 00b2 FFF7FEFF 		bl	printf
 1364              	.LVL122:
 1365 00b6 D7E7     		b	.L90
 1366              	.LVL123:
 1367              	.L102:
 955:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 1368              		.loc 1 955 9 discriminator 1 view .LVU452
 955:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 1369              		.loc 1 955 9 discriminator 1 view .LVU453
 1370 00b8 254B     		ldr	r3, .L106+4
 1371 00ba 40F2BB32 		movw	r2, #955
 1372 00be 2A49     		ldr	r1, .L106+28
 1373 00c0 2548     		ldr	r0, .L106+12
 1374 00c2 FFF7FEFF 		bl	printf
 1375              	.LVL124:
 1376 00c6 D2E7     		b	.L91
 1377              	.L103:
 957:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 1378              		.loc 1 957 9 discriminator 1 view .LVU454
 957:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 1379              		.loc 1 957 9 discriminator 1 view .LVU455
 1380 00c8 214B     		ldr	r3, .L106+4
 1381 00ca 40F2BD32 		movw	r2, #957
 1382 00ce 2749     		ldr	r1, .L106+32
 1383 00d0 2148     		ldr	r0, .L106+12
 1384 00d2 FFF7FEFF 		bl	printf
 1385              	.LVL125:
ARM GAS  /tmp/cccXxiqO.s 			page 47


 1386 00d6 CBE7     		b	.L92
 1387              	.LVL126:
 1388              	.L82:
 871:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 1389              		.loc 1 871 10 view .LVU456
 871:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 1390              		.loc 1 871 14 is_stmt 0 view .LVU457
 1391 00d8 2588     		ldrh	r5, [r4]
 1392              	.LVL127:
 1393              	.L81:
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1394              		.loc 1 870 35 is_stmt 1 discriminator 1 view .LVU458
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1395              		.loc 1 870 39 is_stmt 0 discriminator 1 view .LVU459
 1396 00da A846     		mov	r8, r5
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1397              		.loc 1 870 58 discriminator 1 view .LVU460
 1398 00dc 3746     		mov	r7, r6
 1399 00de C6F52053 		rsb	r3, r6, #10240
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1400              		.loc 1 870 5 discriminator 1 view .LVU461
 1401 00e2 9D42     		cmp	r5, r3
 1402 00e4 2AD2     		bcs	.L104
 872:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1403              		.loc 1 872 7 is_stmt 1 view .LVU462
 872:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1404              		.loc 1 872 13 is_stmt 0 view .LVU463
 1405 00e6 2846     		mov	r0, r5
 1406 00e8 FFF7FEFF 		bl	ptr_to_mem
 1407              	.LVL128:
 1408 00ec 0446     		mov	r4, r0
 1409              	.LVL129:
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1410              		.loc 1 886 7 is_stmt 1 view .LVU464
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1411              		.loc 1 886 16 is_stmt 0 view .LVU465
 1412 00ee 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1413              		.loc 1 886 10 view .LVU466
 1414 00f0 002B     		cmp	r3, #0
 1415 00f2 F1D1     		bne	.L82
 887:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 1416              		.loc 1 887 15 discriminator 1 view .LVU467
 1417 00f4 0388     		ldrh	r3, [r0]
 887:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 1418              		.loc 1 887 22 discriminator 1 view .LVU468
 1419 00f6 A3EB0803 		sub	r3, r3, r8
 1420 00fa 083B     		subs	r3, r3, #8
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1421              		.loc 1 886 24 discriminator 1 view .LVU469
 1422 00fc BB42     		cmp	r3, r7
 1423 00fe EBD3     		bcc	.L82
 891:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1424              		.loc 1 891 9 is_stmt 1 view .LVU470
 891:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1425              		.loc 1 891 80 is_stmt 0 view .LVU471
 1426 0100 07F11402 		add	r2, r7, #20
ARM GAS  /tmp/cccXxiqO.s 			page 48


 891:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1427              		.loc 1 891 12 view .LVU472
 1428 0104 9342     		cmp	r3, r2
 1429 0106 A3D3     		bcc	.L83
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1430              		.loc 1 902 11 is_stmt 1 view .LVU473
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1431              		.loc 1 902 55 is_stmt 0 view .LVU474
 1432 0108 2E44     		add	r6, r6, r5
 1433              	.LVL130:
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1434              		.loc 1 902 55 view .LVU475
 1435 010a B6B2     		uxth	r6, r6
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1436              		.loc 1 902 16 view .LVU476
 1437 010c 0836     		adds	r6, r6, #8
 1438 010e B6B2     		uxth	r6, r6
 1439              	.LVL131:
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1440              		.loc 1 903 11 is_stmt 1 view .LVU477
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1441              		.loc 1 903 11 view .LVU478
 1442 0110 B6F5205F 		cmp	r6, #10240
 1443 0114 94D0     		beq	.L105
 1444              	.LVL132:
 1445              	.L84:
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1446              		.loc 1 903 11 discriminator 3 view .LVU479
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1447              		.loc 1 903 11 discriminator 3 view .LVU480
 905:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 1448              		.loc 1 905 11 discriminator 3 view .LVU481
 905:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 1449              		.loc 1 905 18 is_stmt 0 discriminator 3 view .LVU482
 1450 0116 3046     		mov	r0, r6
 1451 0118 FFF7FEFF 		bl	ptr_to_mem
 1452              	.LVL133:
 906:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 1453              		.loc 1 906 11 is_stmt 1 discriminator 3 view .LVU483
 906:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 1454              		.loc 1 906 22 is_stmt 0 discriminator 3 view .LVU484
 1455 011c 0023     		movs	r3, #0
 1456 011e 0371     		strb	r3, [r0, #4]
 907:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1457              		.loc 1 907 11 is_stmt 1 discriminator 3 view .LVU485
 907:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1458              		.loc 1 907 27 is_stmt 0 discriminator 3 view .LVU486
 1459 0120 2388     		ldrh	r3, [r4]
 907:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1460              		.loc 1 907 22 discriminator 3 view .LVU487
 1461 0122 0380     		strh	r3, [r0]	@ movhi
 908:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 1462              		.loc 1 908 11 is_stmt 1 discriminator 3 view .LVU488
 908:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 1463              		.loc 1 908 22 is_stmt 0 discriminator 3 view .LVU489
 1464 0124 4580     		strh	r5, [r0, #2]	@ movhi
 910:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
ARM GAS  /tmp/cccXxiqO.s 			page 49


 1465              		.loc 1 910 11 is_stmt 1 discriminator 3 view .LVU490
 910:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1466              		.loc 1 910 21 is_stmt 0 discriminator 3 view .LVU491
 1467 0126 2680     		strh	r6, [r4]	@ movhi
 911:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1468              		.loc 1 911 11 is_stmt 1 discriminator 3 view .LVU492
 911:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1469              		.loc 1 911 21 is_stmt 0 discriminator 3 view .LVU493
 1470 0128 0123     		movs	r3, #1
 1471 012a 2371     		strb	r3, [r4, #4]
 913:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1472              		.loc 1 913 11 is_stmt 1 discriminator 3 view .LVU494
 913:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1473              		.loc 1 913 19 is_stmt 0 discriminator 3 view .LVU495
 1474 012c 0088     		ldrh	r0, [r0]
 1475              	.LVL134:
 913:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1476              		.loc 1 913 14 discriminator 3 view .LVU496
 1477 012e B0F5205F 		cmp	r0, #10240
 1478 0132 8FD0     		beq	.L85
 914:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1479              		.loc 1 914 13 is_stmt 1 view .LVU497
 1480 0134 FFF7FEFF 		bl	ptr_to_mem
 1481              	.LVL135:
 914:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1482              		.loc 1 914 42 is_stmt 0 view .LVU498
 1483 0138 4680     		strh	r6, [r0, #2]	@ movhi
 1484 013a 8BE7     		b	.L85
 1485              	.LVL136:
 1486              	.L104:
 965:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 966:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 967:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 968:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if we got interrupted by a mem_free, try again */
 969:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } while (local_mem_free_count != 0);
 970:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 971:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_INC(err);
 972:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_UNPROTECT();
 973:Middlewares/Third_Party/LwIP/src/core/mem.c ****   sys_mutex_unlock(&mem_mutex);
 974:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n
 975:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return NULL;
 1487              		.loc 1 975 10 view .LVU499
 1488 013c 0020     		movs	r0, #0
 1489              	.LVL137:
 1490              	.L78:
 976:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1491              		.loc 1 976 1 view .LVU500
 1492 013e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1493              	.LVL138:
 1494              	.L94:
 1495              	.LCFI7:
 1496              		.cfi_def_cfa_offset 0
 1497              		.cfi_restore 4
 1498              		.cfi_restore 5
 1499              		.cfi_restore 6
 1500              		.cfi_restore 7
 1501              		.cfi_restore 8
ARM GAS  /tmp/cccXxiqO.s 			page 50


 1502              		.cfi_restore 14
 841:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1503              		.loc 1 841 12 view .LVU501
 1504 0142 0020     		movs	r0, #0
 1505              	.LVL139:
 1506              		.loc 1 976 1 view .LVU502
 1507 0144 7047     		bx	lr
 1508              	.LVL140:
 1509              	.L96:
 1510              	.LCFI8:
 1511              		.cfi_def_cfa_offset 24
 1512              		.cfi_offset 4, -24
 1513              		.cfi_offset 5, -20
 1514              		.cfi_offset 6, -16
 1515              		.cfi_offset 7, -12
 1516              		.cfi_offset 8, -8
 1517              		.cfi_offset 14, -4
 855:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1518              		.loc 1 855 12 view .LVU503
 1519 0146 0020     		movs	r0, #0
 1520              	.LVL141:
 855:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1521              		.loc 1 855 12 view .LVU504
 1522 0148 F9E7     		b	.L78
 1523              	.L107:
 1524 014a 00BF     		.align	2
 1525              	.L106:
 1526 014c 00000000 		.word	.LANCHOR2
 1527 0150 00000000 		.word	.LC0
 1528 0154 38000000 		.word	.LC12
 1529 0158 44000000 		.word	.LC2
 1530 015c 00000000 		.word	.LANCHOR1
 1531 0160 00000000 		.word	.LC13
 1532 0164 1C000000 		.word	.LC14
 1533 0168 4C000000 		.word	.LC15
 1534 016c 7C000000 		.word	.LC16
 1535              		.cfi_endproc
 1536              	.LFE174:
 1538              		.section	.text.mem_calloc,"ax",%progbits
 1539              		.align	1
 1540              		.global	mem_calloc
 1541              		.syntax unified
 1542              		.thumb
 1543              		.thumb_func
 1545              	mem_calloc:
 1546              	.LVL142:
 1547              	.LFB175:
 977:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 978:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_USE_POOLS */
 979:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 980:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS)
 981:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 982:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_calloc(mem_size_t count, mem_size_t size)
 983:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 984:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return mem_clib_calloc(count, size);
 985:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 986:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /tmp/cccXxiqO.s 			page 51


 987:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS) */
 988:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 989:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Contiguously allocates enough space for count objects that are size bytes
 990:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * of memory each and returns a pointer to the allocated memory.
 991:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 992:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * The allocated memory is filled with bytes of value zero.
 993:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 994:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param count number of objects to allocate
 995:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size size of the objects to allocate
 996:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory / NULL pointer if there is an error
 997:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 998:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 999:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_calloc(mem_size_t count, mem_size_t size)
1000:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 1548              		.loc 1 1000 1 is_stmt 1 view -0
 1549              		.cfi_startproc
 1550              		@ args = 0, pretend = 0, frame = 0
 1551              		@ frame_needed = 0, uses_anonymous_args = 0
 1552              		.loc 1 1000 1 is_stmt 0 view .LVU506
 1553 0000 38B5     		push	{r3, r4, r5, lr}
 1554              	.LCFI9:
 1555              		.cfi_def_cfa_offset 16
 1556              		.cfi_offset 3, -16
 1557              		.cfi_offset 4, -12
 1558              		.cfi_offset 5, -8
 1559              		.cfi_offset 14, -4
1001:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p;
 1560              		.loc 1 1001 3 is_stmt 1 view .LVU507
1002:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size_t alloc_size = (size_t)count * (size_t)size;
 1561              		.loc 1 1002 3 view .LVU508
 1562              		.loc 1 1002 10 is_stmt 0 view .LVU509
 1563 0002 01FB00F4 		mul	r4, r1, r0
 1564              	.LVL143:
1003:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
1004:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((size_t)(mem_size_t)alloc_size != alloc_size) {
 1565              		.loc 1 1004 3 is_stmt 1 view .LVU510
 1566              		.loc 1 1004 15 is_stmt 0 view .LVU511
 1567 0006 A0B2     		uxth	r0, r4
 1568              	.LVL144:
 1569              		.loc 1 1004 6 view .LVU512
 1570 0008 8442     		cmp	r4, r0
 1571 000a 08D1     		bne	.L110
1005:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_calloc: could not allocate %"SZT_F" bytes
1006:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
1007:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
1008:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
1009:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* allocate 'count' objects of size 'size' */
1010:Middlewares/Third_Party/LwIP/src/core/mem.c ****   p = mem_malloc((mem_size_t)alloc_size);
 1572              		.loc 1 1010 3 is_stmt 1 view .LVU513
 1573              		.loc 1 1010 7 is_stmt 0 view .LVU514
 1574 000c FFF7FEFF 		bl	mem_malloc
 1575              	.LVL145:
1011:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (p) {
 1576              		.loc 1 1011 3 is_stmt 1 view .LVU515
 1577              		.loc 1 1011 6 is_stmt 0 view .LVU516
 1578 0010 0546     		mov	r5, r0
 1579 0012 28B1     		cbz	r0, .L108
ARM GAS  /tmp/cccXxiqO.s 			page 52


1012:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* zero the memory */
1013:Middlewares/Third_Party/LwIP/src/core/mem.c ****     memset(p, 0, alloc_size);
 1580              		.loc 1 1013 5 is_stmt 1 view .LVU517
 1581 0014 2246     		mov	r2, r4
 1582 0016 0021     		movs	r1, #0
 1583 0018 FFF7FEFF 		bl	memset
 1584              	.LVL146:
 1585              		.loc 1 1013 5 is_stmt 0 view .LVU518
 1586 001c 00E0     		b	.L108
 1587              	.LVL147:
 1588              	.L110:
1006:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1589              		.loc 1 1006 12 view .LVU519
 1590 001e 0025     		movs	r5, #0
 1591              	.LVL148:
 1592              	.L108:
1014:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
1015:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return p;
1016:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1593              		.loc 1 1016 1 view .LVU520
 1594 0020 2846     		mov	r0, r5
 1595 0022 38BD     		pop	{r3, r4, r5, pc}
 1596              		.loc 1 1016 1 view .LVU521
 1597              		.cfi_endproc
 1598              	.LFE175:
 1600              		.global	ram_heap
 1601              		.section	.bss.lfree,"aw",%nobits
 1602              		.align	2
 1603              		.set	.LANCHOR2,. + 0
 1606              	lfree:
 1607 0000 00000000 		.space	4
 1608              		.section	.bss.ram,"aw",%nobits
 1609              		.align	2
 1610              		.set	.LANCHOR0,. + 0
 1613              	ram:
 1614 0000 00000000 		.space	4
 1615              		.section	.bss.ram_end,"aw",%nobits
 1616              		.align	2
 1617              		.set	.LANCHOR1,. + 0
 1620              	ram_end:
 1621 0000 00000000 		.space	4
 1622              		.section	.bss.ram_heap,"aw",%nobits
 1623              		.align	2
 1626              	ram_heap:
 1627 0000 00000000 		.space	10259
 1627      00000000 
 1627      00000000 
 1627      00000000 
 1627      00000000 
 1628              		.text
 1629              	.Letext0:
 1630              		.file 2 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/machine/_d
 1631              		.file 3 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdin
 1632              		.file 4 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/lib/gcc/arm-none-eabi/10.3.1/inc
 1633              		.file 5 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 1634              		.file 6 "Middlewares/Third_Party/LwIP/src/include/lwip/mem.h"
 1635              		.file 7 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
ARM GAS  /tmp/cccXxiqO.s 			page 53


 1636              		.file 8 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 1637              		.file 9 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/string.h"
 1638              		.file 10 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/stdio.h"
 1639              		.file 11 "<built-in>"
ARM GAS  /tmp/cccXxiqO.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 mem.c
     /tmp/cccXxiqO.s:19     .text.ptr_to_mem:0000000000000000 $t
     /tmp/cccXxiqO.s:24     .text.ptr_to_mem:0000000000000000 ptr_to_mem
     /tmp/cccXxiqO.s:45     .text.ptr_to_mem:0000000000000008 $d
     /tmp/cccXxiqO.s:50     .text.mem_to_ptr:0000000000000000 $t
     /tmp/cccXxiqO.s:55     .text.mem_to_ptr:0000000000000000 mem_to_ptr
     /tmp/cccXxiqO.s:75     .text.mem_to_ptr:000000000000000c $d
     /tmp/cccXxiqO.s:80     .text.mem_link_valid:0000000000000000 $t
     /tmp/cccXxiqO.s:85     .text.mem_link_valid:0000000000000000 mem_link_valid
     /tmp/cccXxiqO.s:201    .text.mem_link_valid:0000000000000058 $d
     /tmp/cccXxiqO.s:206    .rodata.plug_holes.str1.4:0000000000000000 $d
     /tmp/cccXxiqO.s:225    .text.plug_holes:0000000000000000 $t
     /tmp/cccXxiqO.s:230    .text.plug_holes:0000000000000000 plug_holes
     /tmp/cccXxiqO.s:442    .text.plug_holes:00000000000000dc $d
     /tmp/cccXxiqO.s:455    .text.mem_init:0000000000000000 $t
     /tmp/cccXxiqO.s:461    .text.mem_init:0000000000000000 mem_init
     /tmp/cccXxiqO.s:533    .text.mem_init:0000000000000030 $d
     /tmp/cccXxiqO.s:1626   .bss.ram_heap:0000000000000000 ram_heap
     /tmp/cccXxiqO.s:541    .rodata.mem_free.str1.4:0000000000000000 $d
     /tmp/cccXxiqO.s:554    .text.mem_free:0000000000000000 $t
     /tmp/cccXxiqO.s:560    .text.mem_free:0000000000000000 mem_free
     /tmp/cccXxiqO.s:758    .text.mem_free:0000000000000090 $d
     /tmp/cccXxiqO.s:771    .rodata.mem_trim.str1.4:0000000000000000 $d
     /tmp/cccXxiqO.s:781    .text.mem_trim:0000000000000000 $t
     /tmp/cccXxiqO.s:787    .text.mem_trim:0000000000000000 mem_trim
     /tmp/cccXxiqO.s:1140   .text.mem_trim:0000000000000164 $d
     /tmp/cccXxiqO.s:1152   .rodata.mem_malloc.str1.4:0000000000000000 $d
     /tmp/cccXxiqO.s:1165   .text.mem_malloc:0000000000000000 $t
     /tmp/cccXxiqO.s:1171   .text.mem_malloc:0000000000000000 mem_malloc
     /tmp/cccXxiqO.s:1526   .text.mem_malloc:000000000000014c $d
     /tmp/cccXxiqO.s:1539   .text.mem_calloc:0000000000000000 $t
     /tmp/cccXxiqO.s:1545   .text.mem_calloc:0000000000000000 mem_calloc
     /tmp/cccXxiqO.s:1602   .bss.lfree:0000000000000000 $d
     /tmp/cccXxiqO.s:1606   .bss.lfree:0000000000000000 lfree
     /tmp/cccXxiqO.s:1609   .bss.ram:0000000000000000 $d
     /tmp/cccXxiqO.s:1613   .bss.ram:0000000000000000 ram
     /tmp/cccXxiqO.s:1616   .bss.ram_end:0000000000000000 $d
     /tmp/cccXxiqO.s:1620   .bss.ram_end:0000000000000000 ram_end
     /tmp/cccXxiqO.s:1623   .bss.ram_heap:0000000000000000 $d

UNDEFINED SYMBOLS
printf
memset
