|ALU_Test
DOS[0] => Sel.DATAB
DOS[0] => AC_L.DATAB
DOS[0] => AC_H.DATAB
DOS[0] => DR_L.DATAB
DOS[0] => DR_H.DATAB
DOS[0] => INPRs.DATAB
DOS[1] => Sel.DATAB
DOS[1] => AC_L.DATAB
DOS[1] => AC_H.DATAB
DOS[1] => DR_L.DATAB
DOS[1] => DR_H.DATAB
DOS[1] => INPRs.DATAB
DOS[2] => Sel.DATAB
DOS[2] => AC_L.DATAB
DOS[2] => AC_H.DATAB
DOS[2] => DR_L.DATAB
DOS[2] => DR_H.DATAB
DOS[2] => INPRs.DATAB
DOS[3] => AC_L.DATAB
DOS[3] => AC_H.DATAB
DOS[3] => DR_L.DATAB
DOS[3] => DR_H.DATAB
DOS[3] => INPRs.DATAB
DOS[4] => AC_L.DATAB
DOS[4] => AC_H.DATAB
DOS[4] => DR_L.DATAB
DOS[4] => DR_H.DATAB
DOS[4] => INPRs.DATAB
DOS[5] => AC_L.DATAB
DOS[5] => AC_H.DATAB
DOS[5] => DR_L.DATAB
DOS[5] => DR_H.DATAB
DOS[5] => INPRs.DATAB
DOS[6] => AC_L.DATAB
DOS[6] => AC_H.DATAB
DOS[6] => DR_L.DATAB
DOS[6] => DR_H.DATAB
DOS[6] => INPRs.DATAB
DOS[7] => AC_L.DATAB
DOS[7] => AC_H.DATAB
DOS[7] => DR_L.DATAB
DOS[7] => DR_H.DATAB
DOS[7] => INPRs.DATAB
HOL => Sel.OUTPUTSELECT
HOL => Sel.OUTPUTSELECT
HOL => Sel.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_L.OUTPUTSELECT
HOL => DR_L.OUTPUTSELECT
HOL => DR_L.OUTPUTSELECT
HOL => DR_L.OUTPUTSELECT
HOL => DR_L.OUTPUTSELECT
HOL => DR_L.OUTPUTSELECT
HOL => DR_L.OUTPUTSELECT
HOL => DR_L.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => DR_H.OUTPUTSELECT
HOL => AC_L.OUTPUTSELECT
HOL => AC_L.OUTPUTSELECT
HOL => AC_L.OUTPUTSELECT
HOL => AC_L.OUTPUTSELECT
HOL => AC_L.OUTPUTSELECT
HOL => AC_L.OUTPUTSELECT
HOL => AC_L.OUTPUTSELECT
HOL => AC_L.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
HOL => AC_H.OUTPUTSELECT
SmDm => DR_H[2].ENA
SmDm => DR_H[1].ENA
SmDm => DR_H[0].ENA
SmDm => INPRs[7].ENA
SmDm => INPRs[6].ENA
SmDm => INPRs[5].ENA
SmDm => INPRs[4].ENA
SmDm => INPRs[3].ENA
SmDm => INPRs[2].ENA
SmDm => INPRs[1].ENA
SmDm => INPRs[0].ENA
SmDm => DR_H[3].ENA
SmDm => DR_H[4].ENA
SmDm => DR_H[5].ENA
SmDm => DR_H[6].ENA
SmDm => DR_H[7].ENA
SmDm => DR_L[0].ENA
SmDm => DR_L[1].ENA
SmDm => DR_L[2].ENA
SmDm => DR_L[3].ENA
SmDm => DR_L[4].ENA
SmDm => DR_L[5].ENA
SmDm => DR_L[6].ENA
SmDm => DR_L[7].ENA
SmDm => AC_H[0].ENA
SmDm => AC_H[1].ENA
SmDm => AC_H[2].ENA
SmDm => AC_H[3].ENA
SmDm => AC_H[4].ENA
SmDm => AC_H[5].ENA
SmDm => AC_H[6].ENA
SmDm => AC_H[7].ENA
SmDm => AC_L[0].ENA
SmDm => AC_L[1].ENA
SmDm => AC_L[2].ENA
SmDm => AC_L[3].ENA
SmDm => AC_L[4].ENA
SmDm => AC_L[5].ENA
SmDm => AC_L[6].ENA
SmDm => AC_L[7].ENA
SmDm => Sel[0].ENA
SmDm => Sel[1].ENA
SmDm => Sel[2].ENA
ACd => AC_L.OUTPUTSELECT
ACd => AC_L.OUTPUTSELECT
ACd => AC_L.OUTPUTSELECT
ACd => AC_L.OUTPUTSELECT
ACd => AC_L.OUTPUTSELECT
ACd => AC_L.OUTPUTSELECT
ACd => AC_L.OUTPUTSELECT
ACd => AC_L.OUTPUTSELECT
ACd => AC_H.OUTPUTSELECT
ACd => AC_H.OUTPUTSELECT
ACd => AC_H.OUTPUTSELECT
ACd => AC_H.OUTPUTSELECT
ACd => AC_H.OUTPUTSELECT
ACd => AC_H.OUTPUTSELECT
ACd => AC_H.OUTPUTSELECT
ACd => AC_H.OUTPUTSELECT
ACd => DR_L.OUTPUTSELECT
ACd => DR_L.OUTPUTSELECT
ACd => DR_L.OUTPUTSELECT
ACd => DR_L.OUTPUTSELECT
ACd => DR_L.OUTPUTSELECT
ACd => DR_L.OUTPUTSELECT
ACd => DR_L.OUTPUTSELECT
ACd => DR_L.OUTPUTSELECT
ACd => DR_H.OUTPUTSELECT
ACd => DR_H.OUTPUTSELECT
ACd => DR_H.OUTPUTSELECT
ACd => DR_H.OUTPUTSELECT
ACd => DR_H.OUTPUTSELECT
ACd => DR_H.OUTPUTSELECT
ACd => DR_H.OUTPUTSELECT
ACd => DR_H.OUTPUTSELECT
ACd => INPRs.OUTPUTSELECT
ACd => INPRs.OUTPUTSELECT
ACd => INPRs.OUTPUTSELECT
ACd => INPRs.OUTPUTSELECT
ACd => INPRs.OUTPUTSELECT
ACd => INPRs.OUTPUTSELECT
ACd => INPRs.OUTPUTSELECT
ACd => INPRs.OUTPUTSELECT
DRd => DR_L.OUTPUTSELECT
DRd => DR_L.OUTPUTSELECT
DRd => DR_L.OUTPUTSELECT
DRd => DR_L.OUTPUTSELECT
DRd => DR_L.OUTPUTSELECT
DRd => DR_L.OUTPUTSELECT
DRd => DR_L.OUTPUTSELECT
DRd => DR_L.OUTPUTSELECT
DRd => DR_H.OUTPUTSELECT
DRd => DR_H.OUTPUTSELECT
DRd => DR_H.OUTPUTSELECT
DRd => DR_H.OUTPUTSELECT
DRd => DR_H.OUTPUTSELECT
DRd => DR_H.OUTPUTSELECT
DRd => DR_H.OUTPUTSELECT
DRd => DR_H.OUTPUTSELECT
DRd => INPRs.OUTPUTSELECT
DRd => INPRs.OUTPUTSELECT
DRd => INPRs.OUTPUTSELECT
DRd => INPRs.OUTPUTSELECT
DRd => INPRs.OUTPUTSELECT
DRd => INPRs.OUTPUTSELECT
DRd => INPRs.OUTPUTSELECT
DRd => INPRs.OUTPUTSELECT
INPd => INPRs.OUTPUTSELECT
INPd => INPRs.OUTPUTSELECT
INPd => INPRs.OUTPUTSELECT
INPd => INPRs.OUTPUTSELECT
INPd => INPRs.OUTPUTSELECT
INPd => INPRs.OUTPUTSELECT
INPd => INPRs.OUTPUTSELECT
INPd => INPRs.OUTPUTSELECT
Clk => Clock_controll_50MHZ_T_50HZ:CC1.clkin
Clk => AC_16:R1.clk
Clk => DR_16:R2.clk
Clk => INPR:R3.clk
Clk => E:D1.clk
Carry << Carry~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dig1[0] << Disp_CA:DI1.dig1[0]
Dig1[1] << Disp_CA:DI1.dig1[1]
Dig1[2] << Disp_CA:DI1.dig1[2]
Dig1[3] << Disp_CA:DI1.dig1[3]
Dig1[4] << Disp_CA:DI1.dig1[4]
Dig1[5] << Disp_CA:DI1.dig1[5]
Dig1[6] << Disp_CA:DI1.dig1[6]
Dig2[0] << Disp_CA:DI1.dig2[0]
Dig2[1] << Disp_CA:DI1.dig2[1]
Dig2[2] << Disp_CA:DI1.dig2[2]
Dig2[3] << Disp_CA:DI1.dig2[3]
Dig2[4] << Disp_CA:DI1.dig2[4]
Dig2[5] << Disp_CA:DI1.dig2[5]
Dig2[6] << Disp_CA:DI1.dig2[6]
Dig3[0] << Disp_CA:DI1.dig3[0]
Dig3[1] << Disp_CA:DI1.dig3[1]
Dig3[2] << Disp_CA:DI1.dig3[2]
Dig3[3] << Disp_CA:DI1.dig3[3]
Dig3[4] << Disp_CA:DI1.dig3[4]
Dig3[5] << Disp_CA:DI1.dig3[5]
Dig3[6] << Disp_CA:DI1.dig3[6]
Dig4[0] << Disp_CA:DI1.dig4[0]
Dig4[1] << Disp_CA:DI1.dig4[1]
Dig4[2] << Disp_CA:DI1.dig4[2]
Dig4[3] << Disp_CA:DI1.dig4[3]
Dig4[4] << Disp_CA:DI1.dig4[4]
Dig4[5] << Disp_CA:DI1.dig4[5]
Dig4[6] << Disp_CA:DI1.dig4[6]
Dig5[0] << Disp_CA:DI1.dig5[0]
Dig5[1] << Disp_CA:DI1.dig5[1]
Dig5[2] << Disp_CA:DI1.dig5[2]
Dig5[3] << Disp_CA:DI1.dig5[3]
Dig5[4] << Disp_CA:DI1.dig5[4]
Dig5[5] << Disp_CA:DI1.dig5[5]
Dig5[6] << Disp_CA:DI1.dig5[6]


|ALU_Test|Clock_controll_50MHZ_T_50HZ:CC1
clkin => clkout_s.CLK
clkin => CH[0].CLK
clkin => CH[1].CLK
clkin => CH[2].CLK
clkin => CH[3].CLK
clkin => CH[4].CLK
clkin => CH[5].CLK
clkin => CH[6].CLK
clkin => CH[7].CLK
clkin => CH[8].CLK
clkin => CH[9].CLK
clkin => CH[10].CLK
clkin => CH[11].CLK
clkin => CH[12].CLK
clkin => CH[13].CLK
clkin => CH[14].CLK
clkin => CH[15].CLK
clkin => CH[16].CLK
clkin => CH[17].CLK
clkin => CH[18].CLK
clkin => CH[19].CLK
EN => CH[19].IN0
EN => clkout_s.ENA
EN => CH[19].ENA
EN => CH[18].ENA
EN => CH[17].ENA
EN => CH[16].ENA
EN => CH[15].ENA
EN => CH[14].ENA
EN => CH[13].ENA
EN => CH[12].ENA
EN => CH[11].ENA
EN => CH[10].ENA
EN => CH[9].ENA
EN => CH[8].ENA
EN => CH[7].ENA
EN => CH[6].ENA
EN => CH[5].ENA
EN => CH[4].ENA
EN => CH[3].ENA
EN => CH[2].ENA
EN => CH[1].ENA
EN => CH[0].ENA
reset => clkout_s.OUTPUTSELECT
reset => CH[19].IN1
clkout <= clkout_s.DB_MAX_OUTPUT_PORT_TYPE


|ALU_Test|AC_16:R1
inac[0] => S_AC.DATAB
inac[1] => S_AC.DATAB
inac[2] => S_AC.DATAB
inac[3] => S_AC.DATAB
inac[4] => S_AC.DATAB
inac[5] => S_AC.DATAB
inac[6] => S_AC.DATAB
inac[7] => S_AC.DATAB
inac[8] => S_AC.DATAB
inac[9] => S_AC.DATAB
inac[10] => S_AC.DATAB
inac[11] => S_AC.DATAB
inac[12] => S_AC.DATAB
inac[13] => S_AC.DATAB
inac[14] => S_AC.DATAB
inac[15] => S_AC.DATAB
outac[0] <= S_AC[0].DB_MAX_OUTPUT_PORT_TYPE
outac[1] <= S_AC[1].DB_MAX_OUTPUT_PORT_TYPE
outac[2] <= S_AC[2].DB_MAX_OUTPUT_PORT_TYPE
outac[3] <= S_AC[3].DB_MAX_OUTPUT_PORT_TYPE
outac[4] <= S_AC[4].DB_MAX_OUTPUT_PORT_TYPE
outac[5] <= S_AC[5].DB_MAX_OUTPUT_PORT_TYPE
outac[6] <= S_AC[6].DB_MAX_OUTPUT_PORT_TYPE
outac[7] <= S_AC[7].DB_MAX_OUTPUT_PORT_TYPE
outac[8] <= S_AC[8].DB_MAX_OUTPUT_PORT_TYPE
outac[9] <= S_AC[9].DB_MAX_OUTPUT_PORT_TYPE
outac[10] <= S_AC[10].DB_MAX_OUTPUT_PORT_TYPE
outac[11] <= S_AC[11].DB_MAX_OUTPUT_PORT_TYPE
outac[12] <= S_AC[12].DB_MAX_OUTPUT_PORT_TYPE
outac[13] <= S_AC[13].DB_MAX_OUTPUT_PORT_TYPE
outac[14] <= S_AC[14].DB_MAX_OUTPUT_PORT_TYPE
outac[15] <= S_AC[15].DB_MAX_OUTPUT_PORT_TYPE
clk => S_AC[0].CLK
clk => S_AC[1].CLK
clk => S_AC[2].CLK
clk => S_AC[3].CLK
clk => S_AC[4].CLK
clk => S_AC[5].CLK
clk => S_AC[6].CLK
clk => S_AC[7].CLK
clk => S_AC[8].CLK
clk => S_AC[9].CLK
clk => S_AC[10].CLK
clk => S_AC[11].CLK
clk => S_AC[12].CLK
clk => S_AC[13].CLK
clk => S_AC[14].CLK
clk => S_AC[15].CLK
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
load => S_AC.OUTPUTSELECT
incr => process_0.IN1
incr => process_0.IN1
AC15 <= S_AC[15].DB_MAX_OUTPUT_PORT_TYPE
AC0 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT
clr => S_AC.OUTPUTSELECT


|ALU_Test|DR_16:R2
indr[0] => S_DR.DATAB
indr[1] => S_DR.DATAB
indr[2] => S_DR.DATAB
indr[3] => S_DR.DATAB
indr[4] => S_DR.DATAB
indr[5] => S_DR.DATAB
indr[6] => S_DR.DATAB
indr[7] => S_DR.DATAB
indr[8] => S_DR.DATAB
indr[9] => S_DR.DATAB
indr[10] => S_DR.DATAB
indr[11] => S_DR.DATAB
indr[12] => S_DR.DATAB
indr[13] => S_DR.DATAB
indr[14] => S_DR.DATAB
indr[15] => S_DR.DATAB
outdr[0] <= S_DR[0].DB_MAX_OUTPUT_PORT_TYPE
outdr[1] <= S_DR[1].DB_MAX_OUTPUT_PORT_TYPE
outdr[2] <= S_DR[2].DB_MAX_OUTPUT_PORT_TYPE
outdr[3] <= S_DR[3].DB_MAX_OUTPUT_PORT_TYPE
outdr[4] <= S_DR[4].DB_MAX_OUTPUT_PORT_TYPE
outdr[5] <= S_DR[5].DB_MAX_OUTPUT_PORT_TYPE
outdr[6] <= S_DR[6].DB_MAX_OUTPUT_PORT_TYPE
outdr[7] <= S_DR[7].DB_MAX_OUTPUT_PORT_TYPE
outdr[8] <= S_DR[8].DB_MAX_OUTPUT_PORT_TYPE
outdr[9] <= S_DR[9].DB_MAX_OUTPUT_PORT_TYPE
outdr[10] <= S_DR[10].DB_MAX_OUTPUT_PORT_TYPE
outdr[11] <= S_DR[11].DB_MAX_OUTPUT_PORT_TYPE
outdr[12] <= S_DR[12].DB_MAX_OUTPUT_PORT_TYPE
outdr[13] <= S_DR[13].DB_MAX_OUTPUT_PORT_TYPE
outdr[14] <= S_DR[14].DB_MAX_OUTPUT_PORT_TYPE
outdr[15] <= S_DR[15].DB_MAX_OUTPUT_PORT_TYPE
clk => S_DR[0].CLK
clk => S_DR[1].CLK
clk => S_DR[2].CLK
clk => S_DR[3].CLK
clk => S_DR[4].CLK
clk => S_DR[5].CLK
clk => S_DR[6].CLK
clk => S_DR[7].CLK
clk => S_DR[8].CLK
clk => S_DR[9].CLK
clk => S_DR[10].CLK
clk => S_DR[11].CLK
clk => S_DR[12].CLK
clk => S_DR[13].CLK
clk => S_DR[14].CLK
clk => S_DR[15].CLK
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
load => S_DR.OUTPUTSELECT
incr => process_0.IN1
incr => process_0.IN1
DR0 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT
clr => S_DR.OUTPUTSELECT


|ALU_Test|INPR:R3
inin[0] => outin[0]~reg0.DATAIN
inin[1] => outin[1]~reg0.DATAIN
inin[2] => outin[2]~reg0.DATAIN
inin[3] => outin[3]~reg0.DATAIN
inin[4] => outin[4]~reg0.DATAIN
inin[5] => outin[5]~reg0.DATAIN
inin[6] => outin[6]~reg0.DATAIN
inin[7] => outin[7]~reg0.DATAIN
outin[0] <= outin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outin[1] <= outin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outin[2] <= outin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outin[3] <= outin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outin[4] <= outin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outin[5] <= outin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outin[6] <= outin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outin[7] <= outin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FGI => outin[0]~reg0.ENA
FGI => outin[1]~reg0.ENA
FGI => outin[2]~reg0.ENA
FGI => outin[3]~reg0.ENA
FGI => outin[4]~reg0.ENA
FGI => outin[5]~reg0.ENA
FGI => outin[6]~reg0.ENA
FGI => outin[7]~reg0.ENA
clk => outin[0]~reg0.CLK
clk => outin[1]~reg0.CLK
clk => outin[2]~reg0.CLK
clk => outin[3]~reg0.CLK
clk => outin[4]~reg0.CLK
clk => outin[5]~reg0.CLK
clk => outin[6]~reg0.CLK
clk => outin[7]~reg0.CLK


|ALU_Test|E:D1
inE => S_E.DATAB
loadE => S_E.OUTPUTSELECT
clearE => S_E.OUTPUTSELECT
NOTE => S_E.OUTPUTSELECT
clk => S_E.CLK
oute <= S_E.DB_MAX_OUTPUT_PORT_TYPE


|ALU_Test|MiniALU:AA1
Sel[0] => Mux7.IN8
Sel[0] => Mux6.IN10
Sel[0] => Mux5.IN8
Sel[0] => Mux4.IN7
Sel[0] => Mux3.IN7
Sel[0] => Mux2.IN7
Sel[0] => Mux1.IN7
Sel[0] => Mux0.IN7
Sel[0] => Mux8.IN7
Sel[0] => Mux9.IN7
Sel[0] => Mux10.IN7
Sel[0] => Mux11.IN7
Sel[0] => Mux12.IN7
Sel[0] => Mux13.IN7
Sel[0] => Mux14.IN7
Sel[0] => Mux15.IN7
Sel[0] => Mux16.IN7
Sel[0] => Mux17.IN7
Sel[0] => Mux18.IN10
Sel[0] => Mux19.IN10
Sel[1] => Mux7.IN7
Sel[1] => Mux6.IN9
Sel[1] => Mux5.IN7
Sel[1] => Mux4.IN6
Sel[1] => Mux3.IN6
Sel[1] => Mux2.IN6
Sel[1] => Mux1.IN6
Sel[1] => Mux0.IN6
Sel[1] => Mux8.IN6
Sel[1] => Mux9.IN6
Sel[1] => Mux10.IN6
Sel[1] => Mux11.IN6
Sel[1] => Mux12.IN6
Sel[1] => Mux13.IN6
Sel[1] => Mux14.IN6
Sel[1] => Mux15.IN6
Sel[1] => Mux16.IN6
Sel[1] => Mux17.IN6
Sel[1] => Mux18.IN9
Sel[1] => Mux19.IN9
Sel[2] => Mux7.IN6
Sel[2] => Mux6.IN8
Sel[2] => Mux5.IN6
Sel[2] => Mux4.IN5
Sel[2] => Mux3.IN5
Sel[2] => Mux2.IN5
Sel[2] => Mux1.IN5
Sel[2] => Mux0.IN5
Sel[2] => Mux8.IN5
Sel[2] => Mux9.IN5
Sel[2] => Mux10.IN5
Sel[2] => Mux11.IN5
Sel[2] => Mux12.IN5
Sel[2] => Mux13.IN5
Sel[2] => Mux14.IN5
Sel[2] => Mux15.IN5
Sel[2] => Mux16.IN5
Sel[2] => Mux17.IN5
Sel[2] => Mux18.IN8
Sel[2] => Mux19.IN8
DRin[0] => Add0.IN34
DRin[0] => S_ALu.IN0
DRin[0] => Mux5.IN10
DRin[1] => Add0.IN33
DRin[1] => S_ALu.IN0
DRin[1] => Mux4.IN10
DRin[2] => Add0.IN32
DRin[2] => S_ALu.IN0
DRin[2] => Mux3.IN10
DRin[3] => Add0.IN31
DRin[3] => S_ALu.IN0
DRin[3] => Mux2.IN10
DRin[4] => Add0.IN30
DRin[4] => S_ALu.IN0
DRin[4] => Mux1.IN10
DRin[5] => Add0.IN29
DRin[5] => S_ALu.IN0
DRin[5] => Mux0.IN10
DRin[6] => Add0.IN28
DRin[6] => S_ALu.IN0
DRin[6] => Mux8.IN10
DRin[7] => Add0.IN27
DRin[7] => S_ALu.IN0
DRin[7] => Mux9.IN10
DRin[8] => Add0.IN26
DRin[8] => S_ALu.IN0
DRin[8] => Mux10.IN10
DRin[9] => Add0.IN25
DRin[9] => S_ALu.IN0
DRin[9] => Mux11.IN10
DRin[10] => Add0.IN24
DRin[10] => S_ALu.IN0
DRin[10] => Mux12.IN10
DRin[11] => Add0.IN23
DRin[11] => S_ALu.IN0
DRin[11] => Mux13.IN10
DRin[12] => Add0.IN22
DRin[12] => S_ALu.IN0
DRin[12] => Mux14.IN10
DRin[13] => Add0.IN21
DRin[13] => S_ALu.IN0
DRin[13] => Mux15.IN10
DRin[14] => Add0.IN20
DRin[14] => S_ALu.IN0
DRin[14] => Mux16.IN10
DRin[15] => Add0.IN19
DRin[15] => S_ALu.IN0
DRin[15] => Mux17.IN10
Acin[0] => Add0.IN18
Acin[0] => S_ALu.IN1
Acin[0] => Mux4.IN9
Acin[0] => Mux5.IN5
Acin[1] => Add0.IN17
Acin[1] => S_ALu.IN1
Acin[1] => Mux5.IN9
Acin[1] => Mux3.IN9
Acin[1] => Mux4.IN4
Acin[2] => Add0.IN16
Acin[2] => S_ALu.IN1
Acin[2] => Mux4.IN8
Acin[2] => Mux2.IN9
Acin[2] => Mux3.IN4
Acin[3] => Add0.IN15
Acin[3] => S_ALu.IN1
Acin[3] => Mux3.IN8
Acin[3] => Mux1.IN9
Acin[3] => Mux2.IN4
Acin[4] => Add0.IN14
Acin[4] => S_ALu.IN1
Acin[4] => Mux2.IN8
Acin[4] => Mux0.IN9
Acin[4] => Mux1.IN4
Acin[5] => Add0.IN13
Acin[5] => S_ALu.IN1
Acin[5] => Mux1.IN8
Acin[5] => Mux8.IN9
Acin[5] => Mux0.IN4
Acin[6] => Add0.IN12
Acin[6] => S_ALu.IN1
Acin[6] => Mux0.IN8
Acin[6] => Mux9.IN9
Acin[6] => Mux8.IN4
Acin[7] => Add0.IN11
Acin[7] => S_ALu.IN1
Acin[7] => Mux8.IN8
Acin[7] => Mux10.IN9
Acin[7] => Mux9.IN4
Acin[8] => Add0.IN10
Acin[8] => S_ALu.IN1
Acin[8] => Mux9.IN8
Acin[8] => Mux11.IN9
Acin[8] => Mux10.IN4
Acin[9] => Add0.IN9
Acin[9] => S_ALu.IN1
Acin[9] => Mux10.IN8
Acin[9] => Mux12.IN9
Acin[9] => Mux11.IN4
Acin[10] => Add0.IN8
Acin[10] => S_ALu.IN1
Acin[10] => Mux11.IN8
Acin[10] => Mux13.IN9
Acin[10] => Mux12.IN4
Acin[11] => Add0.IN7
Acin[11] => S_ALu.IN1
Acin[11] => Mux12.IN8
Acin[11] => Mux14.IN9
Acin[11] => Mux13.IN4
Acin[12] => Add0.IN6
Acin[12] => S_ALu.IN1
Acin[12] => Mux13.IN8
Acin[12] => Mux15.IN9
Acin[12] => Mux14.IN4
Acin[13] => Add0.IN5
Acin[13] => S_ALu.IN1
Acin[13] => Mux14.IN8
Acin[13] => Mux16.IN9
Acin[13] => Mux15.IN4
Acin[14] => Add0.IN4
Acin[14] => S_ALu.IN1
Acin[14] => Mux15.IN8
Acin[14] => Mux17.IN9
Acin[14] => Mux16.IN4
Acin[15] => Add0.IN3
Acin[15] => S_ALu.IN1
Acin[15] => Mux7.IN10
Acin[15] => Mux16.IN8
Acin[15] => Mux17.IN4
ALUout[0] <= S_ALu[0].DB_MAX_OUTPUT_PORT_TYPE
ALUout[1] <= S_ALu[1].DB_MAX_OUTPUT_PORT_TYPE
ALUout[2] <= S_ALu[2].DB_MAX_OUTPUT_PORT_TYPE
ALUout[3] <= S_ALu[3].DB_MAX_OUTPUT_PORT_TYPE
ALUout[4] <= S_ALu[4].DB_MAX_OUTPUT_PORT_TYPE
ALUout[5] <= S_ALu[5].DB_MAX_OUTPUT_PORT_TYPE
ALUout[6] <= S_ALu[6].DB_MAX_OUTPUT_PORT_TYPE
ALUout[7] <= S_ALu[7].DB_MAX_OUTPUT_PORT_TYPE
ALUout[8] <= S_ALu[8].DB_MAX_OUTPUT_PORT_TYPE
ALUout[9] <= S_ALu[9].DB_MAX_OUTPUT_PORT_TYPE
ALUout[10] <= S_ALu[10].DB_MAX_OUTPUT_PORT_TYPE
ALUout[11] <= S_ALu[11].DB_MAX_OUTPUT_PORT_TYPE
ALUout[12] <= S_ALu[12].DB_MAX_OUTPUT_PORT_TYPE
ALUout[13] <= S_ALu[13].DB_MAX_OUTPUT_PORT_TYPE
ALUout[14] <= S_ALu[14].DB_MAX_OUTPUT_PORT_TYPE
ALUout[15] <= S_ALu[15].DB_MAX_OUTPUT_PORT_TYPE
inpr[0] => ~NO_FANOUT~
inpr[1] => ~NO_FANOUT~
inpr[2] => ~NO_FANOUT~
inpr[3] => ~NO_FANOUT~
inpr[4] => ~NO_FANOUT~
inpr[5] => ~NO_FANOUT~
inpr[6] => ~NO_FANOUT~
inpr[7] => ~NO_FANOUT~
Cin => Mux17.IN8
Cout <= Cout$latch.DB_MAX_OUTPUT_PORT_TYPE


|ALU_Test|CONVERTER:CO1
INS[0] => Mod0.IN31
INS[0] => Div0.IN19
INS[1] => Mod0.IN30
INS[1] => Div0.IN18
INS[2] => Mod0.IN29
INS[2] => Div0.IN17
INS[3] => Mod0.IN28
INS[3] => Div0.IN16
INS[4] => Mod0.IN27
INS[4] => Div0.IN15
INS[5] => Mod0.IN26
INS[5] => Div0.IN14
INS[6] => Mod0.IN25
INS[6] => Div0.IN13
INS[7] => Mod0.IN24
INS[7] => Div0.IN12
INS[8] => Mod0.IN23
INS[8] => Div0.IN11
INS[9] => Mod0.IN22
INS[9] => Div0.IN10
INS[10] => Mod0.IN21
INS[10] => Div0.IN9
INS[11] => Mod0.IN20
INS[11] => Div0.IN8
INS[12] => Mod0.IN19
INS[12] => Div0.IN7
INS[13] => Mod0.IN18
INS[13] => Div0.IN6
INS[14] => Mod0.IN17
INS[14] => Div0.IN5
INS[15] => Mod0.IN16
INS[15] => Div0.IN4
datadig1[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig2[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig3[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig4[0] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[1] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[2] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[3] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig5[0] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[1] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[2] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[3] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE


|ALU_Test|Disp_CA:DI1
datadig1[0] => Mux0.IN19
datadig1[0] => Mux1.IN19
datadig1[0] => Mux2.IN10
datadig1[0] => Mux3.IN19
datadig1[0] => Mux4.IN10
datadig1[0] => Mux5.IN10
datadig1[0] => Mux6.IN19
datadig1[1] => Mux0.IN18
datadig1[1] => Mux1.IN18
datadig1[1] => Mux2.IN9
datadig1[1] => Mux3.IN18
datadig1[1] => Mux4.IN9
datadig1[1] => Mux5.IN9
datadig1[1] => Mux6.IN18
datadig1[2] => Mux0.IN17
datadig1[2] => Mux1.IN17
datadig1[2] => Mux2.IN8
datadig1[2] => Mux3.IN17
datadig1[2] => Mux4.IN8
datadig1[2] => Mux5.IN8
datadig1[2] => Mux6.IN17
datadig1[3] => Mux0.IN16
datadig1[3] => Mux1.IN16
datadig1[3] => Mux3.IN16
datadig1[3] => Mux6.IN16
datadig2[0] => Mux7.IN19
datadig2[0] => Mux8.IN19
datadig2[0] => Mux9.IN10
datadig2[0] => Mux10.IN19
datadig2[0] => Mux11.IN10
datadig2[0] => Mux12.IN10
datadig2[0] => Mux13.IN19
datadig2[1] => Mux7.IN18
datadig2[1] => Mux8.IN18
datadig2[1] => Mux9.IN9
datadig2[1] => Mux10.IN18
datadig2[1] => Mux11.IN9
datadig2[1] => Mux12.IN9
datadig2[1] => Mux13.IN18
datadig2[2] => Mux7.IN17
datadig2[2] => Mux8.IN17
datadig2[2] => Mux9.IN8
datadig2[2] => Mux10.IN17
datadig2[2] => Mux11.IN8
datadig2[2] => Mux12.IN8
datadig2[2] => Mux13.IN17
datadig2[3] => Mux7.IN16
datadig2[3] => Mux8.IN16
datadig2[3] => Mux10.IN16
datadig2[3] => Mux13.IN16
datadig3[0] => Mux14.IN19
datadig3[0] => Mux15.IN19
datadig3[0] => Mux16.IN10
datadig3[0] => Mux17.IN19
datadig3[0] => Mux18.IN10
datadig3[0] => Mux19.IN10
datadig3[0] => Mux20.IN19
datadig3[1] => Mux14.IN18
datadig3[1] => Mux15.IN18
datadig3[1] => Mux16.IN9
datadig3[1] => Mux17.IN18
datadig3[1] => Mux18.IN9
datadig3[1] => Mux19.IN9
datadig3[1] => Mux20.IN18
datadig3[2] => Mux14.IN17
datadig3[2] => Mux15.IN17
datadig3[2] => Mux16.IN8
datadig3[2] => Mux17.IN17
datadig3[2] => Mux18.IN8
datadig3[2] => Mux19.IN8
datadig3[2] => Mux20.IN17
datadig3[3] => Mux14.IN16
datadig3[3] => Mux15.IN16
datadig3[3] => Mux17.IN16
datadig3[3] => Mux20.IN16
datadig4[0] => Mux21.IN19
datadig4[0] => Mux22.IN19
datadig4[0] => Mux23.IN10
datadig4[0] => Mux24.IN19
datadig4[0] => Mux25.IN10
datadig4[0] => Mux26.IN10
datadig4[0] => Mux27.IN19
datadig4[1] => Mux21.IN18
datadig4[1] => Mux22.IN18
datadig4[1] => Mux23.IN9
datadig4[1] => Mux24.IN18
datadig4[1] => Mux25.IN9
datadig4[1] => Mux26.IN9
datadig4[1] => Mux27.IN18
datadig4[2] => Mux21.IN17
datadig4[2] => Mux22.IN17
datadig4[2] => Mux23.IN8
datadig4[2] => Mux24.IN17
datadig4[2] => Mux25.IN8
datadig4[2] => Mux26.IN8
datadig4[2] => Mux27.IN17
datadig4[3] => Mux21.IN16
datadig4[3] => Mux22.IN16
datadig4[3] => Mux24.IN16
datadig4[3] => Mux27.IN16
datadig5[0] => Mux28.IN19
datadig5[0] => Mux29.IN19
datadig5[0] => Mux30.IN10
datadig5[0] => Mux31.IN19
datadig5[0] => Mux32.IN10
datadig5[0] => Mux33.IN10
datadig5[0] => Mux34.IN19
datadig5[1] => Mux28.IN18
datadig5[1] => Mux29.IN18
datadig5[1] => Mux30.IN9
datadig5[1] => Mux31.IN18
datadig5[1] => Mux32.IN9
datadig5[1] => Mux33.IN9
datadig5[1] => Mux34.IN18
datadig5[2] => Mux28.IN17
datadig5[2] => Mux29.IN17
datadig5[2] => Mux30.IN8
datadig5[2] => Mux31.IN17
datadig5[2] => Mux32.IN8
datadig5[2] => Mux33.IN8
datadig5[2] => Mux34.IN17
datadig5[3] => Mux28.IN16
datadig5[3] => Mux29.IN16
datadig5[3] => Mux31.IN16
datadig5[3] => Mux34.IN16
Clk => dig5[0]~reg0.CLK
Clk => dig5[1]~reg0.CLK
Clk => dig5[2]~reg0.CLK
Clk => dig5[3]~reg0.CLK
Clk => dig5[4]~reg0.CLK
Clk => dig5[5]~reg0.CLK
Clk => dig5[6]~reg0.CLK
Clk => dig4[0]~reg0.CLK
Clk => dig4[1]~reg0.CLK
Clk => dig4[2]~reg0.CLK
Clk => dig4[3]~reg0.CLK
Clk => dig4[4]~reg0.CLK
Clk => dig4[5]~reg0.CLK
Clk => dig4[6]~reg0.CLK
Clk => dig3[0]~reg0.CLK
Clk => dig3[1]~reg0.CLK
Clk => dig3[2]~reg0.CLK
Clk => dig3[3]~reg0.CLK
Clk => dig3[4]~reg0.CLK
Clk => dig3[5]~reg0.CLK
Clk => dig3[6]~reg0.CLK
Clk => dig2[0]~reg0.CLK
Clk => dig2[1]~reg0.CLK
Clk => dig2[2]~reg0.CLK
Clk => dig2[3]~reg0.CLK
Clk => dig2[4]~reg0.CLK
Clk => dig2[5]~reg0.CLK
Clk => dig2[6]~reg0.CLK
Clk => dig1[0]~reg0.CLK
Clk => dig1[1]~reg0.CLK
Clk => dig1[2]~reg0.CLK
Clk => dig1[3]~reg0.CLK
Clk => dig1[4]~reg0.CLK
Clk => dig1[5]~reg0.CLK
Clk => dig1[6]~reg0.CLK
dig1[0] <= dig1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[1] <= dig1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[2] <= dig1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[3] <= dig1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[4] <= dig1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[5] <= dig1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[6] <= dig1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[0] <= dig2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[1] <= dig2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[2] <= dig2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[3] <= dig2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[4] <= dig2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[5] <= dig2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[6] <= dig2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[0] <= dig3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[1] <= dig3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[2] <= dig3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[3] <= dig3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[4] <= dig3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[5] <= dig3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[6] <= dig3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[0] <= dig4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[1] <= dig4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[2] <= dig4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[3] <= dig4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[4] <= dig4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[5] <= dig4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[6] <= dig4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[0] <= dig5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[1] <= dig5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[2] <= dig5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[3] <= dig5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[4] <= dig5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[5] <= dig5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[6] <= dig5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


