
WRAP_TX_H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b040  080002b0  080002b0  000012b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a28  0800b2f0  0800b2f0  0000c2f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bd18  0800bd18  0000cd18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bd20  0800bd20  0000cd20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bd24  0800bd24  0000cd24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00003850  24000000  0800bd28  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00006b6c  24003850  0800f578  00010850  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400a3bc  0800f578  000113bc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00010850  2**0
                  CONTENTS, READONLY
 10 .debug_info   000190b8  00000000  00000000  0001087e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002fae  00000000  00000000  00029936  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001360  00000000  00000000  0002c8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f06  00000000  00000000  0002dc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000318df  00000000  00000000  0002eb4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001b23f  00000000  00000000  0006042d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00143c8c  00000000  00000000  0007b66c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b8  00000000  00000000  001bf2f8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000053ac  00000000  00000000  001bf3b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006f  00000000  00000000  001c475c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    00001363  00000000  00000000  001c47cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000010  00000000  00000000  001c5b2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24003850 	.word	0x24003850
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800b2d8 	.word	0x0800b2d8

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24003854 	.word	0x24003854
 80002ec:	0800b2d8 	.word	0x0800b2d8

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <recalculate_output>:
	for (int i = 0; i < 2300; i++) {
		dac_buf[i] = single_val;
	}
}

void recalculate_output(uint8_t * message, uint16_t len) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b08a      	sub	sp, #40	@ 0x28
 80005e4:	af02      	add	r7, sp, #8
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	460b      	mov	r3, r1
 80005ea:	807b      	strh	r3, [r7, #2]

	// Reset symbol buffer from last time
	for(int i = 0; i < NUM_SYMBS; i++) {
 80005ec:	2300      	movs	r3, #0
 80005ee:	61fb      	str	r3, [r7, #28]
 80005f0:	e007      	b.n	8000602 <recalculate_output+0x22>
		symbol_buffer[i] = 0;
 80005f2:	4a6f      	ldr	r2, [pc, #444]	@ (80007b0 <recalculate_output+0x1d0>)
 80005f4:	69fb      	ldr	r3, [r7, #28]
 80005f6:	2100      	movs	r1, #0
 80005f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NUM_SYMBS; i++) {
 80005fc:	69fb      	ldr	r3, [r7, #28]
 80005fe:	3301      	adds	r3, #1
 8000600:	61fb      	str	r3, [r7, #28]
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	2b1e      	cmp	r3, #30
 8000606:	ddf4      	ble.n	80005f2 <recalculate_output+0x12>
	}

	// Copy received message into temp so we don't change the original
	for (size_t i = 0; i < sizeof(rx_msg); ++i) {
 8000608:	2300      	movs	r3, #0
 800060a:	61bb      	str	r3, [r7, #24]
 800060c:	e00b      	b.n	8000626 <recalculate_output+0x46>
		temp_msg[i] = message[i];
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	69bb      	ldr	r3, [r7, #24]
 8000612:	4413      	add	r3, r2
 8000614:	7819      	ldrb	r1, [r3, #0]
 8000616:	4a67      	ldr	r2, [pc, #412]	@ (80007b4 <recalculate_output+0x1d4>)
 8000618:	69bb      	ldr	r3, [r7, #24]
 800061a:	4413      	add	r3, r2
 800061c:	460a      	mov	r2, r1
 800061e:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < sizeof(rx_msg); ++i) {
 8000620:	69bb      	ldr	r3, [r7, #24]
 8000622:	3301      	adds	r3, #1
 8000624:	61bb      	str	r3, [r7, #24]
 8000626:	69bb      	ldr	r3, [r7, #24]
 8000628:	2b01      	cmp	r3, #1
 800062a:	d9f0      	bls.n	800060e <recalculate_output+0x2e>
	}

	// put the packet header in the symbol buffer
	memcpy(symbol_buffer, packet_header, 4*PACKET_HEADER_LEN);
 800062c:	4a60      	ldr	r2, [pc, #384]	@ (80007b0 <recalculate_output+0x1d0>)
 800062e:	4b62      	ldr	r3, [pc, #392]	@ (80007b8 <recalculate_output+0x1d8>)
 8000630:	4614      	mov	r4, r2
 8000632:	461d      	mov	r5, r3
 8000634:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000636:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000640:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000644:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	// put the message in the symbol buffer
	for(int i = 0; i < len; i++) {
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
 800064c:	e027      	b.n	800069e <recalculate_output+0xbe>
		for(int j = 0; j < 8; j++) {
 800064e:	2300      	movs	r3, #0
 8000650:	613b      	str	r3, [r7, #16]
 8000652:	e01e      	b.n	8000692 <recalculate_output+0xb2>
			symbol_buffer[PACKET_HEADER_LEN + 8*i + 8 - 1 - j] = 2 * (int)(temp_msg[i] & 0x01) - 1;
 8000654:	4a57      	ldr	r2, [pc, #348]	@ (80007b4 <recalculate_output+0x1d4>)
 8000656:	697b      	ldr	r3, [r7, #20]
 8000658:	4413      	add	r3, r2
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	f003 0301 	and.w	r3, r3, #1
 8000660:	005a      	lsls	r2, r3, #1
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	00db      	lsls	r3, r3, #3
 8000666:	f103 0116 	add.w	r1, r3, #22
 800066a:	693b      	ldr	r3, [r7, #16]
 800066c:	1acb      	subs	r3, r1, r3
 800066e:	3a01      	subs	r2, #1
 8000670:	494f      	ldr	r1, [pc, #316]	@ (80007b0 <recalculate_output+0x1d0>)
 8000672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			temp_msg[i] = temp_msg[i] >> 1;
 8000676:	4a4f      	ldr	r2, [pc, #316]	@ (80007b4 <recalculate_output+0x1d4>)
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	4413      	add	r3, r2
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	085b      	lsrs	r3, r3, #1
 8000680:	b2d9      	uxtb	r1, r3
 8000682:	4a4c      	ldr	r2, [pc, #304]	@ (80007b4 <recalculate_output+0x1d4>)
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	4413      	add	r3, r2
 8000688:	460a      	mov	r2, r1
 800068a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 800068c:	693b      	ldr	r3, [r7, #16]
 800068e:	3301      	adds	r3, #1
 8000690:	613b      	str	r3, [r7, #16]
 8000692:	693b      	ldr	r3, [r7, #16]
 8000694:	2b07      	cmp	r3, #7
 8000696:	dddd      	ble.n	8000654 <recalculate_output+0x74>
	for(int i = 0; i < len; i++) {
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	3301      	adds	r3, #1
 800069c:	617b      	str	r3, [r7, #20]
 800069e:	887b      	ldrh	r3, [r7, #2]
 80006a0:	697a      	ldr	r2, [r7, #20]
 80006a2:	429a      	cmp	r2, r3
 80006a4:	dbd3      	blt.n	800064e <recalculate_output+0x6e>
		}
	}

    // upsample symbols
    for (int i = 0; i < DAC_BUF_LEN; i++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	e02b      	b.n	8000704 <recalculate_output+0x124>
	    if (i % SPS == 0) {
 80006ac:	68fa      	ldr	r2, [r7, #12]
 80006ae:	4b43      	ldr	r3, [pc, #268]	@ (80007bc <recalculate_output+0x1dc>)
 80006b0:	fb83 1302 	smull	r1, r3, r3, r2
 80006b4:	1159      	asrs	r1, r3, #5
 80006b6:	17d3      	asrs	r3, r2, #31
 80006b8:	1acb      	subs	r3, r1, r3
 80006ba:	2164      	movs	r1, #100	@ 0x64
 80006bc:	fb01 f303 	mul.w	r3, r1, r3
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d114      	bne.n	80006f0 <recalculate_output+0x110>
		    buf1[i] = (symbol_buffer[i / SPS]);
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4a3c      	ldr	r2, [pc, #240]	@ (80007bc <recalculate_output+0x1dc>)
 80006ca:	fb82 1203 	smull	r1, r2, r2, r3
 80006ce:	1152      	asrs	r2, r2, #5
 80006d0:	17db      	asrs	r3, r3, #31
 80006d2:	1ad3      	subs	r3, r2, r3
 80006d4:	4a36      	ldr	r2, [pc, #216]	@ (80007b0 <recalculate_output+0x1d0>)
 80006d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006da:	ee07 3a90 	vmov	s15, r3
 80006de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006e2:	4a37      	ldr	r2, [pc, #220]	@ (80007c0 <recalculate_output+0x1e0>)
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	4413      	add	r3, r2
 80006ea:	edc3 7a00 	vstr	s15, [r3]
 80006ee:	e006      	b.n	80006fe <recalculate_output+0x11e>
	    }
	    else {
		    buf1[i] = 0;
 80006f0:	4a33      	ldr	r2, [pc, #204]	@ (80007c0 <recalculate_output+0x1e0>)
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	4413      	add	r3, r2
 80006f8:	f04f 0200 	mov.w	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < DAC_BUF_LEN; i++) {
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	3301      	adds	r3, #1
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	f640 421b 	movw	r2, #3099	@ 0xc1b
 800070a:	4293      	cmp	r3, r2
 800070c:	ddce      	ble.n	80006ac <recalculate_output+0xcc>
	    }
    }

    // filter
    arm_conv_f32(buf1, DAC_BUF_LEN, RRC, RRC_LEN, buf2);
 800070e:	4b2d      	ldr	r3, [pc, #180]	@ (80007c4 <recalculate_output+0x1e4>)
 8000710:	9300      	str	r3, [sp, #0]
 8000712:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8000716:	4a2c      	ldr	r2, [pc, #176]	@ (80007c8 <recalculate_output+0x1e8>)
 8000718:	f640 411c 	movw	r1, #3100	@ 0xc1c
 800071c:	4828      	ldr	r0, [pc, #160]	@ (80007c0 <recalculate_output+0x1e0>)
 800071e:	f009 fd49 	bl	800a1b4 <arm_conv_f32>

    // modulate
	for (int i = 0; i < DAC_BUF_LEN + RRC_LEN - 1; i++) {
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	e02b      	b.n	8000780 <recalculate_output+0x1a0>
		dac_buf[i] = 0x800 + 5.5 * 0x7FF*cos(2 * M_PI * FC / FS * i) *  buf2[i];
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	ee07 3a90 	vmov	s15, r3
 800072e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000732:	ed9f 6b19 	vldr	d6, [pc, #100]	@ 8000798 <recalculate_output+0x1b8>
 8000736:	ee27 7b06 	vmul.f64	d7, d7, d6
 800073a:	eeb0 0b47 	vmov.f64	d0, d7
 800073e:	f009 ffff 	bl	800a740 <cos>
 8000742:	eeb0 7b40 	vmov.f64	d7, d0
 8000746:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 80007a0 <recalculate_output+0x1c0>
 800074a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800074e:	4a1d      	ldr	r2, [pc, #116]	@ (80007c4 <recalculate_output+0x1e4>)
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	4413      	add	r3, r2
 8000756:	edd3 7a00 	vldr	s15, [r3]
 800075a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800075e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000762:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 80007a8 <recalculate_output+0x1c8>
 8000766:	ee37 7b06 	vadd.f64	d7, d7, d6
 800076a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800076e:	ee17 1a90 	vmov	r1, s15
 8000772:	4a16      	ldr	r2, [pc, #88]	@ (80007cc <recalculate_output+0x1ec>)
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < DAC_BUF_LEN + RRC_LEN - 1; i++) {
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	3301      	adds	r3, #1
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8000786:	dbcf      	blt.n	8000728 <recalculate_output+0x148>
	}
}
 8000788:	bf00      	nop
 800078a:	bf00      	nop
 800078c:	3720      	adds	r7, #32
 800078e:	46bd      	mov	sp, r7
 8000790:	bdb0      	pop	{r4, r5, r7, pc}
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	769cf0e0 	.word	0x769cf0e0
 800079c:	3ff41b2f 	.word	0x3ff41b2f
 80007a0:	00000000 	.word	0x00000000
 80007a4:	40c5fd40 	.word	0x40c5fd40
 80007a8:	00000000 	.word	0x00000000
 80007ac:	40a00000 	.word	0x40a00000
 80007b0:	24003a84 	.word	0x24003a84
 80007b4:	2400a3b4 	.word	0x2400a3b4
 80007b8:	0800bac4 	.word	0x0800bac4
 80007bc:	51eb851f 	.word	0x51eb851f
 80007c0:	24003b00 	.word	0x24003b00
 80007c4:	24006b70 	.word	0x24006b70
 80007c8:	0800b2f0 	.word	0x0800b2f0
 80007cc:	24000000 	.word	0x24000000

080007d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d6:	f000 fcf9 	bl	80011cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007da:	f000 f83b 	bl	8000854 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007de:	f000 f9f9 	bl	8000bd4 <MX_GPIO_Init>
  MX_DMA_Init();
 80007e2:	f000 f9cf 	bl	8000b84 <MX_DMA_Init>
  MX_TIM6_Init();
 80007e6:	f000 f94b 	bl	8000a80 <MX_TIM6_Init>
  MX_DAC1_Init();
 80007ea:	f000 f8f7 	bl	80009dc <MX_DAC1_Init>
  MX_OPAMP1_Init();
 80007ee:	f000 f927 	bl	8000a40 <MX_OPAMP1_Init>
  MX_USART3_UART_Init();
 80007f2:	f000 f97b 	bl	8000aec <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_OPAMP_Start(&hopamp1);
 80007f6:	4811      	ldr	r0, [pc, #68]	@ (800083c <main+0x6c>)
 80007f8:	f004 fb0e 	bl	8004e18 <HAL_OPAMP_Start>
  HAL_TIM_Base_Start(&htim6);
 80007fc:	4810      	ldr	r0, [pc, #64]	@ (8000840 <main+0x70>)
 80007fe:	f007 fa5d 	bl	8007cbc <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000802:	2100      	movs	r1, #0
 8000804:	480f      	ldr	r0, [pc, #60]	@ (8000844 <main+0x74>)
 8000806:	f000 feb0 	bl	800156a <HAL_DAC_Start>
  HAL_UART_Receive_DMA(&huart3, (uint8_t *)rx_msg, sizeof(rx_msg));
 800080a:	2202      	movs	r2, #2
 800080c:	490e      	ldr	r1, [pc, #56]	@ (8000848 <main+0x78>)
 800080e:	480f      	ldr	r0, [pc, #60]	@ (800084c <main+0x7c>)
 8000810:	f007 fcd6 	bl	80081c0 <HAL_UART_Receive_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dac_buf, DAC_BUF_LEN + RRC_LEN - 1, DAC_ALIGN_12B_R);
 8000814:	2300      	movs	r3, #0
 8000816:	9300      	str	r3, [sp, #0]
 8000818:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800081c:	4a0c      	ldr	r2, [pc, #48]	@ (8000850 <main+0x80>)
 800081e:	2100      	movs	r1, #0
 8000820:	4808      	ldr	r0, [pc, #32]	@ (8000844 <main+0x74>)
 8000822:	f000 fef9 	bl	8001618 <HAL_DAC_Start_DMA>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  char msg[2] = "hh";
 8000826:	f646 0368 	movw	r3, #26728	@ 0x6868
 800082a:	80bb      	strh	r3, [r7, #4]
	  recalculate_output((uint8_t *) msg, 2);
 800082c:	1d3b      	adds	r3, r7, #4
 800082e:	2102      	movs	r1, #2
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fed5 	bl	80005e0 <recalculate_output>
  {
 8000836:	bf00      	nop
 8000838:	e7f5      	b.n	8000826 <main+0x56>
 800083a:	bf00      	nop
 800083c:	240038f8 	.word	0x240038f8
 8000840:	2400392c 	.word	0x2400392c
 8000844:	2400386c 	.word	0x2400386c
 8000848:	2400a3b0 	.word	0x2400a3b0
 800084c:	24003978 	.word	0x24003978
 8000850:	24000000 	.word	0x24000000

08000854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b0a4      	sub	sp, #144	@ 0x90
 8000858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800085a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800085e:	224c      	movs	r2, #76	@ 0x4c
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f009 ff40 	bl	800a6e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000868:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800086c:	2220      	movs	r2, #32
 800086e:	2100      	movs	r1, #0
 8000870:	4618      	mov	r0, r3
 8000872:	f009 ff39 	bl	800a6e8 <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8000876:	f107 030c 	add.w	r3, r7, #12
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	609a      	str	r2, [r3, #8]
 8000882:	60da      	str	r2, [r3, #12]
 8000884:	611a      	str	r2, [r3, #16]
 8000886:	615a      	str	r2, [r3, #20]

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000888:	4b52      	ldr	r3, [pc, #328]	@ (80009d4 <SystemClock_Config+0x180>)
 800088a:	f04f 32ff 	mov.w	r2, #4294967295
 800088e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000892:	2004      	movs	r0, #4
 8000894:	f004 fb02 	bl	8004e9c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000898:	2300      	movs	r3, #0
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	4b4e      	ldr	r3, [pc, #312]	@ (80009d8 <SystemClock_Config+0x184>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	4a4d      	ldr	r2, [pc, #308]	@ (80009d8 <SystemClock_Config+0x184>)
 80008a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008a6:	6193      	str	r3, [r2, #24]
 80008a8:	4b4b      	ldr	r3, [pc, #300]	@ (80009d8 <SystemClock_Config+0x184>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008b4:	bf00      	nop
 80008b6:	4b48      	ldr	r3, [pc, #288]	@ (80009d8 <SystemClock_Config+0x184>)
 80008b8:	699b      	ldr	r3, [r3, #24]
 80008ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008c2:	d1f8      	bne.n	80008b6 <SystemClock_Config+0x62>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008c4:	f004 fada 	bl	8004e7c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80008c8:	4b42      	ldr	r3, [pc, #264]	@ (80009d4 <SystemClock_Config+0x180>)
 80008ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80008cc:	4a41      	ldr	r2, [pc, #260]	@ (80009d4 <SystemClock_Config+0x180>)
 80008ce:	f023 0318 	bic.w	r3, r3, #24
 80008d2:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80008d4:	232f      	movs	r3, #47	@ 0x2f
 80008d6:	647b      	str	r3, [r7, #68]	@ 0x44
                              |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008de:	2301      	movs	r3, #1
 80008e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008e2:	2301      	movs	r3, #1
 80008e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80008e6:	2340      	movs	r3, #64	@ 0x40
 80008e8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80008ea:	2301      	movs	r3, #1
 80008ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80008ee:	2301      	movs	r3, #1
 80008f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f2:	2302      	movs	r3, #2
 80008f4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008f6:	2302      	movs	r3, #2
 80008f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008fa:	2301      	movs	r3, #1
 80008fc:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLN = 70;
 80008fe:	2346      	movs	r3, #70	@ 0x46
 8000900:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000902:	2302      	movs	r3, #2
 8000904:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000906:	2304      	movs	r3, #4
 8000908:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800090a:	2302      	movs	r3, #2
 800090c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000910:	230c      	movs	r3, #12
 8000912:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000916:	2300      	movs	r3, #0
 8000918:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000922:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000926:	4618      	mov	r0, r3
 8000928:	f004 fb12 	bl	8004f50 <HAL_RCC_OscConfig>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000932:	f000 f9d9 	bl	8000ce8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000936:	233f      	movs	r3, #63	@ 0x3f
 8000938:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800093a:	2303      	movs	r3, #3
 800093c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800093e:	2300      	movs	r3, #0
 8000940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000942:	2300      	movs	r3, #0
 8000944:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000946:	2340      	movs	r3, #64	@ 0x40
 8000948:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800094a:	2340      	movs	r3, #64	@ 0x40
 800094c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800094e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000952:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000954:	2340      	movs	r3, #64	@ 0x40
 8000956:	643b      	str	r3, [r7, #64]	@ 0x40

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000958:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800095c:	2106      	movs	r1, #6
 800095e:	4618      	mov	r0, r3
 8000960:	f004 ff28 	bl	80057b4 <HAL_RCC_ClockConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0x11a>
  {
    Error_Handler();
 800096a:	f000 f9bd 	bl	8000ce8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800096e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000972:	2100      	movs	r1, #0
 8000974:	2000      	movs	r0, #0
 8000976:	f005 f8d3 	bl	8005b20 <HAL_RCC_MCOConfig>
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_1);
 800097a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800097e:	2100      	movs	r1, #0
 8000980:	2001      	movs	r0, #1
 8000982:	f005 f8cd 	bl	8005b20 <HAL_RCC_MCOConfig>

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8000986:	4b13      	ldr	r3, [pc, #76]	@ (80009d4 <SystemClock_Config+0x180>)
 8000988:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 800098c:	4a11      	ldr	r2, [pc, #68]	@ (80009d4 <SystemClock_Config+0x180>)
 800098e:	f043 0302 	orr.w	r3, r3, #2
 8000992:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c
 8000996:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <SystemClock_Config+0x180>)
 8000998:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 800099c:	f003 0302 	and.w	r3, r3, #2
 80009a0:	607b      	str	r3, [r7, #4]
 80009a2:	687b      	ldr	r3, [r7, #4]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	60fb      	str	r3, [r7, #12]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_LSE;
 80009a8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80009ac:	613b      	str	r3, [r7, #16]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 80009ae:	2300      	movs	r3, #0
 80009b0:	617b      	str	r3, [r7, #20]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,32768);
 80009b2:	f240 53b7 	movw	r3, #1463	@ 0x5b7
 80009b6:	61bb      	str	r3, [r7, #24]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 80009b8:	2322      	movs	r3, #34	@ 0x22
 80009ba:	61fb      	str	r3, [r7, #28]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 80009bc:	2320      	movs	r3, #32
 80009be:	623b      	str	r3, [r7, #32]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 80009c0:	f107 030c 	add.w	r3, r7, #12
 80009c4:	4618      	mov	r0, r3
 80009c6:	f006 ff67 	bl	8007898 <HAL_RCCEx_CRSConfig>
}
 80009ca:	bf00      	nop
 80009cc:	3790      	adds	r7, #144	@ 0x90
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	58024400 	.word	0x58024400
 80009d8:	58024800 	.word	0x58024800

080009dc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08a      	sub	sp, #40	@ 0x28
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	2224      	movs	r2, #36	@ 0x24
 80009e6:	2100      	movs	r1, #0
 80009e8:	4618      	mov	r0, r3
 80009ea:	f009 fe7d 	bl	800a6e8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80009ee:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <MX_DAC1_Init+0x5c>)
 80009f0:	4a12      	ldr	r2, [pc, #72]	@ (8000a3c <MX_DAC1_Init+0x60>)
 80009f2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80009f4:	4810      	ldr	r0, [pc, #64]	@ (8000a38 <MX_DAC1_Init+0x5c>)
 80009f6:	f000 fd96 	bl	8001526 <HAL_DAC_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000a00:	f000 f972 	bl	8000ce8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000a08:	2316      	movs	r3, #22
 8000a0a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000a10:	2302      	movs	r3, #2
 8000a12:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <MX_DAC1_Init+0x5c>)
 8000a20:	f000 fed8 	bl	80017d4 <HAL_DAC_ConfigChannel>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000a2a:	f000 f95d 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	3728      	adds	r7, #40	@ 0x28
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	2400386c 	.word	0x2400386c
 8000a3c:	40007400 	.word	0x40007400

08000a40 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8000a44:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <MX_OPAMP1_Init+0x38>)
 8000a46:	4a0d      	ldr	r2, [pc, #52]	@ (8000a7c <MX_OPAMP1_Init+0x3c>)
 8000a48:	601a      	str	r2, [r3, #0]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 8000a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a78 <MX_OPAMP1_Init+0x38>)
 8000a4c:	2260      	movs	r2, #96	@ 0x60
 8000a4e:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC_CH;
 8000a50:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <MX_OPAMP1_Init+0x38>)
 8000a52:	2204      	movs	r2, #4
 8000a54:	611a      	str	r2, [r3, #16]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8000a56:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <MX_OPAMP1_Init+0x38>)
 8000a58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a5c:	605a      	str	r2, [r3, #4]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000a5e:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <MX_OPAMP1_Init+0x38>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000a64:	4804      	ldr	r0, [pc, #16]	@ (8000a78 <MX_OPAMP1_Init+0x38>)
 8000a66:	f004 f90f 	bl	8004c88 <HAL_OPAMP_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_OPAMP1_Init+0x34>
  {
    Error_Handler();
 8000a70:	f000 f93a 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	240038f8 	.word	0x240038f8
 8000a7c:	40009000 	.word	0x40009000

08000a80 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000a90:	4b14      	ldr	r3, [pc, #80]	@ (8000ae4 <MX_TIM6_Init+0x64>)
 8000a92:	4a15      	ldr	r2, [pc, #84]	@ (8000ae8 <MX_TIM6_Init+0x68>)
 8000a94:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000a96:	4b13      	ldr	r3, [pc, #76]	@ (8000ae4 <MX_TIM6_Init+0x64>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <MX_TIM6_Init+0x64>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 55;
 8000aa2:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <MX_TIM6_Init+0x64>)
 8000aa4:	2237      	movs	r2, #55	@ 0x37
 8000aa6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae4 <MX_TIM6_Init+0x64>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000aae:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <MX_TIM6_Init+0x64>)
 8000ab0:	f007 f8ac 	bl	8007c0c <HAL_TIM_Base_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000aba:	f000 f915 	bl	8000ce8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000abe:	2320      	movs	r3, #32
 8000ac0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4806      	ldr	r0, [pc, #24]	@ (8000ae4 <MX_TIM6_Init+0x64>)
 8000acc:	f007 fa0c 	bl	8007ee8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000ad6:	f000 f907 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000ada:	bf00      	nop
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	2400392c 	.word	0x2400392c
 8000ae8:	40001000 	.word	0x40001000

08000aec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000af0:	4b22      	ldr	r3, [pc, #136]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000af2:	4a23      	ldr	r2, [pc, #140]	@ (8000b80 <MX_USART3_UART_Init+0x94>)
 8000af4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000af6:	4b21      	ldr	r3, [pc, #132]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000af8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000afc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000afe:	4b1f      	ldr	r3, [pc, #124]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b04:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b10:	4b1a      	ldr	r3, [pc, #104]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b12:	220c      	movs	r2, #12
 8000b14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b16:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b1c:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b22:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b28:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b34:	4811      	ldr	r0, [pc, #68]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b36:	f007 fa65 	bl	8008004 <HAL_UART_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b40:	f000 f8d2 	bl	8000ce8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b44:	2100      	movs	r1, #0
 8000b46:	480d      	ldr	r0, [pc, #52]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b48:	f009 fa69 	bl	800a01e <HAL_UARTEx_SetTxFifoThreshold>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000b52:	f000 f8c9 	bl	8000ce8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b56:	2100      	movs	r1, #0
 8000b58:	4808      	ldr	r0, [pc, #32]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b5a:	f009 fa9e 	bl	800a09a <HAL_UARTEx_SetRxFifoThreshold>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000b64:	f000 f8c0 	bl	8000ce8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_USART3_UART_Init+0x90>)
 8000b6a:	f009 fa1f 	bl	8009fac <HAL_UARTEx_DisableFifoMode>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000b74:	f000 f8b8 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	24003978 	.word	0x24003978
 8000b80:	40004800 	.word	0x40004800

08000b84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b8a:	4b11      	ldr	r3, [pc, #68]	@ (8000bd0 <MX_DMA_Init+0x4c>)
 8000b8c:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000b90:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd0 <MX_DMA_Init+0x4c>)
 8000b92:	f043 0301 	orr.w	r3, r3, #1
 8000b96:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 8000b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd0 <MX_DMA_Init+0x4c>)
 8000b9c:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	607b      	str	r3, [r7, #4]
 8000ba6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2100      	movs	r1, #0
 8000bac:	200b      	movs	r0, #11
 8000bae:	f000 fc86 	bl	80014be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000bb2:	200b      	movs	r0, #11
 8000bb4:	f000 fc9d 	bl	80014f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2100      	movs	r1, #0
 8000bbc:	200c      	movs	r0, #12
 8000bbe:	f000 fc7e 	bl	80014be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000bc2:	200c      	movs	r0, #12
 8000bc4:	f000 fc95 	bl	80014f2 <HAL_NVIC_EnableIRQ>

}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	58024400 	.word	0x58024400

08000bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	@ 0x28
 8000bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bda:	f107 0314 	add.w	r3, r7, #20
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bea:	4b31      	ldr	r3, [pc, #196]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000bec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000bf0:	4a2f      	ldr	r2, [pc, #188]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000bf2:	f043 0304 	orr.w	r3, r3, #4
 8000bf6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000bfc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c00:	f003 0304 	and.w	r3, r3, #4
 8000c04:	613b      	str	r3, [r7, #16]
 8000c06:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c08:	4b29      	ldr	r3, [pc, #164]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c0e:	4a28      	ldr	r2, [pc, #160]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c14:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c18:	4b25      	ldr	r3, [pc, #148]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c26:	4b22      	ldr	r3, [pc, #136]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c28:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c2c:	4a20      	ldr	r2, [pc, #128]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c2e:	f043 0308 	orr.w	r3, r3, #8
 8000c32:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c36:	4b1e      	ldr	r3, [pc, #120]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c38:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c3c:	f003 0308 	and.w	r3, r3, #8
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c44:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c46:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c4a:	4a19      	ldr	r2, [pc, #100]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c54:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <MX_GPIO_Init+0xdc>)
 8000c56:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	607b      	str	r3, [r7, #4]
 8000c60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c70:	2300      	movs	r3, #0
 8000c72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000c74:	2300      	movs	r3, #0
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	480d      	ldr	r0, [pc, #52]	@ (8000cb4 <MX_GPIO_Init+0xe0>)
 8000c80:	f003 fe52 	bl	8004928 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2300      	movs	r3, #0
 8000c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000c96:	2300      	movs	r3, #0
 8000c98:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9a:	f107 0314 	add.w	r3, r7, #20
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4805      	ldr	r0, [pc, #20]	@ (8000cb8 <MX_GPIO_Init+0xe4>)
 8000ca2:	f003 fe41 	bl	8004928 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ca6:	bf00      	nop
 8000ca8:	3728      	adds	r7, #40	@ 0x28
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	58024400 	.word	0x58024400
 8000cb4:	58020800 	.word	0x58020800
 8000cb8:	58020000 	.word	0x58020000

08000cbc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
	// TODO: Call a function to generate the waveform corresponding to the new message!
	HAL_UART_Transmit(&huart3, (uint8_t *)rx_msg, 2, 1);
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	2202      	movs	r2, #2
 8000cc8:	4905      	ldr	r1, [pc, #20]	@ (8000ce0 <HAL_UART_RxCpltCallback+0x24>)
 8000cca:	4806      	ldr	r0, [pc, #24]	@ (8000ce4 <HAL_UART_RxCpltCallback+0x28>)
 8000ccc:	f007 f9ea 	bl	80080a4 <HAL_UART_Transmit>
	recalculate_output((uint8_t *) rx_msg, 2);
 8000cd0:	2102      	movs	r1, #2
 8000cd2:	4803      	ldr	r0, [pc, #12]	@ (8000ce0 <HAL_UART_RxCpltCallback+0x24>)
 8000cd4:	f7ff fc84 	bl	80005e0 <recalculate_output>

}
 8000cd8:	bf00      	nop
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	2400a3b0 	.word	0x2400a3b0
 8000ce4:	24003978 	.word	0x24003978

08000ce8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cec:	b672      	cpsid	i
}
 8000cee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <Error_Handler+0x8>

08000cf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000d24 <HAL_MspInit+0x30>)
 8000cfc:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000d00:	4a08      	ldr	r2, [pc, #32]	@ (8000d24 <HAL_MspInit+0x30>)
 8000d02:	f043 0302 	orr.w	r3, r3, #2
 8000d06:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000d0a:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <HAL_MspInit+0x30>)
 8000d0c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000d10:	f003 0302 	and.w	r3, r3, #2
 8000d14:	607b      	str	r3, [r7, #4]
 8000d16:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	58024400 	.word	0x58024400

08000d28 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a23      	ldr	r2, [pc, #140]	@ (8000dc4 <HAL_DAC_MspInit+0x9c>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d13f      	bne.n	8000dba <HAL_DAC_MspInit+0x92>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000d3a:	4b23      	ldr	r3, [pc, #140]	@ (8000dc8 <HAL_DAC_MspInit+0xa0>)
 8000d3c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000d40:	4a21      	ldr	r2, [pc, #132]	@ (8000dc8 <HAL_DAC_MspInit+0xa0>)
 8000d42:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000d46:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc8 <HAL_DAC_MspInit+0xa0>)
 8000d4c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000d50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000d54:	60fb      	str	r3, [r7, #12]
 8000d56:	68fb      	ldr	r3, [r7, #12]

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream0;
 8000d58:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d5a:	4a1d      	ldr	r2, [pc, #116]	@ (8000dd0 <HAL_DAC_MspInit+0xa8>)
 8000d5c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8000d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d60:	2243      	movs	r2, #67	@ 0x43
 8000d62:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d64:	4b19      	ldr	r3, [pc, #100]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d66:	2240      	movs	r2, #64	@ 0x40
 8000d68:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d6a:	4b18      	ldr	r3, [pc, #96]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000d70:	4b16      	ldr	r3, [pc, #88]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d76:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d78:	4b14      	ldr	r3, [pc, #80]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d7a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d7e:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d80:	4b12      	ldr	r3, [pc, #72]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d82:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d86:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000d88:	4b10      	ldr	r3, [pc, #64]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d8e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8000d90:	4b0e      	ldr	r3, [pc, #56]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d92:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d96:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d98:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000d9e:	480b      	ldr	r0, [pc, #44]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000da0:	f000 fee4 	bl	8001b6c <HAL_DMA_Init>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <HAL_DAC_MspInit+0x86>
    {
      Error_Handler();
 8000daa:	f7ff ff9d 	bl	8000ce8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4a06      	ldr	r2, [pc, #24]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	4a05      	ldr	r2, [pc, #20]	@ (8000dcc <HAL_DAC_MspInit+0xa4>)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000dba:	bf00      	nop
 8000dbc:	3710      	adds	r7, #16
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40007400 	.word	0x40007400
 8000dc8:	58024400 	.word	0x58024400
 8000dcc:	24003880 	.word	0x24003880
 8000dd0:	40020010 	.word	0x40020010

08000dd4 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	@ 0x28
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a18      	ldr	r2, [pc, #96]	@ (8000e54 <HAL_OPAMP_MspInit+0x80>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d129      	bne.n	8000e4a <HAL_OPAMP_MspInit+0x76>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 8000df6:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <HAL_OPAMP_MspInit+0x84>)
 8000df8:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8000dfc:	4a16      	ldr	r2, [pc, #88]	@ (8000e58 <HAL_OPAMP_MspInit+0x84>)
 8000dfe:	f043 0310 	orr.w	r3, r3, #16
 8000e02:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c
 8000e06:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <HAL_OPAMP_MspInit+0x84>)
 8000e08:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8000e0c:	f003 0310 	and.w	r3, r3, #16
 8000e10:	613b      	str	r3, [r7, #16]
 8000e12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e14:	4b10      	ldr	r3, [pc, #64]	@ (8000e58 <HAL_OPAMP_MspInit+0x84>)
 8000e16:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e1a:	4a0f      	ldr	r2, [pc, #60]	@ (8000e58 <HAL_OPAMP_MspInit+0x84>)
 8000e1c:	f043 0304 	orr.w	r3, r3, #4
 8000e20:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <HAL_OPAMP_MspInit+0x84>)
 8000e26:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e2a:	f003 0304 	and.w	r3, r3, #4
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
    /**OPAMP1 GPIO Configuration
    PC4     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e32:	2310      	movs	r3, #16
 8000e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e36:	2303      	movs	r3, #3
 8000e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4619      	mov	r1, r3
 8000e44:	4805      	ldr	r0, [pc, #20]	@ (8000e5c <HAL_OPAMP_MspInit+0x88>)
 8000e46:	f003 fd6f 	bl	8004928 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }

}
 8000e4a:	bf00      	nop
 8000e4c:	3728      	adds	r7, #40	@ 0x28
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40009000 	.word	0x40009000
 8000e58:	58024400 	.word	0x58024400
 8000e5c:	58020800 	.word	0x58020800

08000e60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e9c <HAL_TIM_Base_MspInit+0x3c>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d10e      	bne.n	8000e90 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000e72:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea0 <HAL_TIM_Base_MspInit+0x40>)
 8000e74:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000e78:	4a09      	ldr	r2, [pc, #36]	@ (8000ea0 <HAL_TIM_Base_MspInit+0x40>)
 8000e7a:	f043 0310 	orr.w	r3, r3, #16
 8000e7e:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000e82:	4b07      	ldr	r3, [pc, #28]	@ (8000ea0 <HAL_TIM_Base_MspInit+0x40>)
 8000e84:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000e88:	f003 0310 	and.w	r3, r3, #16
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000e90:	bf00      	nop
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	40001000 	.word	0x40001000
 8000ea0:	58024400 	.word	0x58024400

08000ea4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b0ba      	sub	sp, #232	@ 0xe8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ebc:	f107 0310 	add.w	r3, r7, #16
 8000ec0:	22c0      	movs	r2, #192	@ 0xc0
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f009 fc0f 	bl	800a6e8 <memset>
  if(huart->Instance==USART3)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a42      	ldr	r2, [pc, #264]	@ (8000fd8 <HAL_UART_MspInit+0x134>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d17d      	bne.n	8000fd0 <HAL_UART_MspInit+0x12c>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ed4:	f04f 0202 	mov.w	r2, #2
 8000ed8:	f04f 0300 	mov.w	r3, #0
 8000edc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ee6:	f107 0310 	add.w	r3, r7, #16
 8000eea:	4618      	mov	r0, r3
 8000eec:	f005 f858 	bl	8005fa0 <HAL_RCCEx_PeriphCLKConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000ef6:	f7ff fef7 	bl	8000ce8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000efa:	4b38      	ldr	r3, [pc, #224]	@ (8000fdc <HAL_UART_MspInit+0x138>)
 8000efc:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000f00:	4a36      	ldr	r2, [pc, #216]	@ (8000fdc <HAL_UART_MspInit+0x138>)
 8000f02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f06:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000f0a:	4b34      	ldr	r3, [pc, #208]	@ (8000fdc <HAL_UART_MspInit+0x138>)
 8000f0c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000f10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f18:	4b30      	ldr	r3, [pc, #192]	@ (8000fdc <HAL_UART_MspInit+0x138>)
 8000f1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000f1e:	4a2f      	ldr	r2, [pc, #188]	@ (8000fdc <HAL_UART_MspInit+0x138>)
 8000f20:	f043 0308 	orr.w	r3, r3, #8
 8000f24:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000f28:	4b2c      	ldr	r3, [pc, #176]	@ (8000fdc <HAL_UART_MspInit+0x138>)
 8000f2a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000f2e:	f003 0308 	and.w	r3, r3, #8
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f50:	2307      	movs	r3, #7
 8000f52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f56:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4820      	ldr	r0, [pc, #128]	@ (8000fe0 <HAL_UART_MspInit+0x13c>)
 8000f5e:	f003 fce3 	bl	8004928 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8000f62:	4b20      	ldr	r3, [pc, #128]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f64:	4a20      	ldr	r2, [pc, #128]	@ (8000fe8 <HAL_UART_MspInit+0x144>)
 8000f66:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8000f68:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f6a:	222d      	movs	r2, #45	@ 0x2d
 8000f6c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f74:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f80:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f82:	4b18      	ldr	r3, [pc, #96]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f88:	4b16      	ldr	r3, [pc, #88]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000f8e:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f94:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f96:	4b13      	ldr	r3, [pc, #76]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000fa2:	4810      	ldr	r0, [pc, #64]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000fa4:	f000 fde2 	bl	8001b6c <HAL_DMA_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8000fae:	f7ff fe9b 	bl	8000ce8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000fb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000fba:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe4 <HAL_UART_MspInit+0x140>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	2027      	movs	r0, #39	@ 0x27
 8000fc6:	f000 fa7a 	bl	80014be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000fca:	2027      	movs	r0, #39	@ 0x27
 8000fcc:	f000 fa91 	bl	80014f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000fd0:	bf00      	nop
 8000fd2:	37e8      	adds	r7, #232	@ 0xe8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40004800 	.word	0x40004800
 8000fdc:	58024400 	.word	0x58024400
 8000fe0:	58020c00 	.word	0x58020c00
 8000fe4:	24003a0c 	.word	0x24003a0c
 8000fe8:	40020028 	.word	0x40020028

08000fec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <NMI_Handler+0x4>

08000ff4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <HardFault_Handler+0x4>

08000ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <MemManage_Handler+0x4>

08001004 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <BusFault_Handler+0x4>

0800100c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <UsageFault_Handler+0x4>

08001014 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001042:	f000 f935 	bl	80012b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001050:	4802      	ldr	r0, [pc, #8]	@ (800105c <DMA1_Stream0_IRQHandler+0x10>)
 8001052:	f002 f8e7 	bl	8003224 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	24003880 	.word	0x24003880

08001060 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001064:	4802      	ldr	r0, [pc, #8]	@ (8001070 <DMA1_Stream1_IRQHandler+0x10>)
 8001066:	f002 f8dd 	bl	8003224 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	24003a0c 	.word	0x24003a0c

08001074 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001078:	4802      	ldr	r0, [pc, #8]	@ (8001084 <USART3_IRQHandler+0x10>)
 800107a:	f007 f8ed 	bl	8008258 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	24003978 	.word	0x24003978

08001088 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800108c:	4b32      	ldr	r3, [pc, #200]	@ (8001158 <SystemInit+0xd0>)
 800108e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001092:	4a31      	ldr	r2, [pc, #196]	@ (8001158 <SystemInit+0xd0>)
 8001094:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001098:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800109c:	4b2f      	ldr	r3, [pc, #188]	@ (800115c <SystemInit+0xd4>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f003 030f 	and.w	r3, r3, #15
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d807      	bhi.n	80010b8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010a8:	4b2c      	ldr	r3, [pc, #176]	@ (800115c <SystemInit+0xd4>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f023 030f 	bic.w	r3, r3, #15
 80010b0:	4a2a      	ldr	r2, [pc, #168]	@ (800115c <SystemInit+0xd4>)
 80010b2:	f043 0303 	orr.w	r3, r3, #3
 80010b6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010b8:	4b29      	ldr	r3, [pc, #164]	@ (8001160 <SystemInit+0xd8>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a28      	ldr	r2, [pc, #160]	@ (8001160 <SystemInit+0xd8>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010c4:	4b26      	ldr	r3, [pc, #152]	@ (8001160 <SystemInit+0xd8>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010ca:	4b25      	ldr	r3, [pc, #148]	@ (8001160 <SystemInit+0xd8>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	4924      	ldr	r1, [pc, #144]	@ (8001160 <SystemInit+0xd8>)
 80010d0:	4b24      	ldr	r3, [pc, #144]	@ (8001164 <SystemInit+0xdc>)
 80010d2:	4013      	ands	r3, r2
 80010d4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010d6:	4b21      	ldr	r3, [pc, #132]	@ (800115c <SystemInit+0xd4>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 030c 	and.w	r3, r3, #12
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d007      	beq.n	80010f2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010e2:	4b1e      	ldr	r3, [pc, #120]	@ (800115c <SystemInit+0xd4>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f023 030f 	bic.w	r3, r3, #15
 80010ea:	4a1c      	ldr	r2, [pc, #112]	@ (800115c <SystemInit+0xd4>)
 80010ec:	f043 0303 	orr.w	r3, r3, #3
 80010f0:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80010f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <SystemInit+0xd8>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80010f8:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <SystemInit+0xd8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80010fe:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <SystemInit+0xd8>)
 8001100:	2200      	movs	r2, #0
 8001102:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001104:	4b16      	ldr	r3, [pc, #88]	@ (8001160 <SystemInit+0xd8>)
 8001106:	4a18      	ldr	r2, [pc, #96]	@ (8001168 <SystemInit+0xe0>)
 8001108:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800110a:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <SystemInit+0xd8>)
 800110c:	4a17      	ldr	r2, [pc, #92]	@ (800116c <SystemInit+0xe4>)
 800110e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001110:	4b13      	ldr	r3, [pc, #76]	@ (8001160 <SystemInit+0xd8>)
 8001112:	4a17      	ldr	r2, [pc, #92]	@ (8001170 <SystemInit+0xe8>)
 8001114:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001116:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <SystemInit+0xd8>)
 8001118:	2200      	movs	r2, #0
 800111a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800111c:	4b10      	ldr	r3, [pc, #64]	@ (8001160 <SystemInit+0xd8>)
 800111e:	4a14      	ldr	r2, [pc, #80]	@ (8001170 <SystemInit+0xe8>)
 8001120:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001122:	4b0f      	ldr	r3, [pc, #60]	@ (8001160 <SystemInit+0xd8>)
 8001124:	2200      	movs	r2, #0
 8001126:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001128:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <SystemInit+0xd8>)
 800112a:	4a11      	ldr	r2, [pc, #68]	@ (8001170 <SystemInit+0xe8>)
 800112c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800112e:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <SystemInit+0xd8>)
 8001130:	2200      	movs	r2, #0
 8001132:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001134:	4b0a      	ldr	r3, [pc, #40]	@ (8001160 <SystemInit+0xd8>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a09      	ldr	r2, [pc, #36]	@ (8001160 <SystemInit+0xd8>)
 800113a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800113e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001140:	4b07      	ldr	r3, [pc, #28]	@ (8001160 <SystemInit+0xd8>)
 8001142:	2200      	movs	r2, #0
 8001144:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001146:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <SystemInit+0xec>)
 8001148:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800114c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	e000ed00 	.word	0xe000ed00
 800115c:	52002000 	.word	0x52002000
 8001160:	58024400 	.word	0x58024400
 8001164:	eaf6ed7f 	.word	0xeaf6ed7f
 8001168:	02020200 	.word	0x02020200
 800116c:	01ff0000 	.word	0x01ff0000
 8001170:	01010280 	.word	0x01010280
 8001174:	52004000 	.word	0x52004000

08001178 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001178:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800117c:	f7ff ff84 	bl	8001088 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001180:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001182:	490d      	ldr	r1, [pc, #52]	@ (80011b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001184:	4a0d      	ldr	r2, [pc, #52]	@ (80011bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001186:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001188:	e002      	b.n	8001190 <LoopCopyDataInit>

0800118a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800118a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800118c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800118e:	3304      	adds	r3, #4

08001190 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001194:	d3f9      	bcc.n	800118a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001196:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001198:	4c0a      	ldr	r4, [pc, #40]	@ (80011c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800119a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800119c:	e001      	b.n	80011a2 <LoopFillZerobss>

0800119e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800119e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a0:	3204      	adds	r2, #4

080011a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a4:	d3fb      	bcc.n	800119e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011a6:	f009 faa7 	bl	800a6f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011aa:	f7ff fb11 	bl	80007d0 <main>
  bx  lr
 80011ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011b0:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80011b4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011b8:	24003850 	.word	0x24003850
  ldr r2, =_sidata
 80011bc:	0800bd28 	.word	0x0800bd28
  ldr r2, =_sbss
 80011c0:	24003850 	.word	0x24003850
  ldr r4, =_ebss
 80011c4:	2400a3bc 	.word	0x2400a3bc

080011c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011c8:	e7fe      	b.n	80011c8 <ADC_IRQHandler>
	...

080011cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011d2:	2003      	movs	r0, #3
 80011d4:	f000 f968 	bl	80014a8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80011d8:	f004 fd0c 	bl	8005bf4 <HAL_RCC_GetSysClockFreq>
 80011dc:	4602      	mov	r2, r0
 80011de:	4b15      	ldr	r3, [pc, #84]	@ (8001234 <HAL_Init+0x68>)
 80011e0:	699b      	ldr	r3, [r3, #24]
 80011e2:	0a1b      	lsrs	r3, r3, #8
 80011e4:	f003 030f 	and.w	r3, r3, #15
 80011e8:	4913      	ldr	r1, [pc, #76]	@ (8001238 <HAL_Init+0x6c>)
 80011ea:	5ccb      	ldrb	r3, [r1, r3]
 80011ec:	f003 031f 	and.w	r3, r3, #31
 80011f0:	fa22 f303 	lsr.w	r3, r2, r3
 80011f4:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80011f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001234 <HAL_Init+0x68>)
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001238 <HAL_Init+0x6c>)
 8001200:	5cd3      	ldrb	r3, [r2, r3]
 8001202:	f003 031f 	and.w	r3, r3, #31
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	fa22 f303 	lsr.w	r3, r2, r3
 800120c:	4a0b      	ldr	r2, [pc, #44]	@ (800123c <HAL_Init+0x70>)
 800120e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001210:	4a0b      	ldr	r2, [pc, #44]	@ (8001240 <HAL_Init+0x74>)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001216:	200f      	movs	r0, #15
 8001218:	f000 f814 	bl	8001244 <HAL_InitTick>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e002      	b.n	800122c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001226:	f7ff fd65 	bl	8000cf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122a:	2300      	movs	r3, #0
}
 800122c:	4618      	mov	r0, r3
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	58024400 	.word	0x58024400
 8001238:	0800bb00 	.word	0x0800bb00
 800123c:	24003844 	.word	0x24003844
 8001240:	24003840 	.word	0x24003840

08001244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800124c:	4b15      	ldr	r3, [pc, #84]	@ (80012a4 <HAL_InitTick+0x60>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d101      	bne.n	8001258 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	e021      	b.n	800129c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001258:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <HAL_InitTick+0x64>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <HAL_InitTick+0x60>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001266:	fbb3 f3f1 	udiv	r3, r3, r1
 800126a:	fbb2 f3f3 	udiv	r3, r2, r3
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f94d 	bl	800150e <HAL_SYSTICK_Config>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e00e      	b.n	800129c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b0f      	cmp	r3, #15
 8001282:	d80a      	bhi.n	800129a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001284:	2200      	movs	r2, #0
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	f04f 30ff 	mov.w	r0, #4294967295
 800128c:	f000 f917 	bl	80014be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001290:	4a06      	ldr	r2, [pc, #24]	@ (80012ac <HAL_InitTick+0x68>)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001296:	2300      	movs	r3, #0
 8001298:	e000      	b.n	800129c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
}
 800129c:	4618      	mov	r0, r3
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	2400384c 	.word	0x2400384c
 80012a8:	24003840 	.word	0x24003840
 80012ac:	24003848 	.word	0x24003848

080012b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012b4:	4b06      	ldr	r3, [pc, #24]	@ (80012d0 <HAL_IncTick+0x20>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <HAL_IncTick+0x24>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4413      	add	r3, r2
 80012c0:	4a04      	ldr	r2, [pc, #16]	@ (80012d4 <HAL_IncTick+0x24>)
 80012c2:	6013      	str	r3, [r2, #0]
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	2400384c 	.word	0x2400384c
 80012d4:	2400a3b8 	.word	0x2400a3b8

080012d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return uwTick;
 80012dc:	4b03      	ldr	r3, [pc, #12]	@ (80012ec <HAL_GetTick+0x14>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	2400a3b8 	.word	0x2400a3b8

080012f0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80012f4:	4b03      	ldr	r3, [pc, #12]	@ (8001304 <HAL_GetREVID+0x14>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	0c1b      	lsrs	r3, r3, #16
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	5c001000 	.word	0x5c001000

08001308 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001318:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <__NVIC_SetPriorityGrouping+0x40>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800131e:	68ba      	ldr	r2, [r7, #8]
 8001320:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001324:	4013      	ands	r3, r2
 8001326:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <__NVIC_SetPriorityGrouping+0x44>)
 8001332:	4313      	orrs	r3, r2
 8001334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001336:	4a04      	ldr	r2, [pc, #16]	@ (8001348 <__NVIC_SetPriorityGrouping+0x40>)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	60d3      	str	r3, [r2, #12]
}
 800133c:	bf00      	nop
 800133e:	3714      	adds	r7, #20
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000ed00 	.word	0xe000ed00
 800134c:	05fa0000 	.word	0x05fa0000

08001350 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001354:	4b04      	ldr	r3, [pc, #16]	@ (8001368 <__NVIC_GetPriorityGrouping+0x18>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	0a1b      	lsrs	r3, r3, #8
 800135a:	f003 0307 	and.w	r3, r3, #7
}
 800135e:	4618      	mov	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001376:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800137a:	2b00      	cmp	r3, #0
 800137c:	db0b      	blt.n	8001396 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800137e:	88fb      	ldrh	r3, [r7, #6]
 8001380:	f003 021f 	and.w	r2, r3, #31
 8001384:	4907      	ldr	r1, [pc, #28]	@ (80013a4 <__NVIC_EnableIRQ+0x38>)
 8001386:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800138a:	095b      	lsrs	r3, r3, #5
 800138c:	2001      	movs	r0, #1
 800138e:	fa00 f202 	lsl.w	r2, r0, r2
 8001392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	e000e100 	.word	0xe000e100

080013a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	6039      	str	r1, [r7, #0]
 80013b2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	db0a      	blt.n	80013d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	490c      	ldr	r1, [pc, #48]	@ (80013f4 <__NVIC_SetPriority+0x4c>)
 80013c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013c6:	0112      	lsls	r2, r2, #4
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	440b      	add	r3, r1
 80013cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d0:	e00a      	b.n	80013e8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4908      	ldr	r1, [pc, #32]	@ (80013f8 <__NVIC_SetPriority+0x50>)
 80013d8:	88fb      	ldrh	r3, [r7, #6]
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	3b04      	subs	r3, #4
 80013e0:	0112      	lsls	r2, r2, #4
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	440b      	add	r3, r1
 80013e6:	761a      	strb	r2, [r3, #24]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	e000e100 	.word	0xe000e100
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b089      	sub	sp, #36	@ 0x24
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f1c3 0307 	rsb	r3, r3, #7
 8001416:	2b04      	cmp	r3, #4
 8001418:	bf28      	it	cs
 800141a:	2304      	movcs	r3, #4
 800141c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3304      	adds	r3, #4
 8001422:	2b06      	cmp	r3, #6
 8001424:	d902      	bls.n	800142c <NVIC_EncodePriority+0x30>
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	3b03      	subs	r3, #3
 800142a:	e000      	b.n	800142e <NVIC_EncodePriority+0x32>
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001430:	f04f 32ff 	mov.w	r2, #4294967295
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43da      	mvns	r2, r3
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	401a      	ands	r2, r3
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001444:	f04f 31ff 	mov.w	r1, #4294967295
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	fa01 f303 	lsl.w	r3, r1, r3
 800144e:	43d9      	mvns	r1, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001454:	4313      	orrs	r3, r2
         );
}
 8001456:	4618      	mov	r0, r3
 8001458:	3724      	adds	r7, #36	@ 0x24
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
	...

08001464 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3b01      	subs	r3, #1
 8001470:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001474:	d301      	bcc.n	800147a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001476:	2301      	movs	r3, #1
 8001478:	e00f      	b.n	800149a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800147a:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <SysTick_Config+0x40>)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3b01      	subs	r3, #1
 8001480:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001482:	210f      	movs	r1, #15
 8001484:	f04f 30ff 	mov.w	r0, #4294967295
 8001488:	f7ff ff8e 	bl	80013a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800148c:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <SysTick_Config+0x40>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001492:	4b04      	ldr	r3, [pc, #16]	@ (80014a4 <SysTick_Config+0x40>)
 8001494:	2207      	movs	r2, #7
 8001496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	e000e010 	.word	0xe000e010

080014a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff ff29 	bl	8001308 <__NVIC_SetPriorityGrouping>
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b086      	sub	sp, #24
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	4603      	mov	r3, r0
 80014c6:	60b9      	str	r1, [r7, #8]
 80014c8:	607a      	str	r2, [r7, #4]
 80014ca:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014cc:	f7ff ff40 	bl	8001350 <__NVIC_GetPriorityGrouping>
 80014d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	68b9      	ldr	r1, [r7, #8]
 80014d6:	6978      	ldr	r0, [r7, #20]
 80014d8:	f7ff ff90 	bl	80013fc <NVIC_EncodePriority>
 80014dc:	4602      	mov	r2, r0
 80014de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014e2:	4611      	mov	r1, r2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff ff5f 	bl	80013a8 <__NVIC_SetPriority>
}
 80014ea:	bf00      	nop
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	4603      	mov	r3, r0
 80014fa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff33 	bl	800136c <__NVIC_EnableIRQ>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ffa4 	bl	8001464 <SysTick_Config>
 800151c:	4603      	mov	r3, r0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e014      	b.n	8001562 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	791b      	ldrb	r3, [r3, #4]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	d105      	bne.n	800154e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff fbed 	bl	8000d28 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2202      	movs	r2, #2
 8001552:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2201      	movs	r2, #1
 800155e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
 8001572:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e046      	b.n	800160c <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	795b      	ldrb	r3, [r3, #5]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d101      	bne.n	800158a <HAL_DAC_Start+0x20>
 8001586:	2302      	movs	r3, #2
 8001588:	e040      	b.n	800160c <HAL_DAC_Start+0xa2>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2201      	movs	r2, #1
 800158e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2202      	movs	r2, #2
 8001594:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	6819      	ldr	r1, [r3, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	f003 0310 	and.w	r3, r3, #16
 80015a2:	2201      	movs	r2, #1
 80015a4:	409a      	lsls	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	430a      	orrs	r2, r1
 80015ac:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d10f      	bne.n	80015d4 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d11d      	bne.n	80015fe <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f042 0201 	orr.w	r2, r2, #1
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	e014      	b.n	80015fe <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	f003 0310 	and.w	r3, r3, #16
 80015e4:	2102      	movs	r1, #2
 80015e6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d107      	bne.n	80015fe <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	685a      	ldr	r2, [r3, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f042 0202 	orr.w	r2, r2, #2
 80015fc:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2201      	movs	r2, #1
 8001602:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2200      	movs	r2, #0
 8001608:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800160a:	2300      	movs	r3, #0
}
 800160c:	4618      	mov	r0, r3
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d101      	bne.n	8001630 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e0a2      	b.n	8001776 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	795b      	ldrb	r3, [r3, #5]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d101      	bne.n	800163c <HAL_DAC_Start_DMA+0x24>
 8001638:	2302      	movs	r3, #2
 800163a:	e09c      	b.n	8001776 <HAL_DAC_Start_DMA+0x15e>
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2201      	movs	r2, #1
 8001640:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2202      	movs	r2, #2
 8001646:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d129      	bne.n	80016a2 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	4a4b      	ldr	r2, [pc, #300]	@ (8001780 <HAL_DAC_Start_DMA+0x168>)
 8001654:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	4a4a      	ldr	r2, [pc, #296]	@ (8001784 <HAL_DAC_Start_DMA+0x16c>)
 800165c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	4a49      	ldr	r2, [pc, #292]	@ (8001788 <HAL_DAC_Start_DMA+0x170>)
 8001664:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001674:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001676:	6a3b      	ldr	r3, [r7, #32]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d003      	beq.n	8001684 <HAL_DAC_Start_DMA+0x6c>
 800167c:	6a3b      	ldr	r3, [r7, #32]
 800167e:	2b04      	cmp	r3, #4
 8001680:	d005      	beq.n	800168e <HAL_DAC_Start_DMA+0x76>
 8001682:	e009      	b.n	8001698 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	3308      	adds	r3, #8
 800168a:	613b      	str	r3, [r7, #16]
        break;
 800168c:	e033      	b.n	80016f6 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	330c      	adds	r3, #12
 8001694:	613b      	str	r3, [r7, #16]
        break;
 8001696:	e02e      	b.n	80016f6 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	3310      	adds	r3, #16
 800169e:	613b      	str	r3, [r7, #16]
        break;
 80016a0:	e029      	b.n	80016f6 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	4a39      	ldr	r2, [pc, #228]	@ (800178c <HAL_DAC_Start_DMA+0x174>)
 80016a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	4a38      	ldr	r2, [pc, #224]	@ (8001790 <HAL_DAC_Start_DMA+0x178>)
 80016b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	4a37      	ldr	r2, [pc, #220]	@ (8001794 <HAL_DAC_Start_DMA+0x17c>)
 80016b8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80016c8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80016ca:	6a3b      	ldr	r3, [r7, #32]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d003      	beq.n	80016d8 <HAL_DAC_Start_DMA+0xc0>
 80016d0:	6a3b      	ldr	r3, [r7, #32]
 80016d2:	2b04      	cmp	r3, #4
 80016d4:	d005      	beq.n	80016e2 <HAL_DAC_Start_DMA+0xca>
 80016d6:	e009      	b.n	80016ec <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	3314      	adds	r3, #20
 80016de:	613b      	str	r3, [r7, #16]
        break;
 80016e0:	e009      	b.n	80016f6 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	3318      	adds	r3, #24
 80016e8:	613b      	str	r3, [r7, #16]
        break;
 80016ea:	e004      	b.n	80016f6 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	331c      	adds	r3, #28
 80016f2:	613b      	str	r3, [r7, #16]
        break;
 80016f4:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d111      	bne.n	8001720 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800170a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	6898      	ldr	r0, [r3, #8]
 8001710:	6879      	ldr	r1, [r7, #4]
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	f000 fdb7 	bl	8002288 <HAL_DMA_Start_IT>
 800171a:	4603      	mov	r3, r0
 800171c:	75fb      	strb	r3, [r7, #23]
 800171e:	e010      	b.n	8001742 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800172e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	68d8      	ldr	r0, [r3, #12]
 8001734:	6879      	ldr	r1, [r7, #4]
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	f000 fda5 	bl	8002288 <HAL_DMA_Start_IT>
 800173e:	4603      	mov	r3, r0
 8001740:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2200      	movs	r2, #0
 8001746:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001748:	7dfb      	ldrb	r3, [r7, #23]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d10c      	bne.n	8001768 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	6819      	ldr	r1, [r3, #0]
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	f003 0310 	and.w	r3, r3, #16
 800175a:	2201      	movs	r2, #1
 800175c:	409a      	lsls	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	430a      	orrs	r2, r1
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	e005      	b.n	8001774 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	f043 0204 	orr.w	r2, r3, #4
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001774:	7dfb      	ldrb	r3, [r7, #23]
}
 8001776:	4618      	mov	r0, r3
 8001778:	3718      	adds	r7, #24
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	08001a59 	.word	0x08001a59
 8001784:	08001a7b 	.word	0x08001a7b
 8001788:	08001a97 	.word	0x08001a97
 800178c:	08001b01 	.word	0x08001b01
 8001790:	08001b23 	.word	0x08001b23
 8001794:	08001b3f 	.word	0x08001b3f

08001798 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08a      	sub	sp, #40	@ 0x28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017e0:	2300      	movs	r3, #0
 80017e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d002      	beq.n	80017f2 <HAL_DAC_ConfigChannel+0x1e>
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d101      	bne.n	80017f6 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e12a      	b.n	8001a4c <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	795b      	ldrb	r3, [r3, #5]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d101      	bne.n	8001802 <HAL_DAC_ConfigChannel+0x2e>
 80017fe:	2302      	movs	r3, #2
 8001800:	e124      	b.n	8001a4c <HAL_DAC_ConfigChannel+0x278>
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2201      	movs	r2, #1
 8001806:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2202      	movs	r2, #2
 800180c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2b04      	cmp	r3, #4
 8001814:	d17a      	bne.n	800190c <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001816:	f7ff fd5f 	bl	80012d8 <HAL_GetTick>
 800181a:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d13d      	bne.n	800189e <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001822:	e018      	b.n	8001856 <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001824:	f7ff fd58 	bl	80012d8 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b01      	cmp	r3, #1
 8001830:	d911      	bls.n	8001856 <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001838:	4b86      	ldr	r3, [pc, #536]	@ (8001a54 <HAL_DAC_ConfigChannel+0x280>)
 800183a:	4013      	ands	r3, r2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d00a      	beq.n	8001856 <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	691b      	ldr	r3, [r3, #16]
 8001844:	f043 0208 	orr.w	r2, r3, #8
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2203      	movs	r2, #3
 8001850:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e0fa      	b.n	8001a4c <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800185c:	4b7d      	ldr	r3, [pc, #500]	@ (8001a54 <HAL_DAC_ConfigChannel+0x280>)
 800185e:	4013      	ands	r3, r2
 8001860:	2b00      	cmp	r3, #0
 8001862:	d1df      	bne.n	8001824 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	6992      	ldr	r2, [r2, #24]
 800186c:	641a      	str	r2, [r3, #64]	@ 0x40
 800186e:	e020      	b.n	80018b2 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001870:	f7ff fd32 	bl	80012d8 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b01      	cmp	r3, #1
 800187c:	d90f      	bls.n	800189e <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001884:	2b00      	cmp	r3, #0
 8001886:	da0a      	bge.n	800189e <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	f043 0208 	orr.w	r2, r3, #8
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2203      	movs	r2, #3
 8001898:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e0d6      	b.n	8001a4c <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	dbe3      	blt.n	8001870 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	68ba      	ldr	r2, [r7, #8]
 80018ae:	6992      	ldr	r2, [r2, #24]
 80018b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f003 0310 	and.w	r3, r3, #16
 80018be:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80018c2:	fa01 f303 	lsl.w	r3, r1, r3
 80018c6:	43db      	mvns	r3, r3
 80018c8:	ea02 0103 	and.w	r1, r2, r3
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	69da      	ldr	r2, [r3, #28]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f003 0310 	and.w	r3, r3, #16
 80018d6:	409a      	lsls	r2, r3
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	430a      	orrs	r2, r1
 80018de:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f003 0310 	and.w	r3, r3, #16
 80018ec:	21ff      	movs	r1, #255	@ 0xff
 80018ee:	fa01 f303 	lsl.w	r3, r1, r3
 80018f2:	43db      	mvns	r3, r3
 80018f4:	ea02 0103 	and.w	r1, r2, r3
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	6a1a      	ldr	r2, [r3, #32]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f003 0310 	and.w	r3, r3, #16
 8001902:	409a      	lsls	r2, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	430a      	orrs	r2, r1
 800190a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d11d      	bne.n	8001950 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800191a:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f003 0310 	and.w	r3, r3, #16
 8001922:	221f      	movs	r2, #31
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f003 0310 	and.w	r3, r3, #16
 800193c:	697a      	ldr	r2, [r7, #20]
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4313      	orrs	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001956:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f003 0310 	and.w	r3, r3, #16
 800195e:	2207      	movs	r2, #7
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d102      	bne.n	800197a <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8001974:	2300      	movs	r3, #0
 8001976:	627b      	str	r3, [r7, #36]	@ 0x24
 8001978:	e00f      	b.n	800199a <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d102      	bne.n	8001988 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8001982:	2301      	movs	r3, #1
 8001984:	627b      	str	r3, [r7, #36]	@ 0x24
 8001986:	e008      	b.n	800199a <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8001990:	2301      	movs	r3, #1
 8001992:	627b      	str	r3, [r7, #36]	@ 0x24
 8001994:	e001      	b.n	800199a <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019a6:	4313      	orrs	r3, r2
 80019a8:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f003 0310 	and.w	r3, r3, #16
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6819      	ldr	r1, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f003 0310 	and.w	r3, r3, #16
 80019d0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43da      	mvns	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	400a      	ands	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f003 0310 	and.w	r3, r3, #16
 80019f0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4013      	ands	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f003 0310 	and.w	r3, r3, #16
 8001a0c:	697a      	ldr	r2, [r7, #20]
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6819      	ldr	r1, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f003 0310 	and.w	r3, r3, #16
 8001a2c:	22c0      	movs	r2, #192	@ 0xc0
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43da      	mvns	r2, r3
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	400a      	ands	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2201      	movs	r2, #1
 8001a40:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2200      	movs	r2, #0
 8001a46:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001a48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3728      	adds	r7, #40	@ 0x28
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20008000 	.word	0x20008000

08001a58 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a64:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001a66:	68f8      	ldr	r0, [r7, #12]
 8001a68:	f7ff fe96 	bl	8001798 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2201      	movs	r2, #1
 8001a70:	711a      	strb	r2, [r3, #4]
}
 8001a72:	bf00      	nop
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b084      	sub	sp, #16
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a86:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	f7ff fe8f 	bl	80017ac <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b084      	sub	sp, #16
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aa2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	f043 0204 	orr.w	r2, r3, #4
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	f7ff fe85 	bl	80017c0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	711a      	strb	r2, [r3, #4]
}
 8001abc:	bf00      	nop
 8001abe:	3710      	adds	r7, #16
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001af4:	bf00      	nop
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b0c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f7ff ffd8 	bl	8001ac4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2201      	movs	r2, #1
 8001b18:	711a      	strb	r2, [r3, #4]
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b084      	sub	sp, #16
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b2e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001b30:	68f8      	ldr	r0, [r7, #12]
 8001b32:	f7ff ffd1 	bl	8001ad8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001b36:	bf00      	nop
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b084      	sub	sp, #16
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b4a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	f043 0204 	orr.w	r2, r3, #4
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f7ff ffc7 	bl	8001aec <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2201      	movs	r2, #1
 8001b62:	711a      	strb	r2, [r3, #4]
}
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001b74:	f7ff fbb0 	bl	80012d8 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d101      	bne.n	8001b84 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e37d      	b.n	8002280 <HAL_DMA_Init+0x714>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a66      	ldr	r2, [pc, #408]	@ (8001d24 <HAL_DMA_Init+0x1b8>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d04a      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a65      	ldr	r2, [pc, #404]	@ (8001d28 <HAL_DMA_Init+0x1bc>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d045      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a63      	ldr	r2, [pc, #396]	@ (8001d2c <HAL_DMA_Init+0x1c0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d040      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a62      	ldr	r2, [pc, #392]	@ (8001d30 <HAL_DMA_Init+0x1c4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d03b      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a60      	ldr	r2, [pc, #384]	@ (8001d34 <HAL_DMA_Init+0x1c8>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d036      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a5f      	ldr	r2, [pc, #380]	@ (8001d38 <HAL_DMA_Init+0x1cc>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d031      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a5d      	ldr	r2, [pc, #372]	@ (8001d3c <HAL_DMA_Init+0x1d0>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d02c      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a5c      	ldr	r2, [pc, #368]	@ (8001d40 <HAL_DMA_Init+0x1d4>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d027      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a5a      	ldr	r2, [pc, #360]	@ (8001d44 <HAL_DMA_Init+0x1d8>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d022      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a59      	ldr	r2, [pc, #356]	@ (8001d48 <HAL_DMA_Init+0x1dc>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d01d      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a57      	ldr	r2, [pc, #348]	@ (8001d4c <HAL_DMA_Init+0x1e0>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d018      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a56      	ldr	r2, [pc, #344]	@ (8001d50 <HAL_DMA_Init+0x1e4>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d013      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a54      	ldr	r2, [pc, #336]	@ (8001d54 <HAL_DMA_Init+0x1e8>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d00e      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a53      	ldr	r2, [pc, #332]	@ (8001d58 <HAL_DMA_Init+0x1ec>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d009      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a51      	ldr	r2, [pc, #324]	@ (8001d5c <HAL_DMA_Init+0x1f0>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d004      	beq.n	8001c24 <HAL_DMA_Init+0xb8>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a50      	ldr	r2, [pc, #320]	@ (8001d60 <HAL_DMA_Init+0x1f4>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d101      	bne.n	8001c28 <HAL_DMA_Init+0xbc>
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <HAL_DMA_Init+0xbe>
 8001c28:	2300      	movs	r3, #0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 813c 	beq.w	8001ea8 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2202      	movs	r2, #2
 8001c34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a37      	ldr	r2, [pc, #220]	@ (8001d24 <HAL_DMA_Init+0x1b8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d04a      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a36      	ldr	r2, [pc, #216]	@ (8001d28 <HAL_DMA_Init+0x1bc>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d045      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a34      	ldr	r2, [pc, #208]	@ (8001d2c <HAL_DMA_Init+0x1c0>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d040      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a33      	ldr	r2, [pc, #204]	@ (8001d30 <HAL_DMA_Init+0x1c4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d03b      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a31      	ldr	r2, [pc, #196]	@ (8001d34 <HAL_DMA_Init+0x1c8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d036      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a30      	ldr	r2, [pc, #192]	@ (8001d38 <HAL_DMA_Init+0x1cc>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d031      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a2e      	ldr	r2, [pc, #184]	@ (8001d3c <HAL_DMA_Init+0x1d0>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d02c      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001d40 <HAL_DMA_Init+0x1d4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d027      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a2b      	ldr	r2, [pc, #172]	@ (8001d44 <HAL_DMA_Init+0x1d8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d022      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8001d48 <HAL_DMA_Init+0x1dc>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d01d      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a28      	ldr	r2, [pc, #160]	@ (8001d4c <HAL_DMA_Init+0x1e0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d018      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a27      	ldr	r2, [pc, #156]	@ (8001d50 <HAL_DMA_Init+0x1e4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d013      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a25      	ldr	r2, [pc, #148]	@ (8001d54 <HAL_DMA_Init+0x1e8>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d00e      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a24      	ldr	r2, [pc, #144]	@ (8001d58 <HAL_DMA_Init+0x1ec>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d009      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a22      	ldr	r2, [pc, #136]	@ (8001d5c <HAL_DMA_Init+0x1f0>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d004      	beq.n	8001ce0 <HAL_DMA_Init+0x174>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a21      	ldr	r2, [pc, #132]	@ (8001d60 <HAL_DMA_Init+0x1f4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d108      	bne.n	8001cf2 <HAL_DMA_Init+0x186>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f022 0201 	bic.w	r2, r2, #1
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	e007      	b.n	8001d02 <HAL_DMA_Init+0x196>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 0201 	bic.w	r2, r2, #1
 8001d00:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001d02:	e02f      	b.n	8001d64 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d04:	f7ff fae8 	bl	80012d8 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b05      	cmp	r3, #5
 8001d10:	d928      	bls.n	8001d64 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2220      	movs	r2, #32
 8001d16:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2203      	movs	r2, #3
 8001d1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e2ad      	b.n	8002280 <HAL_DMA_Init+0x714>
 8001d24:	40020010 	.word	0x40020010
 8001d28:	40020028 	.word	0x40020028
 8001d2c:	40020040 	.word	0x40020040
 8001d30:	40020058 	.word	0x40020058
 8001d34:	40020070 	.word	0x40020070
 8001d38:	40020088 	.word	0x40020088
 8001d3c:	400200a0 	.word	0x400200a0
 8001d40:	400200b8 	.word	0x400200b8
 8001d44:	40020410 	.word	0x40020410
 8001d48:	40020428 	.word	0x40020428
 8001d4c:	40020440 	.word	0x40020440
 8001d50:	40020458 	.word	0x40020458
 8001d54:	40020470 	.word	0x40020470
 8001d58:	40020488 	.word	0x40020488
 8001d5c:	400204a0 	.word	0x400204a0
 8001d60:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1c8      	bne.n	8001d04 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	4b73      	ldr	r3, [pc, #460]	@ (8001f4c <HAL_DMA_Init+0x3e0>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001d8a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d96:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001da2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db4:	2b04      	cmp	r3, #4
 8001db6:	d107      	bne.n	8001dc8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b28      	cmp	r3, #40	@ 0x28
 8001dce:	d903      	bls.n	8001dd8 <HAL_DMA_Init+0x26c>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	2b2e      	cmp	r3, #46	@ 0x2e
 8001dd6:	d91f      	bls.n	8001e18 <HAL_DMA_Init+0x2ac>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b3e      	cmp	r3, #62	@ 0x3e
 8001dde:	d903      	bls.n	8001de8 <HAL_DMA_Init+0x27c>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	2b42      	cmp	r3, #66	@ 0x42
 8001de6:	d917      	bls.n	8001e18 <HAL_DMA_Init+0x2ac>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	2b46      	cmp	r3, #70	@ 0x46
 8001dee:	d903      	bls.n	8001df8 <HAL_DMA_Init+0x28c>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b48      	cmp	r3, #72	@ 0x48
 8001df6:	d90f      	bls.n	8001e18 <HAL_DMA_Init+0x2ac>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b4e      	cmp	r3, #78	@ 0x4e
 8001dfe:	d903      	bls.n	8001e08 <HAL_DMA_Init+0x29c>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b52      	cmp	r3, #82	@ 0x52
 8001e06:	d907      	bls.n	8001e18 <HAL_DMA_Init+0x2ac>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2b73      	cmp	r3, #115	@ 0x73
 8001e0e:	d905      	bls.n	8001e1c <HAL_DMA_Init+0x2b0>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	2b77      	cmp	r3, #119	@ 0x77
 8001e16:	d801      	bhi.n	8001e1c <HAL_DMA_Init+0x2b0>
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e000      	b.n	8001e1e <HAL_DMA_Init+0x2b2>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e28:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	695b      	ldr	r3, [r3, #20]
 8001e38:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	f023 0307 	bic.w	r3, r3, #7
 8001e40:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e46:	697a      	ldr	r2, [r7, #20]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e50:	2b04      	cmp	r3, #4
 8001e52:	d117      	bne.n	8001e84 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d00e      	beq.n	8001e84 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f002 fbd4 	bl	8004614 <DMA_CheckFifoParam>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d008      	beq.n	8001e84 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2240      	movs	r2, #64	@ 0x40
 8001e76:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e1fd      	b.n	8002280 <HAL_DMA_Init+0x714>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f002 fb0f 	bl	80044b0 <DMA_CalcBaseAndBitshift>
 8001e92:	4603      	mov	r3, r0
 8001e94:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9a:	f003 031f 	and.w	r3, r3, #31
 8001e9e:	223f      	movs	r2, #63	@ 0x3f
 8001ea0:	409a      	lsls	r2, r3
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	e0fd      	b.n	80020a4 <HAL_DMA_Init+0x538>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a28      	ldr	r2, [pc, #160]	@ (8001f50 <HAL_DMA_Init+0x3e4>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d04a      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a27      	ldr	r2, [pc, #156]	@ (8001f54 <HAL_DMA_Init+0x3e8>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d045      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a25      	ldr	r2, [pc, #148]	@ (8001f58 <HAL_DMA_Init+0x3ec>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d040      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a24      	ldr	r2, [pc, #144]	@ (8001f5c <HAL_DMA_Init+0x3f0>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d03b      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a22      	ldr	r2, [pc, #136]	@ (8001f60 <HAL_DMA_Init+0x3f4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d036      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a21      	ldr	r2, [pc, #132]	@ (8001f64 <HAL_DMA_Init+0x3f8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d031      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8001f68 <HAL_DMA_Init+0x3fc>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d02c      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a1e      	ldr	r2, [pc, #120]	@ (8001f6c <HAL_DMA_Init+0x400>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d027      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a1c      	ldr	r2, [pc, #112]	@ (8001f70 <HAL_DMA_Init+0x404>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d022      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a1b      	ldr	r2, [pc, #108]	@ (8001f74 <HAL_DMA_Init+0x408>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d01d      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a19      	ldr	r2, [pc, #100]	@ (8001f78 <HAL_DMA_Init+0x40c>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d018      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a18      	ldr	r2, [pc, #96]	@ (8001f7c <HAL_DMA_Init+0x410>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d013      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a16      	ldr	r2, [pc, #88]	@ (8001f80 <HAL_DMA_Init+0x414>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d00e      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a15      	ldr	r2, [pc, #84]	@ (8001f84 <HAL_DMA_Init+0x418>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d009      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a13      	ldr	r2, [pc, #76]	@ (8001f88 <HAL_DMA_Init+0x41c>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d004      	beq.n	8001f48 <HAL_DMA_Init+0x3dc>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <HAL_DMA_Init+0x420>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d123      	bne.n	8001f90 <HAL_DMA_Init+0x424>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e022      	b.n	8001f92 <HAL_DMA_Init+0x426>
 8001f4c:	fe10803f 	.word	0xfe10803f
 8001f50:	48022c08 	.word	0x48022c08
 8001f54:	48022c1c 	.word	0x48022c1c
 8001f58:	48022c30 	.word	0x48022c30
 8001f5c:	48022c44 	.word	0x48022c44
 8001f60:	48022c58 	.word	0x48022c58
 8001f64:	48022c6c 	.word	0x48022c6c
 8001f68:	48022c80 	.word	0x48022c80
 8001f6c:	48022c94 	.word	0x48022c94
 8001f70:	58025408 	.word	0x58025408
 8001f74:	5802541c 	.word	0x5802541c
 8001f78:	58025430 	.word	0x58025430
 8001f7c:	58025444 	.word	0x58025444
 8001f80:	58025458 	.word	0x58025458
 8001f84:	5802546c 	.word	0x5802546c
 8001f88:	58025480 	.word	0x58025480
 8001f8c:	58025494 	.word	0x58025494
 8001f90:	2300      	movs	r3, #0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d07d      	beq.n	8002092 <HAL_DMA_Init+0x526>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a7f      	ldr	r2, [pc, #508]	@ (8002198 <HAL_DMA_Init+0x62c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d021      	beq.n	8001fe4 <HAL_DMA_Init+0x478>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a7d      	ldr	r2, [pc, #500]	@ (800219c <HAL_DMA_Init+0x630>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d01c      	beq.n	8001fe4 <HAL_DMA_Init+0x478>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a7c      	ldr	r2, [pc, #496]	@ (80021a0 <HAL_DMA_Init+0x634>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d017      	beq.n	8001fe4 <HAL_DMA_Init+0x478>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a7a      	ldr	r2, [pc, #488]	@ (80021a4 <HAL_DMA_Init+0x638>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d012      	beq.n	8001fe4 <HAL_DMA_Init+0x478>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a79      	ldr	r2, [pc, #484]	@ (80021a8 <HAL_DMA_Init+0x63c>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d00d      	beq.n	8001fe4 <HAL_DMA_Init+0x478>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a77      	ldr	r2, [pc, #476]	@ (80021ac <HAL_DMA_Init+0x640>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d008      	beq.n	8001fe4 <HAL_DMA_Init+0x478>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a76      	ldr	r2, [pc, #472]	@ (80021b0 <HAL_DMA_Init+0x644>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d003      	beq.n	8001fe4 <HAL_DMA_Init+0x478>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a74      	ldr	r2, [pc, #464]	@ (80021b4 <HAL_DMA_Init+0x648>)
 8001fe2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	4b6e      	ldr	r3, [pc, #440]	@ (80021b8 <HAL_DMA_Init+0x64c>)
 8002000:	4013      	ands	r3, r2
 8002002:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	2b40      	cmp	r3, #64	@ 0x40
 800200a:	d008      	beq.n	800201e <HAL_DMA_Init+0x4b2>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	2b80      	cmp	r3, #128	@ 0x80
 8002012:	d102      	bne.n	800201a <HAL_DMA_Init+0x4ae>
 8002014:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002018:	e002      	b.n	8002020 <HAL_DMA_Init+0x4b4>
 800201a:	2300      	movs	r3, #0
 800201c:	e000      	b.n	8002020 <HAL_DMA_Init+0x4b4>
 800201e:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	68d2      	ldr	r2, [r2, #12]
 8002024:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002026:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800202e:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002036:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800203e:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	69db      	ldr	r3, [r3, #28]
 8002044:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002046:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800204e:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002050:	697a      	ldr	r2, [r7, #20]
 8002052:	4313      	orrs	r3, r2
 8002054:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	461a      	mov	r2, r3
 8002064:	4b55      	ldr	r3, [pc, #340]	@ (80021bc <HAL_DMA_Init+0x650>)
 8002066:	4413      	add	r3, r2
 8002068:	4a55      	ldr	r2, [pc, #340]	@ (80021c0 <HAL_DMA_Init+0x654>)
 800206a:	fba2 2303 	umull	r2, r3, r2, r3
 800206e:	091b      	lsrs	r3, r3, #4
 8002070:	009a      	lsls	r2, r3, #2
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f002 fa1a 	bl	80044b0 <DMA_CalcBaseAndBitshift>
 800207c:	4603      	mov	r3, r0
 800207e:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002084:	f003 031f 	and.w	r3, r3, #31
 8002088:	2201      	movs	r2, #1
 800208a:	409a      	lsls	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	e008      	b.n	80020a4 <HAL_DMA_Init+0x538>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2240      	movs	r2, #64	@ 0x40
 8002096:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2203      	movs	r2, #3
 800209c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e0ed      	b.n	8002280 <HAL_DMA_Init+0x714>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a46      	ldr	r2, [pc, #280]	@ (80021c4 <HAL_DMA_Init+0x658>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d072      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a45      	ldr	r2, [pc, #276]	@ (80021c8 <HAL_DMA_Init+0x65c>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d06d      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a43      	ldr	r2, [pc, #268]	@ (80021cc <HAL_DMA_Init+0x660>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d068      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a42      	ldr	r2, [pc, #264]	@ (80021d0 <HAL_DMA_Init+0x664>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d063      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a40      	ldr	r2, [pc, #256]	@ (80021d4 <HAL_DMA_Init+0x668>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d05e      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a3f      	ldr	r2, [pc, #252]	@ (80021d8 <HAL_DMA_Init+0x66c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d059      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a3d      	ldr	r2, [pc, #244]	@ (80021dc <HAL_DMA_Init+0x670>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d054      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a3c      	ldr	r2, [pc, #240]	@ (80021e0 <HAL_DMA_Init+0x674>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d04f      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a3a      	ldr	r2, [pc, #232]	@ (80021e4 <HAL_DMA_Init+0x678>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d04a      	beq.n	8002194 <HAL_DMA_Init+0x628>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a39      	ldr	r2, [pc, #228]	@ (80021e8 <HAL_DMA_Init+0x67c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d045      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a37      	ldr	r2, [pc, #220]	@ (80021ec <HAL_DMA_Init+0x680>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d040      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a36      	ldr	r2, [pc, #216]	@ (80021f0 <HAL_DMA_Init+0x684>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d03b      	beq.n	8002194 <HAL_DMA_Init+0x628>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a34      	ldr	r2, [pc, #208]	@ (80021f4 <HAL_DMA_Init+0x688>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d036      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a33      	ldr	r2, [pc, #204]	@ (80021f8 <HAL_DMA_Init+0x68c>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d031      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a31      	ldr	r2, [pc, #196]	@ (80021fc <HAL_DMA_Init+0x690>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d02c      	beq.n	8002194 <HAL_DMA_Init+0x628>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a30      	ldr	r2, [pc, #192]	@ (8002200 <HAL_DMA_Init+0x694>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d027      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a13      	ldr	r2, [pc, #76]	@ (8002198 <HAL_DMA_Init+0x62c>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d022      	beq.n	8002194 <HAL_DMA_Init+0x628>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a12      	ldr	r2, [pc, #72]	@ (800219c <HAL_DMA_Init+0x630>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d01d      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a10      	ldr	r2, [pc, #64]	@ (80021a0 <HAL_DMA_Init+0x634>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d018      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a0f      	ldr	r2, [pc, #60]	@ (80021a4 <HAL_DMA_Init+0x638>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d013      	beq.n	8002194 <HAL_DMA_Init+0x628>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a0d      	ldr	r2, [pc, #52]	@ (80021a8 <HAL_DMA_Init+0x63c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d00e      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a0c      	ldr	r2, [pc, #48]	@ (80021ac <HAL_DMA_Init+0x640>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d009      	beq.n	8002194 <HAL_DMA_Init+0x628>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <HAL_DMA_Init+0x644>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d004      	beq.n	8002194 <HAL_DMA_Init+0x628>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a09      	ldr	r2, [pc, #36]	@ (80021b4 <HAL_DMA_Init+0x648>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d137      	bne.n	8002204 <HAL_DMA_Init+0x698>
 8002194:	2301      	movs	r3, #1
 8002196:	e036      	b.n	8002206 <HAL_DMA_Init+0x69a>
 8002198:	58025408 	.word	0x58025408
 800219c:	5802541c 	.word	0x5802541c
 80021a0:	58025430 	.word	0x58025430
 80021a4:	58025444 	.word	0x58025444
 80021a8:	58025458 	.word	0x58025458
 80021ac:	5802546c 	.word	0x5802546c
 80021b0:	58025480 	.word	0x58025480
 80021b4:	58025494 	.word	0x58025494
 80021b8:	fffe000f 	.word	0xfffe000f
 80021bc:	a7fdabf8 	.word	0xa7fdabf8
 80021c0:	cccccccd 	.word	0xcccccccd
 80021c4:	40020010 	.word	0x40020010
 80021c8:	40020028 	.word	0x40020028
 80021cc:	40020040 	.word	0x40020040
 80021d0:	40020058 	.word	0x40020058
 80021d4:	40020070 	.word	0x40020070
 80021d8:	40020088 	.word	0x40020088
 80021dc:	400200a0 	.word	0x400200a0
 80021e0:	400200b8 	.word	0x400200b8
 80021e4:	40020410 	.word	0x40020410
 80021e8:	40020428 	.word	0x40020428
 80021ec:	40020440 	.word	0x40020440
 80021f0:	40020458 	.word	0x40020458
 80021f4:	40020470 	.word	0x40020470
 80021f8:	40020488 	.word	0x40020488
 80021fc:	400204a0 	.word	0x400204a0
 8002200:	400204b8 	.word	0x400204b8
 8002204:	2300      	movs	r3, #0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d032      	beq.n	8002270 <HAL_DMA_Init+0x704>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f002 fa7e 	bl	800470c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	2b80      	cmp	r3, #128	@ 0x80
 8002216:	d102      	bne.n	800221e <HAL_DMA_Init+0x6b2>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685a      	ldr	r2, [r3, #4]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002226:	b2d2      	uxtb	r2, r2
 8002228:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002232:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d010      	beq.n	800225e <HAL_DMA_Init+0x6f2>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b08      	cmp	r3, #8
 8002242:	d80c      	bhi.n	800225e <HAL_DMA_Init+0x6f2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f002 fafb 	bl	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800225a:	605a      	str	r2, [r3, #4]
 800225c:	e008      	b.n	8002270 <HAL_DMA_Init+0x704>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2201      	movs	r2, #1
 800227a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3718      	adds	r7, #24
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002296:	2300      	movs	r3, #0
 8002298:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d101      	bne.n	80022a4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e226      	b.n	80026f2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d101      	bne.n	80022b2 <HAL_DMA_Start_IT+0x2a>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e21f      	b.n	80026f2 <HAL_DMA_Start_IT+0x46a>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	f040 820a 	bne.w	80026dc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2202      	movs	r2, #2
 80022cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a68      	ldr	r2, [pc, #416]	@ (800247c <HAL_DMA_Start_IT+0x1f4>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d04a      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a66      	ldr	r2, [pc, #408]	@ (8002480 <HAL_DMA_Start_IT+0x1f8>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d045      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a65      	ldr	r2, [pc, #404]	@ (8002484 <HAL_DMA_Start_IT+0x1fc>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d040      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a63      	ldr	r2, [pc, #396]	@ (8002488 <HAL_DMA_Start_IT+0x200>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d03b      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a62      	ldr	r2, [pc, #392]	@ (800248c <HAL_DMA_Start_IT+0x204>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d036      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a60      	ldr	r2, [pc, #384]	@ (8002490 <HAL_DMA_Start_IT+0x208>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d031      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a5f      	ldr	r2, [pc, #380]	@ (8002494 <HAL_DMA_Start_IT+0x20c>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d02c      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a5d      	ldr	r2, [pc, #372]	@ (8002498 <HAL_DMA_Start_IT+0x210>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d027      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a5c      	ldr	r2, [pc, #368]	@ (800249c <HAL_DMA_Start_IT+0x214>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d022      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a5a      	ldr	r2, [pc, #360]	@ (80024a0 <HAL_DMA_Start_IT+0x218>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d01d      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a59      	ldr	r2, [pc, #356]	@ (80024a4 <HAL_DMA_Start_IT+0x21c>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d018      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a57      	ldr	r2, [pc, #348]	@ (80024a8 <HAL_DMA_Start_IT+0x220>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d013      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a56      	ldr	r2, [pc, #344]	@ (80024ac <HAL_DMA_Start_IT+0x224>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d00e      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a54      	ldr	r2, [pc, #336]	@ (80024b0 <HAL_DMA_Start_IT+0x228>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d009      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a53      	ldr	r2, [pc, #332]	@ (80024b4 <HAL_DMA_Start_IT+0x22c>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d004      	beq.n	8002376 <HAL_DMA_Start_IT+0xee>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a51      	ldr	r2, [pc, #324]	@ (80024b8 <HAL_DMA_Start_IT+0x230>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d108      	bne.n	8002388 <HAL_DMA_Start_IT+0x100>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 0201 	bic.w	r2, r2, #1
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	e007      	b.n	8002398 <HAL_DMA_Start_IT+0x110>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0201 	bic.w	r2, r2, #1
 8002396:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	68b9      	ldr	r1, [r7, #8]
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f001 fea2 	bl	80040e8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a34      	ldr	r2, [pc, #208]	@ (800247c <HAL_DMA_Start_IT+0x1f4>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d04a      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a33      	ldr	r2, [pc, #204]	@ (8002480 <HAL_DMA_Start_IT+0x1f8>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d045      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a31      	ldr	r2, [pc, #196]	@ (8002484 <HAL_DMA_Start_IT+0x1fc>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d040      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a30      	ldr	r2, [pc, #192]	@ (8002488 <HAL_DMA_Start_IT+0x200>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d03b      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a2e      	ldr	r2, [pc, #184]	@ (800248c <HAL_DMA_Start_IT+0x204>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d036      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a2d      	ldr	r2, [pc, #180]	@ (8002490 <HAL_DMA_Start_IT+0x208>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d031      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a2b      	ldr	r2, [pc, #172]	@ (8002494 <HAL_DMA_Start_IT+0x20c>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d02c      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a2a      	ldr	r2, [pc, #168]	@ (8002498 <HAL_DMA_Start_IT+0x210>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d027      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a28      	ldr	r2, [pc, #160]	@ (800249c <HAL_DMA_Start_IT+0x214>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d022      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a27      	ldr	r2, [pc, #156]	@ (80024a0 <HAL_DMA_Start_IT+0x218>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d01d      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a25      	ldr	r2, [pc, #148]	@ (80024a4 <HAL_DMA_Start_IT+0x21c>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d018      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a24      	ldr	r2, [pc, #144]	@ (80024a8 <HAL_DMA_Start_IT+0x220>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d013      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a22      	ldr	r2, [pc, #136]	@ (80024ac <HAL_DMA_Start_IT+0x224>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d00e      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a21      	ldr	r2, [pc, #132]	@ (80024b0 <HAL_DMA_Start_IT+0x228>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d009      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a1f      	ldr	r2, [pc, #124]	@ (80024b4 <HAL_DMA_Start_IT+0x22c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d004      	beq.n	8002444 <HAL_DMA_Start_IT+0x1bc>
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a1e      	ldr	r2, [pc, #120]	@ (80024b8 <HAL_DMA_Start_IT+0x230>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d101      	bne.n	8002448 <HAL_DMA_Start_IT+0x1c0>
 8002444:	2301      	movs	r3, #1
 8002446:	e000      	b.n	800244a <HAL_DMA_Start_IT+0x1c2>
 8002448:	2300      	movs	r3, #0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d036      	beq.n	80024bc <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f023 021e 	bic.w	r2, r3, #30
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f042 0216 	orr.w	r2, r2, #22
 8002460:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	2b00      	cmp	r3, #0
 8002468:	d03e      	beq.n	80024e8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f042 0208 	orr.w	r2, r2, #8
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	e035      	b.n	80024e8 <HAL_DMA_Start_IT+0x260>
 800247c:	40020010 	.word	0x40020010
 8002480:	40020028 	.word	0x40020028
 8002484:	40020040 	.word	0x40020040
 8002488:	40020058 	.word	0x40020058
 800248c:	40020070 	.word	0x40020070
 8002490:	40020088 	.word	0x40020088
 8002494:	400200a0 	.word	0x400200a0
 8002498:	400200b8 	.word	0x400200b8
 800249c:	40020410 	.word	0x40020410
 80024a0:	40020428 	.word	0x40020428
 80024a4:	40020440 	.word	0x40020440
 80024a8:	40020458 	.word	0x40020458
 80024ac:	40020470 	.word	0x40020470
 80024b0:	40020488 	.word	0x40020488
 80024b4:	400204a0 	.word	0x400204a0
 80024b8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f023 020e 	bic.w	r2, r3, #14
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 020a 	orr.w	r2, r2, #10
 80024ce:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d007      	beq.n	80024e8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f042 0204 	orr.w	r2, r2, #4
 80024e6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a83      	ldr	r2, [pc, #524]	@ (80026fc <HAL_DMA_Start_IT+0x474>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d072      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a82      	ldr	r2, [pc, #520]	@ (8002700 <HAL_DMA_Start_IT+0x478>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d06d      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a80      	ldr	r2, [pc, #512]	@ (8002704 <HAL_DMA_Start_IT+0x47c>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d068      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a7f      	ldr	r2, [pc, #508]	@ (8002708 <HAL_DMA_Start_IT+0x480>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d063      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a7d      	ldr	r2, [pc, #500]	@ (800270c <HAL_DMA_Start_IT+0x484>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d05e      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a7c      	ldr	r2, [pc, #496]	@ (8002710 <HAL_DMA_Start_IT+0x488>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d059      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a7a      	ldr	r2, [pc, #488]	@ (8002714 <HAL_DMA_Start_IT+0x48c>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d054      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a79      	ldr	r2, [pc, #484]	@ (8002718 <HAL_DMA_Start_IT+0x490>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d04f      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a77      	ldr	r2, [pc, #476]	@ (800271c <HAL_DMA_Start_IT+0x494>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d04a      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a76      	ldr	r2, [pc, #472]	@ (8002720 <HAL_DMA_Start_IT+0x498>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d045      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a74      	ldr	r2, [pc, #464]	@ (8002724 <HAL_DMA_Start_IT+0x49c>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d040      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a73      	ldr	r2, [pc, #460]	@ (8002728 <HAL_DMA_Start_IT+0x4a0>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d03b      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a71      	ldr	r2, [pc, #452]	@ (800272c <HAL_DMA_Start_IT+0x4a4>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d036      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a70      	ldr	r2, [pc, #448]	@ (8002730 <HAL_DMA_Start_IT+0x4a8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d031      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a6e      	ldr	r2, [pc, #440]	@ (8002734 <HAL_DMA_Start_IT+0x4ac>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d02c      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a6d      	ldr	r2, [pc, #436]	@ (8002738 <HAL_DMA_Start_IT+0x4b0>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d027      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a6b      	ldr	r2, [pc, #428]	@ (800273c <HAL_DMA_Start_IT+0x4b4>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d022      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a6a      	ldr	r2, [pc, #424]	@ (8002740 <HAL_DMA_Start_IT+0x4b8>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d01d      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a68      	ldr	r2, [pc, #416]	@ (8002744 <HAL_DMA_Start_IT+0x4bc>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d018      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a67      	ldr	r2, [pc, #412]	@ (8002748 <HAL_DMA_Start_IT+0x4c0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d013      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a65      	ldr	r2, [pc, #404]	@ (800274c <HAL_DMA_Start_IT+0x4c4>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d00e      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a64      	ldr	r2, [pc, #400]	@ (8002750 <HAL_DMA_Start_IT+0x4c8>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d009      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a62      	ldr	r2, [pc, #392]	@ (8002754 <HAL_DMA_Start_IT+0x4cc>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d004      	beq.n	80025d8 <HAL_DMA_Start_IT+0x350>
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a61      	ldr	r2, [pc, #388]	@ (8002758 <HAL_DMA_Start_IT+0x4d0>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d101      	bne.n	80025dc <HAL_DMA_Start_IT+0x354>
 80025d8:	2301      	movs	r3, #1
 80025da:	e000      	b.n	80025de <HAL_DMA_Start_IT+0x356>
 80025dc:	2300      	movs	r3, #0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d01a      	beq.n	8002618 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d007      	beq.n	8002600 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025fe:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002604:	2b00      	cmp	r3, #0
 8002606:	d007      	beq.n	8002618 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002612:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002616:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a37      	ldr	r2, [pc, #220]	@ (80026fc <HAL_DMA_Start_IT+0x474>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d04a      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a36      	ldr	r2, [pc, #216]	@ (8002700 <HAL_DMA_Start_IT+0x478>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d045      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a34      	ldr	r2, [pc, #208]	@ (8002704 <HAL_DMA_Start_IT+0x47c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d040      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a33      	ldr	r2, [pc, #204]	@ (8002708 <HAL_DMA_Start_IT+0x480>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d03b      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a31      	ldr	r2, [pc, #196]	@ (800270c <HAL_DMA_Start_IT+0x484>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d036      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a30      	ldr	r2, [pc, #192]	@ (8002710 <HAL_DMA_Start_IT+0x488>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d031      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a2e      	ldr	r2, [pc, #184]	@ (8002714 <HAL_DMA_Start_IT+0x48c>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d02c      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a2d      	ldr	r2, [pc, #180]	@ (8002718 <HAL_DMA_Start_IT+0x490>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d027      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a2b      	ldr	r2, [pc, #172]	@ (800271c <HAL_DMA_Start_IT+0x494>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d022      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a2a      	ldr	r2, [pc, #168]	@ (8002720 <HAL_DMA_Start_IT+0x498>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d01d      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a28      	ldr	r2, [pc, #160]	@ (8002724 <HAL_DMA_Start_IT+0x49c>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d018      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a27      	ldr	r2, [pc, #156]	@ (8002728 <HAL_DMA_Start_IT+0x4a0>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d013      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a25      	ldr	r2, [pc, #148]	@ (800272c <HAL_DMA_Start_IT+0x4a4>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d00e      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a24      	ldr	r2, [pc, #144]	@ (8002730 <HAL_DMA_Start_IT+0x4a8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d009      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a22      	ldr	r2, [pc, #136]	@ (8002734 <HAL_DMA_Start_IT+0x4ac>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d004      	beq.n	80026b8 <HAL_DMA_Start_IT+0x430>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a21      	ldr	r2, [pc, #132]	@ (8002738 <HAL_DMA_Start_IT+0x4b0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d108      	bne.n	80026ca <HAL_DMA_Start_IT+0x442>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0201 	orr.w	r2, r2, #1
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	e012      	b.n	80026f0 <HAL_DMA_Start_IT+0x468>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f042 0201 	orr.w	r2, r2, #1
 80026d8:	601a      	str	r2, [r3, #0]
 80026da:	e009      	b.n	80026f0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026e2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80026f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40020010 	.word	0x40020010
 8002700:	40020028 	.word	0x40020028
 8002704:	40020040 	.word	0x40020040
 8002708:	40020058 	.word	0x40020058
 800270c:	40020070 	.word	0x40020070
 8002710:	40020088 	.word	0x40020088
 8002714:	400200a0 	.word	0x400200a0
 8002718:	400200b8 	.word	0x400200b8
 800271c:	40020410 	.word	0x40020410
 8002720:	40020428 	.word	0x40020428
 8002724:	40020440 	.word	0x40020440
 8002728:	40020458 	.word	0x40020458
 800272c:	40020470 	.word	0x40020470
 8002730:	40020488 	.word	0x40020488
 8002734:	400204a0 	.word	0x400204a0
 8002738:	400204b8 	.word	0x400204b8
 800273c:	58025408 	.word	0x58025408
 8002740:	5802541c 	.word	0x5802541c
 8002744:	58025430 	.word	0x58025430
 8002748:	58025444 	.word	0x58025444
 800274c:	58025458 	.word	0x58025458
 8002750:	5802546c 	.word	0x5802546c
 8002754:	58025480 	.word	0x58025480
 8002758:	58025494 	.word	0x58025494

0800275c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002764:	f7fe fdb8 	bl	80012d8 <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e2dc      	b.n	8002d2e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800277a:	b2db      	uxtb	r3, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d008      	beq.n	8002792 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2280      	movs	r2, #128	@ 0x80
 8002784:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e2cd      	b.n	8002d2e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a76      	ldr	r2, [pc, #472]	@ (8002970 <HAL_DMA_Abort+0x214>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d04a      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a74      	ldr	r2, [pc, #464]	@ (8002974 <HAL_DMA_Abort+0x218>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d045      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a73      	ldr	r2, [pc, #460]	@ (8002978 <HAL_DMA_Abort+0x21c>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d040      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a71      	ldr	r2, [pc, #452]	@ (800297c <HAL_DMA_Abort+0x220>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d03b      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a70      	ldr	r2, [pc, #448]	@ (8002980 <HAL_DMA_Abort+0x224>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d036      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a6e      	ldr	r2, [pc, #440]	@ (8002984 <HAL_DMA_Abort+0x228>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d031      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a6d      	ldr	r2, [pc, #436]	@ (8002988 <HAL_DMA_Abort+0x22c>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d02c      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a6b      	ldr	r2, [pc, #428]	@ (800298c <HAL_DMA_Abort+0x230>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d027      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a6a      	ldr	r2, [pc, #424]	@ (8002990 <HAL_DMA_Abort+0x234>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d022      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a68      	ldr	r2, [pc, #416]	@ (8002994 <HAL_DMA_Abort+0x238>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d01d      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a67      	ldr	r2, [pc, #412]	@ (8002998 <HAL_DMA_Abort+0x23c>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d018      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a65      	ldr	r2, [pc, #404]	@ (800299c <HAL_DMA_Abort+0x240>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d013      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a64      	ldr	r2, [pc, #400]	@ (80029a0 <HAL_DMA_Abort+0x244>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d00e      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a62      	ldr	r2, [pc, #392]	@ (80029a4 <HAL_DMA_Abort+0x248>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d009      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a61      	ldr	r2, [pc, #388]	@ (80029a8 <HAL_DMA_Abort+0x24c>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d004      	beq.n	8002832 <HAL_DMA_Abort+0xd6>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a5f      	ldr	r2, [pc, #380]	@ (80029ac <HAL_DMA_Abort+0x250>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d101      	bne.n	8002836 <HAL_DMA_Abort+0xda>
 8002832:	2301      	movs	r3, #1
 8002834:	e000      	b.n	8002838 <HAL_DMA_Abort+0xdc>
 8002836:	2300      	movs	r3, #0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d013      	beq.n	8002864 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 021e 	bic.w	r2, r2, #30
 800284a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	695a      	ldr	r2, [r3, #20]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800285a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	617b      	str	r3, [r7, #20]
 8002862:	e00a      	b.n	800287a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f022 020e 	bic.w	r2, r2, #14
 8002872:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a3c      	ldr	r2, [pc, #240]	@ (8002970 <HAL_DMA_Abort+0x214>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d072      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a3a      	ldr	r2, [pc, #232]	@ (8002974 <HAL_DMA_Abort+0x218>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d06d      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a39      	ldr	r2, [pc, #228]	@ (8002978 <HAL_DMA_Abort+0x21c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d068      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a37      	ldr	r2, [pc, #220]	@ (800297c <HAL_DMA_Abort+0x220>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d063      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a36      	ldr	r2, [pc, #216]	@ (8002980 <HAL_DMA_Abort+0x224>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d05e      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a34      	ldr	r2, [pc, #208]	@ (8002984 <HAL_DMA_Abort+0x228>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d059      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a33      	ldr	r2, [pc, #204]	@ (8002988 <HAL_DMA_Abort+0x22c>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d054      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a31      	ldr	r2, [pc, #196]	@ (800298c <HAL_DMA_Abort+0x230>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d04f      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a30      	ldr	r2, [pc, #192]	@ (8002990 <HAL_DMA_Abort+0x234>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d04a      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a2e      	ldr	r2, [pc, #184]	@ (8002994 <HAL_DMA_Abort+0x238>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d045      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a2d      	ldr	r2, [pc, #180]	@ (8002998 <HAL_DMA_Abort+0x23c>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d040      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a2b      	ldr	r2, [pc, #172]	@ (800299c <HAL_DMA_Abort+0x240>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d03b      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a2a      	ldr	r2, [pc, #168]	@ (80029a0 <HAL_DMA_Abort+0x244>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d036      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a28      	ldr	r2, [pc, #160]	@ (80029a4 <HAL_DMA_Abort+0x248>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d031      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a27      	ldr	r2, [pc, #156]	@ (80029a8 <HAL_DMA_Abort+0x24c>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d02c      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a25      	ldr	r2, [pc, #148]	@ (80029ac <HAL_DMA_Abort+0x250>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d027      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a24      	ldr	r2, [pc, #144]	@ (80029b0 <HAL_DMA_Abort+0x254>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d022      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a22      	ldr	r2, [pc, #136]	@ (80029b4 <HAL_DMA_Abort+0x258>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d01d      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a21      	ldr	r2, [pc, #132]	@ (80029b8 <HAL_DMA_Abort+0x25c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d018      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a1f      	ldr	r2, [pc, #124]	@ (80029bc <HAL_DMA_Abort+0x260>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d013      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a1e      	ldr	r2, [pc, #120]	@ (80029c0 <HAL_DMA_Abort+0x264>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d00e      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a1c      	ldr	r2, [pc, #112]	@ (80029c4 <HAL_DMA_Abort+0x268>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d009      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a1b      	ldr	r2, [pc, #108]	@ (80029c8 <HAL_DMA_Abort+0x26c>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d004      	beq.n	800296a <HAL_DMA_Abort+0x20e>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a19      	ldr	r2, [pc, #100]	@ (80029cc <HAL_DMA_Abort+0x270>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d132      	bne.n	80029d0 <HAL_DMA_Abort+0x274>
 800296a:	2301      	movs	r3, #1
 800296c:	e031      	b.n	80029d2 <HAL_DMA_Abort+0x276>
 800296e:	bf00      	nop
 8002970:	40020010 	.word	0x40020010
 8002974:	40020028 	.word	0x40020028
 8002978:	40020040 	.word	0x40020040
 800297c:	40020058 	.word	0x40020058
 8002980:	40020070 	.word	0x40020070
 8002984:	40020088 	.word	0x40020088
 8002988:	400200a0 	.word	0x400200a0
 800298c:	400200b8 	.word	0x400200b8
 8002990:	40020410 	.word	0x40020410
 8002994:	40020428 	.word	0x40020428
 8002998:	40020440 	.word	0x40020440
 800299c:	40020458 	.word	0x40020458
 80029a0:	40020470 	.word	0x40020470
 80029a4:	40020488 	.word	0x40020488
 80029a8:	400204a0 	.word	0x400204a0
 80029ac:	400204b8 	.word	0x400204b8
 80029b0:	58025408 	.word	0x58025408
 80029b4:	5802541c 	.word	0x5802541c
 80029b8:	58025430 	.word	0x58025430
 80029bc:	58025444 	.word	0x58025444
 80029c0:	58025458 	.word	0x58025458
 80029c4:	5802546c 	.word	0x5802546c
 80029c8:	58025480 	.word	0x58025480
 80029cc:	58025494 	.word	0x58025494
 80029d0:	2300      	movs	r3, #0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d007      	beq.n	80029e6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a6d      	ldr	r2, [pc, #436]	@ (8002ba0 <HAL_DMA_Abort+0x444>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d04a      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a6b      	ldr	r2, [pc, #428]	@ (8002ba4 <HAL_DMA_Abort+0x448>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d045      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a6a      	ldr	r2, [pc, #424]	@ (8002ba8 <HAL_DMA_Abort+0x44c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d040      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a68      	ldr	r2, [pc, #416]	@ (8002bac <HAL_DMA_Abort+0x450>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d03b      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a67      	ldr	r2, [pc, #412]	@ (8002bb0 <HAL_DMA_Abort+0x454>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d036      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a65      	ldr	r2, [pc, #404]	@ (8002bb4 <HAL_DMA_Abort+0x458>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d031      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a64      	ldr	r2, [pc, #400]	@ (8002bb8 <HAL_DMA_Abort+0x45c>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d02c      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a62      	ldr	r2, [pc, #392]	@ (8002bbc <HAL_DMA_Abort+0x460>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d027      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a61      	ldr	r2, [pc, #388]	@ (8002bc0 <HAL_DMA_Abort+0x464>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d022      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a5f      	ldr	r2, [pc, #380]	@ (8002bc4 <HAL_DMA_Abort+0x468>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d01d      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a5e      	ldr	r2, [pc, #376]	@ (8002bc8 <HAL_DMA_Abort+0x46c>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d018      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a5c      	ldr	r2, [pc, #368]	@ (8002bcc <HAL_DMA_Abort+0x470>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d013      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a5b      	ldr	r2, [pc, #364]	@ (8002bd0 <HAL_DMA_Abort+0x474>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d00e      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a59      	ldr	r2, [pc, #356]	@ (8002bd4 <HAL_DMA_Abort+0x478>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d009      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a58      	ldr	r2, [pc, #352]	@ (8002bd8 <HAL_DMA_Abort+0x47c>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d004      	beq.n	8002a86 <HAL_DMA_Abort+0x32a>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a56      	ldr	r2, [pc, #344]	@ (8002bdc <HAL_DMA_Abort+0x480>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d108      	bne.n	8002a98 <HAL_DMA_Abort+0x33c>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0201 	bic.w	r2, r2, #1
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	e007      	b.n	8002aa8 <HAL_DMA_Abort+0x34c>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 0201 	bic.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002aa8:	e013      	b.n	8002ad2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aaa:	f7fe fc15 	bl	80012d8 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b05      	cmp	r3, #5
 8002ab6:	d90c      	bls.n	8002ad2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2220      	movs	r2, #32
 8002abc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2203      	movs	r2, #3
 8002ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e12d      	b.n	8002d2e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1e5      	bne.n	8002aaa <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a2f      	ldr	r2, [pc, #188]	@ (8002ba0 <HAL_DMA_Abort+0x444>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d04a      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a2d      	ldr	r2, [pc, #180]	@ (8002ba4 <HAL_DMA_Abort+0x448>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d045      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a2c      	ldr	r2, [pc, #176]	@ (8002ba8 <HAL_DMA_Abort+0x44c>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d040      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a2a      	ldr	r2, [pc, #168]	@ (8002bac <HAL_DMA_Abort+0x450>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d03b      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a29      	ldr	r2, [pc, #164]	@ (8002bb0 <HAL_DMA_Abort+0x454>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d036      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a27      	ldr	r2, [pc, #156]	@ (8002bb4 <HAL_DMA_Abort+0x458>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d031      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a26      	ldr	r2, [pc, #152]	@ (8002bb8 <HAL_DMA_Abort+0x45c>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d02c      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a24      	ldr	r2, [pc, #144]	@ (8002bbc <HAL_DMA_Abort+0x460>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d027      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a23      	ldr	r2, [pc, #140]	@ (8002bc0 <HAL_DMA_Abort+0x464>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d022      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a21      	ldr	r2, [pc, #132]	@ (8002bc4 <HAL_DMA_Abort+0x468>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d01d      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a20      	ldr	r2, [pc, #128]	@ (8002bc8 <HAL_DMA_Abort+0x46c>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d018      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a1e      	ldr	r2, [pc, #120]	@ (8002bcc <HAL_DMA_Abort+0x470>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d013      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd0 <HAL_DMA_Abort+0x474>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d00e      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd4 <HAL_DMA_Abort+0x478>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d009      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8002bd8 <HAL_DMA_Abort+0x47c>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d004      	beq.n	8002b7e <HAL_DMA_Abort+0x422>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a18      	ldr	r2, [pc, #96]	@ (8002bdc <HAL_DMA_Abort+0x480>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d101      	bne.n	8002b82 <HAL_DMA_Abort+0x426>
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e000      	b.n	8002b84 <HAL_DMA_Abort+0x428>
 8002b82:	2300      	movs	r3, #0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d02b      	beq.n	8002be0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b8c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b92:	f003 031f 	and.w	r3, r3, #31
 8002b96:	223f      	movs	r2, #63	@ 0x3f
 8002b98:	409a      	lsls	r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	609a      	str	r2, [r3, #8]
 8002b9e:	e02a      	b.n	8002bf6 <HAL_DMA_Abort+0x49a>
 8002ba0:	40020010 	.word	0x40020010
 8002ba4:	40020028 	.word	0x40020028
 8002ba8:	40020040 	.word	0x40020040
 8002bac:	40020058 	.word	0x40020058
 8002bb0:	40020070 	.word	0x40020070
 8002bb4:	40020088 	.word	0x40020088
 8002bb8:	400200a0 	.word	0x400200a0
 8002bbc:	400200b8 	.word	0x400200b8
 8002bc0:	40020410 	.word	0x40020410
 8002bc4:	40020428 	.word	0x40020428
 8002bc8:	40020440 	.word	0x40020440
 8002bcc:	40020458 	.word	0x40020458
 8002bd0:	40020470 	.word	0x40020470
 8002bd4:	40020488 	.word	0x40020488
 8002bd8:	400204a0 	.word	0x400204a0
 8002bdc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bea:	f003 031f 	and.w	r3, r3, #31
 8002bee:	2201      	movs	r2, #1
 8002bf0:	409a      	lsls	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a4f      	ldr	r2, [pc, #316]	@ (8002d38 <HAL_DMA_Abort+0x5dc>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d072      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a4d      	ldr	r2, [pc, #308]	@ (8002d3c <HAL_DMA_Abort+0x5e0>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d06d      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a4c      	ldr	r2, [pc, #304]	@ (8002d40 <HAL_DMA_Abort+0x5e4>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d068      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a4a      	ldr	r2, [pc, #296]	@ (8002d44 <HAL_DMA_Abort+0x5e8>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d063      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a49      	ldr	r2, [pc, #292]	@ (8002d48 <HAL_DMA_Abort+0x5ec>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d05e      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a47      	ldr	r2, [pc, #284]	@ (8002d4c <HAL_DMA_Abort+0x5f0>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d059      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a46      	ldr	r2, [pc, #280]	@ (8002d50 <HAL_DMA_Abort+0x5f4>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d054      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a44      	ldr	r2, [pc, #272]	@ (8002d54 <HAL_DMA_Abort+0x5f8>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d04f      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a43      	ldr	r2, [pc, #268]	@ (8002d58 <HAL_DMA_Abort+0x5fc>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d04a      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a41      	ldr	r2, [pc, #260]	@ (8002d5c <HAL_DMA_Abort+0x600>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d045      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a40      	ldr	r2, [pc, #256]	@ (8002d60 <HAL_DMA_Abort+0x604>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d040      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a3e      	ldr	r2, [pc, #248]	@ (8002d64 <HAL_DMA_Abort+0x608>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d03b      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a3d      	ldr	r2, [pc, #244]	@ (8002d68 <HAL_DMA_Abort+0x60c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d036      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a3b      	ldr	r2, [pc, #236]	@ (8002d6c <HAL_DMA_Abort+0x610>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d031      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a3a      	ldr	r2, [pc, #232]	@ (8002d70 <HAL_DMA_Abort+0x614>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d02c      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a38      	ldr	r2, [pc, #224]	@ (8002d74 <HAL_DMA_Abort+0x618>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d027      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a37      	ldr	r2, [pc, #220]	@ (8002d78 <HAL_DMA_Abort+0x61c>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d022      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a35      	ldr	r2, [pc, #212]	@ (8002d7c <HAL_DMA_Abort+0x620>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d01d      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a34      	ldr	r2, [pc, #208]	@ (8002d80 <HAL_DMA_Abort+0x624>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d018      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a32      	ldr	r2, [pc, #200]	@ (8002d84 <HAL_DMA_Abort+0x628>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d013      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a31      	ldr	r2, [pc, #196]	@ (8002d88 <HAL_DMA_Abort+0x62c>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d00e      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8002d8c <HAL_DMA_Abort+0x630>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d009      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a2e      	ldr	r2, [pc, #184]	@ (8002d90 <HAL_DMA_Abort+0x634>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d004      	beq.n	8002ce6 <HAL_DMA_Abort+0x58a>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a2c      	ldr	r2, [pc, #176]	@ (8002d94 <HAL_DMA_Abort+0x638>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d101      	bne.n	8002cea <HAL_DMA_Abort+0x58e>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <HAL_DMA_Abort+0x590>
 8002cea:	2300      	movs	r3, #0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d015      	beq.n	8002d1c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002cf8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00c      	beq.n	8002d1c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d10:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002d1a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40020010 	.word	0x40020010
 8002d3c:	40020028 	.word	0x40020028
 8002d40:	40020040 	.word	0x40020040
 8002d44:	40020058 	.word	0x40020058
 8002d48:	40020070 	.word	0x40020070
 8002d4c:	40020088 	.word	0x40020088
 8002d50:	400200a0 	.word	0x400200a0
 8002d54:	400200b8 	.word	0x400200b8
 8002d58:	40020410 	.word	0x40020410
 8002d5c:	40020428 	.word	0x40020428
 8002d60:	40020440 	.word	0x40020440
 8002d64:	40020458 	.word	0x40020458
 8002d68:	40020470 	.word	0x40020470
 8002d6c:	40020488 	.word	0x40020488
 8002d70:	400204a0 	.word	0x400204a0
 8002d74:	400204b8 	.word	0x400204b8
 8002d78:	58025408 	.word	0x58025408
 8002d7c:	5802541c 	.word	0x5802541c
 8002d80:	58025430 	.word	0x58025430
 8002d84:	58025444 	.word	0x58025444
 8002d88:	58025458 	.word	0x58025458
 8002d8c:	5802546c 	.word	0x5802546c
 8002d90:	58025480 	.word	0x58025480
 8002d94:	58025494 	.word	0x58025494

08002d98 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e237      	b.n	800321a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d004      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2280      	movs	r2, #128	@ 0x80
 8002dba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e22c      	b.n	800321a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a5c      	ldr	r2, [pc, #368]	@ (8002f38 <HAL_DMA_Abort_IT+0x1a0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d04a      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a5b      	ldr	r2, [pc, #364]	@ (8002f3c <HAL_DMA_Abort_IT+0x1a4>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d045      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a59      	ldr	r2, [pc, #356]	@ (8002f40 <HAL_DMA_Abort_IT+0x1a8>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d040      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a58      	ldr	r2, [pc, #352]	@ (8002f44 <HAL_DMA_Abort_IT+0x1ac>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d03b      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a56      	ldr	r2, [pc, #344]	@ (8002f48 <HAL_DMA_Abort_IT+0x1b0>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d036      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a55      	ldr	r2, [pc, #340]	@ (8002f4c <HAL_DMA_Abort_IT+0x1b4>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d031      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a53      	ldr	r2, [pc, #332]	@ (8002f50 <HAL_DMA_Abort_IT+0x1b8>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d02c      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a52      	ldr	r2, [pc, #328]	@ (8002f54 <HAL_DMA_Abort_IT+0x1bc>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d027      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a50      	ldr	r2, [pc, #320]	@ (8002f58 <HAL_DMA_Abort_IT+0x1c0>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d022      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a4f      	ldr	r2, [pc, #316]	@ (8002f5c <HAL_DMA_Abort_IT+0x1c4>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d01d      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a4d      	ldr	r2, [pc, #308]	@ (8002f60 <HAL_DMA_Abort_IT+0x1c8>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d018      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a4c      	ldr	r2, [pc, #304]	@ (8002f64 <HAL_DMA_Abort_IT+0x1cc>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d013      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a4a      	ldr	r2, [pc, #296]	@ (8002f68 <HAL_DMA_Abort_IT+0x1d0>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d00e      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a49      	ldr	r2, [pc, #292]	@ (8002f6c <HAL_DMA_Abort_IT+0x1d4>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d009      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a47      	ldr	r2, [pc, #284]	@ (8002f70 <HAL_DMA_Abort_IT+0x1d8>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d004      	beq.n	8002e60 <HAL_DMA_Abort_IT+0xc8>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a46      	ldr	r2, [pc, #280]	@ (8002f74 <HAL_DMA_Abort_IT+0x1dc>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d101      	bne.n	8002e64 <HAL_DMA_Abort_IT+0xcc>
 8002e60:	2301      	movs	r3, #1
 8002e62:	e000      	b.n	8002e66 <HAL_DMA_Abort_IT+0xce>
 8002e64:	2300      	movs	r3, #0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f000 8086 	beq.w	8002f78 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2204      	movs	r2, #4
 8002e70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a2f      	ldr	r2, [pc, #188]	@ (8002f38 <HAL_DMA_Abort_IT+0x1a0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d04a      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a2e      	ldr	r2, [pc, #184]	@ (8002f3c <HAL_DMA_Abort_IT+0x1a4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d045      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a2c      	ldr	r2, [pc, #176]	@ (8002f40 <HAL_DMA_Abort_IT+0x1a8>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d040      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a2b      	ldr	r2, [pc, #172]	@ (8002f44 <HAL_DMA_Abort_IT+0x1ac>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d03b      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a29      	ldr	r2, [pc, #164]	@ (8002f48 <HAL_DMA_Abort_IT+0x1b0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d036      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a28      	ldr	r2, [pc, #160]	@ (8002f4c <HAL_DMA_Abort_IT+0x1b4>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d031      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a26      	ldr	r2, [pc, #152]	@ (8002f50 <HAL_DMA_Abort_IT+0x1b8>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d02c      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a25      	ldr	r2, [pc, #148]	@ (8002f54 <HAL_DMA_Abort_IT+0x1bc>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d027      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a23      	ldr	r2, [pc, #140]	@ (8002f58 <HAL_DMA_Abort_IT+0x1c0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d022      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a22      	ldr	r2, [pc, #136]	@ (8002f5c <HAL_DMA_Abort_IT+0x1c4>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d01d      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a20      	ldr	r2, [pc, #128]	@ (8002f60 <HAL_DMA_Abort_IT+0x1c8>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d018      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f64 <HAL_DMA_Abort_IT+0x1cc>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d013      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8002f68 <HAL_DMA_Abort_IT+0x1d0>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d00e      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a1c      	ldr	r2, [pc, #112]	@ (8002f6c <HAL_DMA_Abort_IT+0x1d4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d009      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a1a      	ldr	r2, [pc, #104]	@ (8002f70 <HAL_DMA_Abort_IT+0x1d8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d004      	beq.n	8002f14 <HAL_DMA_Abort_IT+0x17c>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a19      	ldr	r2, [pc, #100]	@ (8002f74 <HAL_DMA_Abort_IT+0x1dc>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d108      	bne.n	8002f26 <HAL_DMA_Abort_IT+0x18e>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f022 0201 	bic.w	r2, r2, #1
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	e178      	b.n	8003218 <HAL_DMA_Abort_IT+0x480>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0201 	bic.w	r2, r2, #1
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	e16f      	b.n	8003218 <HAL_DMA_Abort_IT+0x480>
 8002f38:	40020010 	.word	0x40020010
 8002f3c:	40020028 	.word	0x40020028
 8002f40:	40020040 	.word	0x40020040
 8002f44:	40020058 	.word	0x40020058
 8002f48:	40020070 	.word	0x40020070
 8002f4c:	40020088 	.word	0x40020088
 8002f50:	400200a0 	.word	0x400200a0
 8002f54:	400200b8 	.word	0x400200b8
 8002f58:	40020410 	.word	0x40020410
 8002f5c:	40020428 	.word	0x40020428
 8002f60:	40020440 	.word	0x40020440
 8002f64:	40020458 	.word	0x40020458
 8002f68:	40020470 	.word	0x40020470
 8002f6c:	40020488 	.word	0x40020488
 8002f70:	400204a0 	.word	0x400204a0
 8002f74:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 020e 	bic.w	r2, r2, #14
 8002f86:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a6c      	ldr	r2, [pc, #432]	@ (8003140 <HAL_DMA_Abort_IT+0x3a8>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d04a      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a6b      	ldr	r2, [pc, #428]	@ (8003144 <HAL_DMA_Abort_IT+0x3ac>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d045      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a69      	ldr	r2, [pc, #420]	@ (8003148 <HAL_DMA_Abort_IT+0x3b0>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d040      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a68      	ldr	r2, [pc, #416]	@ (800314c <HAL_DMA_Abort_IT+0x3b4>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d03b      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a66      	ldr	r2, [pc, #408]	@ (8003150 <HAL_DMA_Abort_IT+0x3b8>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d036      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a65      	ldr	r2, [pc, #404]	@ (8003154 <HAL_DMA_Abort_IT+0x3bc>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d031      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a63      	ldr	r2, [pc, #396]	@ (8003158 <HAL_DMA_Abort_IT+0x3c0>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d02c      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a62      	ldr	r2, [pc, #392]	@ (800315c <HAL_DMA_Abort_IT+0x3c4>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d027      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a60      	ldr	r2, [pc, #384]	@ (8003160 <HAL_DMA_Abort_IT+0x3c8>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d022      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a5f      	ldr	r2, [pc, #380]	@ (8003164 <HAL_DMA_Abort_IT+0x3cc>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d01d      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a5d      	ldr	r2, [pc, #372]	@ (8003168 <HAL_DMA_Abort_IT+0x3d0>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d018      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a5c      	ldr	r2, [pc, #368]	@ (800316c <HAL_DMA_Abort_IT+0x3d4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d013      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a5a      	ldr	r2, [pc, #360]	@ (8003170 <HAL_DMA_Abort_IT+0x3d8>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00e      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a59      	ldr	r2, [pc, #356]	@ (8003174 <HAL_DMA_Abort_IT+0x3dc>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d009      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a57      	ldr	r2, [pc, #348]	@ (8003178 <HAL_DMA_Abort_IT+0x3e0>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d004      	beq.n	8003028 <HAL_DMA_Abort_IT+0x290>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a56      	ldr	r2, [pc, #344]	@ (800317c <HAL_DMA_Abort_IT+0x3e4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d108      	bne.n	800303a <HAL_DMA_Abort_IT+0x2a2>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0201 	bic.w	r2, r2, #1
 8003036:	601a      	str	r2, [r3, #0]
 8003038:	e007      	b.n	800304a <HAL_DMA_Abort_IT+0x2b2>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0201 	bic.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a3c      	ldr	r2, [pc, #240]	@ (8003140 <HAL_DMA_Abort_IT+0x3a8>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d072      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a3a      	ldr	r2, [pc, #232]	@ (8003144 <HAL_DMA_Abort_IT+0x3ac>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d06d      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a39      	ldr	r2, [pc, #228]	@ (8003148 <HAL_DMA_Abort_IT+0x3b0>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d068      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a37      	ldr	r2, [pc, #220]	@ (800314c <HAL_DMA_Abort_IT+0x3b4>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d063      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a36      	ldr	r2, [pc, #216]	@ (8003150 <HAL_DMA_Abort_IT+0x3b8>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d05e      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a34      	ldr	r2, [pc, #208]	@ (8003154 <HAL_DMA_Abort_IT+0x3bc>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d059      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a33      	ldr	r2, [pc, #204]	@ (8003158 <HAL_DMA_Abort_IT+0x3c0>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d054      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a31      	ldr	r2, [pc, #196]	@ (800315c <HAL_DMA_Abort_IT+0x3c4>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d04f      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a30      	ldr	r2, [pc, #192]	@ (8003160 <HAL_DMA_Abort_IT+0x3c8>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d04a      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a2e      	ldr	r2, [pc, #184]	@ (8003164 <HAL_DMA_Abort_IT+0x3cc>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d045      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003168 <HAL_DMA_Abort_IT+0x3d0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d040      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a2b      	ldr	r2, [pc, #172]	@ (800316c <HAL_DMA_Abort_IT+0x3d4>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d03b      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a2a      	ldr	r2, [pc, #168]	@ (8003170 <HAL_DMA_Abort_IT+0x3d8>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d036      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a28      	ldr	r2, [pc, #160]	@ (8003174 <HAL_DMA_Abort_IT+0x3dc>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d031      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a27      	ldr	r2, [pc, #156]	@ (8003178 <HAL_DMA_Abort_IT+0x3e0>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d02c      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a25      	ldr	r2, [pc, #148]	@ (800317c <HAL_DMA_Abort_IT+0x3e4>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d027      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a24      	ldr	r2, [pc, #144]	@ (8003180 <HAL_DMA_Abort_IT+0x3e8>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d022      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a22      	ldr	r2, [pc, #136]	@ (8003184 <HAL_DMA_Abort_IT+0x3ec>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d01d      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a21      	ldr	r2, [pc, #132]	@ (8003188 <HAL_DMA_Abort_IT+0x3f0>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d018      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a1f      	ldr	r2, [pc, #124]	@ (800318c <HAL_DMA_Abort_IT+0x3f4>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d013      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a1e      	ldr	r2, [pc, #120]	@ (8003190 <HAL_DMA_Abort_IT+0x3f8>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00e      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a1c      	ldr	r2, [pc, #112]	@ (8003194 <HAL_DMA_Abort_IT+0x3fc>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d009      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a1b      	ldr	r2, [pc, #108]	@ (8003198 <HAL_DMA_Abort_IT+0x400>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d004      	beq.n	800313a <HAL_DMA_Abort_IT+0x3a2>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a19      	ldr	r2, [pc, #100]	@ (800319c <HAL_DMA_Abort_IT+0x404>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d132      	bne.n	80031a0 <HAL_DMA_Abort_IT+0x408>
 800313a:	2301      	movs	r3, #1
 800313c:	e031      	b.n	80031a2 <HAL_DMA_Abort_IT+0x40a>
 800313e:	bf00      	nop
 8003140:	40020010 	.word	0x40020010
 8003144:	40020028 	.word	0x40020028
 8003148:	40020040 	.word	0x40020040
 800314c:	40020058 	.word	0x40020058
 8003150:	40020070 	.word	0x40020070
 8003154:	40020088 	.word	0x40020088
 8003158:	400200a0 	.word	0x400200a0
 800315c:	400200b8 	.word	0x400200b8
 8003160:	40020410 	.word	0x40020410
 8003164:	40020428 	.word	0x40020428
 8003168:	40020440 	.word	0x40020440
 800316c:	40020458 	.word	0x40020458
 8003170:	40020470 	.word	0x40020470
 8003174:	40020488 	.word	0x40020488
 8003178:	400204a0 	.word	0x400204a0
 800317c:	400204b8 	.word	0x400204b8
 8003180:	58025408 	.word	0x58025408
 8003184:	5802541c 	.word	0x5802541c
 8003188:	58025430 	.word	0x58025430
 800318c:	58025444 	.word	0x58025444
 8003190:	58025458 	.word	0x58025458
 8003194:	5802546c 	.word	0x5802546c
 8003198:	58025480 	.word	0x58025480
 800319c:	58025494 	.word	0x58025494
 80031a0:	2300      	movs	r3, #0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d028      	beq.n	80031f8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031b4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ba:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c0:	f003 031f 	and.w	r3, r3, #31
 80031c4:	2201      	movs	r2, #1
 80031c6:	409a      	lsls	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80031d4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00c      	beq.n	80031f8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031ec:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80031f6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop

08003224 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b08a      	sub	sp, #40	@ 0x28
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800322c:	2300      	movs	r3, #0
 800322e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003230:	4b67      	ldr	r3, [pc, #412]	@ (80033d0 <HAL_DMA_IRQHandler+0x1ac>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a67      	ldr	r2, [pc, #412]	@ (80033d4 <HAL_DMA_IRQHandler+0x1b0>)
 8003236:	fba2 2303 	umull	r2, r3, r2, r3
 800323a:	0a9b      	lsrs	r3, r3, #10
 800323c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003242:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003248:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a5f      	ldr	r2, [pc, #380]	@ (80033d8 <HAL_DMA_IRQHandler+0x1b4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d04a      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a5d      	ldr	r2, [pc, #372]	@ (80033dc <HAL_DMA_IRQHandler+0x1b8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d045      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a5c      	ldr	r2, [pc, #368]	@ (80033e0 <HAL_DMA_IRQHandler+0x1bc>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d040      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a5a      	ldr	r2, [pc, #360]	@ (80033e4 <HAL_DMA_IRQHandler+0x1c0>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d03b      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a59      	ldr	r2, [pc, #356]	@ (80033e8 <HAL_DMA_IRQHandler+0x1c4>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d036      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a57      	ldr	r2, [pc, #348]	@ (80033ec <HAL_DMA_IRQHandler+0x1c8>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d031      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a56      	ldr	r2, [pc, #344]	@ (80033f0 <HAL_DMA_IRQHandler+0x1cc>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d02c      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a54      	ldr	r2, [pc, #336]	@ (80033f4 <HAL_DMA_IRQHandler+0x1d0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d027      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a53      	ldr	r2, [pc, #332]	@ (80033f8 <HAL_DMA_IRQHandler+0x1d4>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d022      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a51      	ldr	r2, [pc, #324]	@ (80033fc <HAL_DMA_IRQHandler+0x1d8>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d01d      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a50      	ldr	r2, [pc, #320]	@ (8003400 <HAL_DMA_IRQHandler+0x1dc>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d018      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a4e      	ldr	r2, [pc, #312]	@ (8003404 <HAL_DMA_IRQHandler+0x1e0>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d013      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a4d      	ldr	r2, [pc, #308]	@ (8003408 <HAL_DMA_IRQHandler+0x1e4>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d00e      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a4b      	ldr	r2, [pc, #300]	@ (800340c <HAL_DMA_IRQHandler+0x1e8>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d009      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a4a      	ldr	r2, [pc, #296]	@ (8003410 <HAL_DMA_IRQHandler+0x1ec>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d004      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xd2>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a48      	ldr	r2, [pc, #288]	@ (8003414 <HAL_DMA_IRQHandler+0x1f0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d101      	bne.n	80032fa <HAL_DMA_IRQHandler+0xd6>
 80032f6:	2301      	movs	r3, #1
 80032f8:	e000      	b.n	80032fc <HAL_DMA_IRQHandler+0xd8>
 80032fa:	2300      	movs	r3, #0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 842b 	beq.w	8003b58 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003306:	f003 031f 	and.w	r3, r3, #31
 800330a:	2208      	movs	r2, #8
 800330c:	409a      	lsls	r2, r3
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 80a2 	beq.w	800345c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a2e      	ldr	r2, [pc, #184]	@ (80033d8 <HAL_DMA_IRQHandler+0x1b4>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d04a      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a2d      	ldr	r2, [pc, #180]	@ (80033dc <HAL_DMA_IRQHandler+0x1b8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d045      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a2b      	ldr	r2, [pc, #172]	@ (80033e0 <HAL_DMA_IRQHandler+0x1bc>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d040      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a2a      	ldr	r2, [pc, #168]	@ (80033e4 <HAL_DMA_IRQHandler+0x1c0>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d03b      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a28      	ldr	r2, [pc, #160]	@ (80033e8 <HAL_DMA_IRQHandler+0x1c4>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d036      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a27      	ldr	r2, [pc, #156]	@ (80033ec <HAL_DMA_IRQHandler+0x1c8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d031      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a25      	ldr	r2, [pc, #148]	@ (80033f0 <HAL_DMA_IRQHandler+0x1cc>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d02c      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a24      	ldr	r2, [pc, #144]	@ (80033f4 <HAL_DMA_IRQHandler+0x1d0>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d027      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a22      	ldr	r2, [pc, #136]	@ (80033f8 <HAL_DMA_IRQHandler+0x1d4>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d022      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a21      	ldr	r2, [pc, #132]	@ (80033fc <HAL_DMA_IRQHandler+0x1d8>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d01d      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a1f      	ldr	r2, [pc, #124]	@ (8003400 <HAL_DMA_IRQHandler+0x1dc>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d018      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a1e      	ldr	r2, [pc, #120]	@ (8003404 <HAL_DMA_IRQHandler+0x1e0>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d013      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1c      	ldr	r2, [pc, #112]	@ (8003408 <HAL_DMA_IRQHandler+0x1e4>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d00e      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a1b      	ldr	r2, [pc, #108]	@ (800340c <HAL_DMA_IRQHandler+0x1e8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d009      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a19      	ldr	r2, [pc, #100]	@ (8003410 <HAL_DMA_IRQHandler+0x1ec>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d004      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x194>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a18      	ldr	r2, [pc, #96]	@ (8003414 <HAL_DMA_IRQHandler+0x1f0>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d12f      	bne.n	8003418 <HAL_DMA_IRQHandler+0x1f4>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0304 	and.w	r3, r3, #4
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	bf14      	ite	ne
 80033c6:	2301      	movne	r3, #1
 80033c8:	2300      	moveq	r3, #0
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	e02e      	b.n	800342c <HAL_DMA_IRQHandler+0x208>
 80033ce:	bf00      	nop
 80033d0:	24003840 	.word	0x24003840
 80033d4:	1b4e81b5 	.word	0x1b4e81b5
 80033d8:	40020010 	.word	0x40020010
 80033dc:	40020028 	.word	0x40020028
 80033e0:	40020040 	.word	0x40020040
 80033e4:	40020058 	.word	0x40020058
 80033e8:	40020070 	.word	0x40020070
 80033ec:	40020088 	.word	0x40020088
 80033f0:	400200a0 	.word	0x400200a0
 80033f4:	400200b8 	.word	0x400200b8
 80033f8:	40020410 	.word	0x40020410
 80033fc:	40020428 	.word	0x40020428
 8003400:	40020440 	.word	0x40020440
 8003404:	40020458 	.word	0x40020458
 8003408:	40020470 	.word	0x40020470
 800340c:	40020488 	.word	0x40020488
 8003410:	400204a0 	.word	0x400204a0
 8003414:	400204b8 	.word	0x400204b8
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0308 	and.w	r3, r3, #8
 8003422:	2b00      	cmp	r3, #0
 8003424:	bf14      	ite	ne
 8003426:	2301      	movne	r3, #1
 8003428:	2300      	moveq	r3, #0
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	d015      	beq.n	800345c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0204 	bic.w	r2, r2, #4
 800343e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003444:	f003 031f 	and.w	r3, r3, #31
 8003448:	2208      	movs	r2, #8
 800344a:	409a      	lsls	r2, r3
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003454:	f043 0201 	orr.w	r2, r3, #1
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003460:	f003 031f 	and.w	r3, r3, #31
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	fa22 f303 	lsr.w	r3, r2, r3
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d06e      	beq.n	8003550 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a69      	ldr	r2, [pc, #420]	@ (800361c <HAL_DMA_IRQHandler+0x3f8>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d04a      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a67      	ldr	r2, [pc, #412]	@ (8003620 <HAL_DMA_IRQHandler+0x3fc>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d045      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a66      	ldr	r2, [pc, #408]	@ (8003624 <HAL_DMA_IRQHandler+0x400>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d040      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a64      	ldr	r2, [pc, #400]	@ (8003628 <HAL_DMA_IRQHandler+0x404>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d03b      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a63      	ldr	r2, [pc, #396]	@ (800362c <HAL_DMA_IRQHandler+0x408>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d036      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a61      	ldr	r2, [pc, #388]	@ (8003630 <HAL_DMA_IRQHandler+0x40c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d031      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a60      	ldr	r2, [pc, #384]	@ (8003634 <HAL_DMA_IRQHandler+0x410>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d02c      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a5e      	ldr	r2, [pc, #376]	@ (8003638 <HAL_DMA_IRQHandler+0x414>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d027      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a5d      	ldr	r2, [pc, #372]	@ (800363c <HAL_DMA_IRQHandler+0x418>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d022      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a5b      	ldr	r2, [pc, #364]	@ (8003640 <HAL_DMA_IRQHandler+0x41c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d01d      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a5a      	ldr	r2, [pc, #360]	@ (8003644 <HAL_DMA_IRQHandler+0x420>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d018      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a58      	ldr	r2, [pc, #352]	@ (8003648 <HAL_DMA_IRQHandler+0x424>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d013      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a57      	ldr	r2, [pc, #348]	@ (800364c <HAL_DMA_IRQHandler+0x428>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00e      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a55      	ldr	r2, [pc, #340]	@ (8003650 <HAL_DMA_IRQHandler+0x42c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d009      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a54      	ldr	r2, [pc, #336]	@ (8003654 <HAL_DMA_IRQHandler+0x430>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d004      	beq.n	8003512 <HAL_DMA_IRQHandler+0x2ee>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a52      	ldr	r2, [pc, #328]	@ (8003658 <HAL_DMA_IRQHandler+0x434>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d10a      	bne.n	8003528 <HAL_DMA_IRQHandler+0x304>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800351c:	2b00      	cmp	r3, #0
 800351e:	bf14      	ite	ne
 8003520:	2301      	movne	r3, #1
 8003522:	2300      	moveq	r3, #0
 8003524:	b2db      	uxtb	r3, r3
 8003526:	e003      	b.n	8003530 <HAL_DMA_IRQHandler+0x30c>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2300      	movs	r3, #0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00d      	beq.n	8003550 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003538:	f003 031f 	and.w	r3, r3, #31
 800353c:	2201      	movs	r2, #1
 800353e:	409a      	lsls	r2, r3
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003548:	f043 0202 	orr.w	r2, r3, #2
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003554:	f003 031f 	and.w	r3, r3, #31
 8003558:	2204      	movs	r2, #4
 800355a:	409a      	lsls	r2, r3
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	4013      	ands	r3, r2
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 808f 	beq.w	8003684 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a2c      	ldr	r2, [pc, #176]	@ (800361c <HAL_DMA_IRQHandler+0x3f8>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d04a      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a2a      	ldr	r2, [pc, #168]	@ (8003620 <HAL_DMA_IRQHandler+0x3fc>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d045      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a29      	ldr	r2, [pc, #164]	@ (8003624 <HAL_DMA_IRQHandler+0x400>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d040      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a27      	ldr	r2, [pc, #156]	@ (8003628 <HAL_DMA_IRQHandler+0x404>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d03b      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a26      	ldr	r2, [pc, #152]	@ (800362c <HAL_DMA_IRQHandler+0x408>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d036      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a24      	ldr	r2, [pc, #144]	@ (8003630 <HAL_DMA_IRQHandler+0x40c>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d031      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a23      	ldr	r2, [pc, #140]	@ (8003634 <HAL_DMA_IRQHandler+0x410>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d02c      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a21      	ldr	r2, [pc, #132]	@ (8003638 <HAL_DMA_IRQHandler+0x414>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d027      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a20      	ldr	r2, [pc, #128]	@ (800363c <HAL_DMA_IRQHandler+0x418>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d022      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a1e      	ldr	r2, [pc, #120]	@ (8003640 <HAL_DMA_IRQHandler+0x41c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d01d      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003644 <HAL_DMA_IRQHandler+0x420>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d018      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003648 <HAL_DMA_IRQHandler+0x424>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d013      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a1a      	ldr	r2, [pc, #104]	@ (800364c <HAL_DMA_IRQHandler+0x428>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d00e      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a18      	ldr	r2, [pc, #96]	@ (8003650 <HAL_DMA_IRQHandler+0x42c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d009      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a17      	ldr	r2, [pc, #92]	@ (8003654 <HAL_DMA_IRQHandler+0x430>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d004      	beq.n	8003606 <HAL_DMA_IRQHandler+0x3e2>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a15      	ldr	r2, [pc, #84]	@ (8003658 <HAL_DMA_IRQHandler+0x434>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d12a      	bne.n	800365c <HAL_DMA_IRQHandler+0x438>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	bf14      	ite	ne
 8003614:	2301      	movne	r3, #1
 8003616:	2300      	moveq	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	e023      	b.n	8003664 <HAL_DMA_IRQHandler+0x440>
 800361c:	40020010 	.word	0x40020010
 8003620:	40020028 	.word	0x40020028
 8003624:	40020040 	.word	0x40020040
 8003628:	40020058 	.word	0x40020058
 800362c:	40020070 	.word	0x40020070
 8003630:	40020088 	.word	0x40020088
 8003634:	400200a0 	.word	0x400200a0
 8003638:	400200b8 	.word	0x400200b8
 800363c:	40020410 	.word	0x40020410
 8003640:	40020428 	.word	0x40020428
 8003644:	40020440 	.word	0x40020440
 8003648:	40020458 	.word	0x40020458
 800364c:	40020470 	.word	0x40020470
 8003650:	40020488 	.word	0x40020488
 8003654:	400204a0 	.word	0x400204a0
 8003658:	400204b8 	.word	0x400204b8
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2300      	movs	r3, #0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00d      	beq.n	8003684 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366c:	f003 031f 	and.w	r3, r3, #31
 8003670:	2204      	movs	r2, #4
 8003672:	409a      	lsls	r2, r3
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367c:	f043 0204 	orr.w	r2, r3, #4
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003688:	f003 031f 	and.w	r3, r3, #31
 800368c:	2210      	movs	r2, #16
 800368e:	409a      	lsls	r2, r3
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	f000 80a6 	beq.w	80037e6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a85      	ldr	r2, [pc, #532]	@ (80038b4 <HAL_DMA_IRQHandler+0x690>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d04a      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a83      	ldr	r2, [pc, #524]	@ (80038b8 <HAL_DMA_IRQHandler+0x694>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d045      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a82      	ldr	r2, [pc, #520]	@ (80038bc <HAL_DMA_IRQHandler+0x698>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d040      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a80      	ldr	r2, [pc, #512]	@ (80038c0 <HAL_DMA_IRQHandler+0x69c>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d03b      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a7f      	ldr	r2, [pc, #508]	@ (80038c4 <HAL_DMA_IRQHandler+0x6a0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d036      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a7d      	ldr	r2, [pc, #500]	@ (80038c8 <HAL_DMA_IRQHandler+0x6a4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d031      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a7c      	ldr	r2, [pc, #496]	@ (80038cc <HAL_DMA_IRQHandler+0x6a8>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d02c      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a7a      	ldr	r2, [pc, #488]	@ (80038d0 <HAL_DMA_IRQHandler+0x6ac>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d027      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a79      	ldr	r2, [pc, #484]	@ (80038d4 <HAL_DMA_IRQHandler+0x6b0>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d022      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a77      	ldr	r2, [pc, #476]	@ (80038d8 <HAL_DMA_IRQHandler+0x6b4>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d01d      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a76      	ldr	r2, [pc, #472]	@ (80038dc <HAL_DMA_IRQHandler+0x6b8>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d018      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a74      	ldr	r2, [pc, #464]	@ (80038e0 <HAL_DMA_IRQHandler+0x6bc>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d013      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a73      	ldr	r2, [pc, #460]	@ (80038e4 <HAL_DMA_IRQHandler+0x6c0>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d00e      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a71      	ldr	r2, [pc, #452]	@ (80038e8 <HAL_DMA_IRQHandler+0x6c4>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d009      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a70      	ldr	r2, [pc, #448]	@ (80038ec <HAL_DMA_IRQHandler+0x6c8>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d004      	beq.n	800373a <HAL_DMA_IRQHandler+0x516>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a6e      	ldr	r2, [pc, #440]	@ (80038f0 <HAL_DMA_IRQHandler+0x6cc>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d10a      	bne.n	8003750 <HAL_DMA_IRQHandler+0x52c>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0308 	and.w	r3, r3, #8
 8003744:	2b00      	cmp	r3, #0
 8003746:	bf14      	ite	ne
 8003748:	2301      	movne	r3, #1
 800374a:	2300      	moveq	r3, #0
 800374c:	b2db      	uxtb	r3, r3
 800374e:	e009      	b.n	8003764 <HAL_DMA_IRQHandler+0x540>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0304 	and.w	r3, r3, #4
 800375a:	2b00      	cmp	r3, #0
 800375c:	bf14      	ite	ne
 800375e:	2301      	movne	r3, #1
 8003760:	2300      	moveq	r3, #0
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d03e      	beq.n	80037e6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376c:	f003 031f 	and.w	r3, r3, #31
 8003770:	2210      	movs	r2, #16
 8003772:	409a      	lsls	r2, r3
 8003774:	6a3b      	ldr	r3, [r7, #32]
 8003776:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d018      	beq.n	80037b8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d108      	bne.n	80037a6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003798:	2b00      	cmp	r3, #0
 800379a:	d024      	beq.n	80037e6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	4798      	blx	r3
 80037a4:	e01f      	b.n	80037e6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d01b      	beq.n	80037e6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	4798      	blx	r3
 80037b6:	e016      	b.n	80037e6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d107      	bne.n	80037d6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0208 	bic.w	r2, r2, #8
 80037d4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d003      	beq.n	80037e6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ea:	f003 031f 	and.w	r3, r3, #31
 80037ee:	2220      	movs	r2, #32
 80037f0:	409a      	lsls	r2, r3
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	f000 8110 	beq.w	8003a1c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a2c      	ldr	r2, [pc, #176]	@ (80038b4 <HAL_DMA_IRQHandler+0x690>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d04a      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a2b      	ldr	r2, [pc, #172]	@ (80038b8 <HAL_DMA_IRQHandler+0x694>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d045      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a29      	ldr	r2, [pc, #164]	@ (80038bc <HAL_DMA_IRQHandler+0x698>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d040      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a28      	ldr	r2, [pc, #160]	@ (80038c0 <HAL_DMA_IRQHandler+0x69c>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d03b      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a26      	ldr	r2, [pc, #152]	@ (80038c4 <HAL_DMA_IRQHandler+0x6a0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d036      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a25      	ldr	r2, [pc, #148]	@ (80038c8 <HAL_DMA_IRQHandler+0x6a4>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d031      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a23      	ldr	r2, [pc, #140]	@ (80038cc <HAL_DMA_IRQHandler+0x6a8>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d02c      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a22      	ldr	r2, [pc, #136]	@ (80038d0 <HAL_DMA_IRQHandler+0x6ac>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d027      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a20      	ldr	r2, [pc, #128]	@ (80038d4 <HAL_DMA_IRQHandler+0x6b0>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d022      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a1f      	ldr	r2, [pc, #124]	@ (80038d8 <HAL_DMA_IRQHandler+0x6b4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d01d      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a1d      	ldr	r2, [pc, #116]	@ (80038dc <HAL_DMA_IRQHandler+0x6b8>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d018      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a1c      	ldr	r2, [pc, #112]	@ (80038e0 <HAL_DMA_IRQHandler+0x6bc>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d013      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a1a      	ldr	r2, [pc, #104]	@ (80038e4 <HAL_DMA_IRQHandler+0x6c0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d00e      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a19      	ldr	r2, [pc, #100]	@ (80038e8 <HAL_DMA_IRQHandler+0x6c4>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d009      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a17      	ldr	r2, [pc, #92]	@ (80038ec <HAL_DMA_IRQHandler+0x6c8>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d004      	beq.n	800389c <HAL_DMA_IRQHandler+0x678>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a16      	ldr	r2, [pc, #88]	@ (80038f0 <HAL_DMA_IRQHandler+0x6cc>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d12b      	bne.n	80038f4 <HAL_DMA_IRQHandler+0x6d0>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0310 	and.w	r3, r3, #16
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	bf14      	ite	ne
 80038aa:	2301      	movne	r3, #1
 80038ac:	2300      	moveq	r3, #0
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	e02a      	b.n	8003908 <HAL_DMA_IRQHandler+0x6e4>
 80038b2:	bf00      	nop
 80038b4:	40020010 	.word	0x40020010
 80038b8:	40020028 	.word	0x40020028
 80038bc:	40020040 	.word	0x40020040
 80038c0:	40020058 	.word	0x40020058
 80038c4:	40020070 	.word	0x40020070
 80038c8:	40020088 	.word	0x40020088
 80038cc:	400200a0 	.word	0x400200a0
 80038d0:	400200b8 	.word	0x400200b8
 80038d4:	40020410 	.word	0x40020410
 80038d8:	40020428 	.word	0x40020428
 80038dc:	40020440 	.word	0x40020440
 80038e0:	40020458 	.word	0x40020458
 80038e4:	40020470 	.word	0x40020470
 80038e8:	40020488 	.word	0x40020488
 80038ec:	400204a0 	.word	0x400204a0
 80038f0:	400204b8 	.word	0x400204b8
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	bf14      	ite	ne
 8003902:	2301      	movne	r3, #1
 8003904:	2300      	moveq	r3, #0
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 8087 	beq.w	8003a1c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003912:	f003 031f 	and.w	r3, r3, #31
 8003916:	2220      	movs	r2, #32
 8003918:	409a      	lsls	r2, r3
 800391a:	6a3b      	ldr	r3, [r7, #32]
 800391c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b04      	cmp	r3, #4
 8003928:	d139      	bne.n	800399e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0216 	bic.w	r2, r2, #22
 8003938:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695a      	ldr	r2, [r3, #20]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003948:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394e:	2b00      	cmp	r3, #0
 8003950:	d103      	bne.n	800395a <HAL_DMA_IRQHandler+0x736>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003956:	2b00      	cmp	r3, #0
 8003958:	d007      	beq.n	800396a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 0208 	bic.w	r2, r2, #8
 8003968:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	223f      	movs	r2, #63	@ 0x3f
 8003974:	409a      	lsls	r2, r3
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800398e:	2b00      	cmp	r3, #0
 8003990:	f000 8382 	beq.w	8004098 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	4798      	blx	r3
          }
          return;
 800399c:	e37c      	b.n	8004098 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d018      	beq.n	80039de <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d108      	bne.n	80039cc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d02c      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	4798      	blx	r3
 80039ca:	e027      	b.n	8003a1c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d023      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	4798      	blx	r3
 80039dc:	e01e      	b.n	8003a1c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10f      	bne.n	8003a0c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 0210 	bic.w	r2, r2, #16
 80039fa:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d003      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	f000 833e 	beq.w	80040a2 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f000 8088 	beq.w	8003b44 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2204      	movs	r2, #4
 8003a38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a89      	ldr	r2, [pc, #548]	@ (8003c68 <HAL_DMA_IRQHandler+0xa44>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d04a      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a88      	ldr	r2, [pc, #544]	@ (8003c6c <HAL_DMA_IRQHandler+0xa48>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d045      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a86      	ldr	r2, [pc, #536]	@ (8003c70 <HAL_DMA_IRQHandler+0xa4c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d040      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a85      	ldr	r2, [pc, #532]	@ (8003c74 <HAL_DMA_IRQHandler+0xa50>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d03b      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a83      	ldr	r2, [pc, #524]	@ (8003c78 <HAL_DMA_IRQHandler+0xa54>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d036      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a82      	ldr	r2, [pc, #520]	@ (8003c7c <HAL_DMA_IRQHandler+0xa58>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d031      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a80      	ldr	r2, [pc, #512]	@ (8003c80 <HAL_DMA_IRQHandler+0xa5c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d02c      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a7f      	ldr	r2, [pc, #508]	@ (8003c84 <HAL_DMA_IRQHandler+0xa60>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d027      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a7d      	ldr	r2, [pc, #500]	@ (8003c88 <HAL_DMA_IRQHandler+0xa64>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d022      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a7c      	ldr	r2, [pc, #496]	@ (8003c8c <HAL_DMA_IRQHandler+0xa68>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d01d      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a7a      	ldr	r2, [pc, #488]	@ (8003c90 <HAL_DMA_IRQHandler+0xa6c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d018      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a79      	ldr	r2, [pc, #484]	@ (8003c94 <HAL_DMA_IRQHandler+0xa70>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d013      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a77      	ldr	r2, [pc, #476]	@ (8003c98 <HAL_DMA_IRQHandler+0xa74>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d00e      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a76      	ldr	r2, [pc, #472]	@ (8003c9c <HAL_DMA_IRQHandler+0xa78>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d009      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a74      	ldr	r2, [pc, #464]	@ (8003ca0 <HAL_DMA_IRQHandler+0xa7c>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d004      	beq.n	8003adc <HAL_DMA_IRQHandler+0x8b8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a73      	ldr	r2, [pc, #460]	@ (8003ca4 <HAL_DMA_IRQHandler+0xa80>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d108      	bne.n	8003aee <HAL_DMA_IRQHandler+0x8ca>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0201 	bic.w	r2, r2, #1
 8003aea:	601a      	str	r2, [r3, #0]
 8003aec:	e007      	b.n	8003afe <HAL_DMA_IRQHandler+0x8da>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0201 	bic.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	3301      	adds	r3, #1
 8003b02:	60fb      	str	r3, [r7, #12]
 8003b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d307      	bcc.n	8003b1a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1f2      	bne.n	8003afe <HAL_DMA_IRQHandler+0x8da>
 8003b18:	e000      	b.n	8003b1c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003b1a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d004      	beq.n	8003b34 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003b32:	e003      	b.n	8003b3c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 82aa 	beq.w	80040a2 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	4798      	blx	r3
 8003b56:	e2a4      	b.n	80040a2 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a52      	ldr	r2, [pc, #328]	@ (8003ca8 <HAL_DMA_IRQHandler+0xa84>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d04a      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a51      	ldr	r2, [pc, #324]	@ (8003cac <HAL_DMA_IRQHandler+0xa88>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d045      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a4f      	ldr	r2, [pc, #316]	@ (8003cb0 <HAL_DMA_IRQHandler+0xa8c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d040      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a4e      	ldr	r2, [pc, #312]	@ (8003cb4 <HAL_DMA_IRQHandler+0xa90>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d03b      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a4c      	ldr	r2, [pc, #304]	@ (8003cb8 <HAL_DMA_IRQHandler+0xa94>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d036      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a4b      	ldr	r2, [pc, #300]	@ (8003cbc <HAL_DMA_IRQHandler+0xa98>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d031      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a49      	ldr	r2, [pc, #292]	@ (8003cc0 <HAL_DMA_IRQHandler+0xa9c>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d02c      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a48      	ldr	r2, [pc, #288]	@ (8003cc4 <HAL_DMA_IRQHandler+0xaa0>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d027      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a46      	ldr	r2, [pc, #280]	@ (8003cc8 <HAL_DMA_IRQHandler+0xaa4>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d022      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a45      	ldr	r2, [pc, #276]	@ (8003ccc <HAL_DMA_IRQHandler+0xaa8>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d01d      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a43      	ldr	r2, [pc, #268]	@ (8003cd0 <HAL_DMA_IRQHandler+0xaac>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d018      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a42      	ldr	r2, [pc, #264]	@ (8003cd4 <HAL_DMA_IRQHandler+0xab0>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d013      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a40      	ldr	r2, [pc, #256]	@ (8003cd8 <HAL_DMA_IRQHandler+0xab4>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d00e      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a3f      	ldr	r2, [pc, #252]	@ (8003cdc <HAL_DMA_IRQHandler+0xab8>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d009      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a3d      	ldr	r2, [pc, #244]	@ (8003ce0 <HAL_DMA_IRQHandler+0xabc>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d004      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x9d4>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a3c      	ldr	r2, [pc, #240]	@ (8003ce4 <HAL_DMA_IRQHandler+0xac0>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d101      	bne.n	8003bfc <HAL_DMA_IRQHandler+0x9d8>
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e000      	b.n	8003bfe <HAL_DMA_IRQHandler+0x9da>
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 824f 	beq.w	80040a2 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c10:	f003 031f 	and.w	r3, r3, #31
 8003c14:	2204      	movs	r2, #4
 8003c16:	409a      	lsls	r2, r3
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 80dd 	beq.w	8003ddc <HAL_DMA_IRQHandler+0xbb8>
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80d7 	beq.w	8003ddc <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c32:	f003 031f 	and.w	r3, r3, #31
 8003c36:	2204      	movs	r2, #4
 8003c38:	409a      	lsls	r2, r3
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d059      	beq.n	8003cfc <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d14a      	bne.n	8003ce8 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	f000 8220 	beq.w	800409c <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c64:	e21a      	b.n	800409c <HAL_DMA_IRQHandler+0xe78>
 8003c66:	bf00      	nop
 8003c68:	40020010 	.word	0x40020010
 8003c6c:	40020028 	.word	0x40020028
 8003c70:	40020040 	.word	0x40020040
 8003c74:	40020058 	.word	0x40020058
 8003c78:	40020070 	.word	0x40020070
 8003c7c:	40020088 	.word	0x40020088
 8003c80:	400200a0 	.word	0x400200a0
 8003c84:	400200b8 	.word	0x400200b8
 8003c88:	40020410 	.word	0x40020410
 8003c8c:	40020428 	.word	0x40020428
 8003c90:	40020440 	.word	0x40020440
 8003c94:	40020458 	.word	0x40020458
 8003c98:	40020470 	.word	0x40020470
 8003c9c:	40020488 	.word	0x40020488
 8003ca0:	400204a0 	.word	0x400204a0
 8003ca4:	400204b8 	.word	0x400204b8
 8003ca8:	48022c08 	.word	0x48022c08
 8003cac:	48022c1c 	.word	0x48022c1c
 8003cb0:	48022c30 	.word	0x48022c30
 8003cb4:	48022c44 	.word	0x48022c44
 8003cb8:	48022c58 	.word	0x48022c58
 8003cbc:	48022c6c 	.word	0x48022c6c
 8003cc0:	48022c80 	.word	0x48022c80
 8003cc4:	48022c94 	.word	0x48022c94
 8003cc8:	58025408 	.word	0x58025408
 8003ccc:	5802541c 	.word	0x5802541c
 8003cd0:	58025430 	.word	0x58025430
 8003cd4:	58025444 	.word	0x58025444
 8003cd8:	58025458 	.word	0x58025458
 8003cdc:	5802546c 	.word	0x5802546c
 8003ce0:	58025480 	.word	0x58025480
 8003ce4:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 81d5 	beq.w	800409c <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cfa:	e1cf      	b.n	800409c <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	f003 0320 	and.w	r3, r3, #32
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d160      	bne.n	8003dc8 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a7f      	ldr	r2, [pc, #508]	@ (8003f08 <HAL_DMA_IRQHandler+0xce4>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d04a      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a7d      	ldr	r2, [pc, #500]	@ (8003f0c <HAL_DMA_IRQHandler+0xce8>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d045      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a7c      	ldr	r2, [pc, #496]	@ (8003f10 <HAL_DMA_IRQHandler+0xcec>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d040      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a7a      	ldr	r2, [pc, #488]	@ (8003f14 <HAL_DMA_IRQHandler+0xcf0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d03b      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a79      	ldr	r2, [pc, #484]	@ (8003f18 <HAL_DMA_IRQHandler+0xcf4>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d036      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a77      	ldr	r2, [pc, #476]	@ (8003f1c <HAL_DMA_IRQHandler+0xcf8>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d031      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a76      	ldr	r2, [pc, #472]	@ (8003f20 <HAL_DMA_IRQHandler+0xcfc>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d02c      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a74      	ldr	r2, [pc, #464]	@ (8003f24 <HAL_DMA_IRQHandler+0xd00>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d027      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a73      	ldr	r2, [pc, #460]	@ (8003f28 <HAL_DMA_IRQHandler+0xd04>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d022      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a71      	ldr	r2, [pc, #452]	@ (8003f2c <HAL_DMA_IRQHandler+0xd08>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d01d      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a70      	ldr	r2, [pc, #448]	@ (8003f30 <HAL_DMA_IRQHandler+0xd0c>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d018      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a6e      	ldr	r2, [pc, #440]	@ (8003f34 <HAL_DMA_IRQHandler+0xd10>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d013      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a6d      	ldr	r2, [pc, #436]	@ (8003f38 <HAL_DMA_IRQHandler+0xd14>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d00e      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a6b      	ldr	r2, [pc, #428]	@ (8003f3c <HAL_DMA_IRQHandler+0xd18>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d009      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a6a      	ldr	r2, [pc, #424]	@ (8003f40 <HAL_DMA_IRQHandler+0xd1c>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d004      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xb82>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a68      	ldr	r2, [pc, #416]	@ (8003f44 <HAL_DMA_IRQHandler+0xd20>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d108      	bne.n	8003db8 <HAL_DMA_IRQHandler+0xb94>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 0208 	bic.w	r2, r2, #8
 8003db4:	601a      	str	r2, [r3, #0]
 8003db6:	e007      	b.n	8003dc8 <HAL_DMA_IRQHandler+0xba4>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f022 0204 	bic.w	r2, r2, #4
 8003dc6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 8165 	beq.w	800409c <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dda:	e15f      	b.n	800409c <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003de0:	f003 031f 	and.w	r3, r3, #31
 8003de4:	2202      	movs	r2, #2
 8003de6:	409a      	lsls	r2, r3
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	4013      	ands	r3, r2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 80c5 	beq.w	8003f7c <HAL_DMA_IRQHandler+0xd58>
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f000 80bf 	beq.w	8003f7c <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e02:	f003 031f 	and.w	r3, r3, #31
 8003e06:	2202      	movs	r2, #2
 8003e08:	409a      	lsls	r2, r3
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d018      	beq.n	8003e4a <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 813a 	beq.w	80040a0 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e34:	e134      	b.n	80040a0 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 8130 	beq.w	80040a0 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e48:	e12a      	b.n	80040a0 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f003 0320 	and.w	r3, r3, #32
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	f040 8089 	bne.w	8003f68 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a2b      	ldr	r2, [pc, #172]	@ (8003f08 <HAL_DMA_IRQHandler+0xce4>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d04a      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a29      	ldr	r2, [pc, #164]	@ (8003f0c <HAL_DMA_IRQHandler+0xce8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d045      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a28      	ldr	r2, [pc, #160]	@ (8003f10 <HAL_DMA_IRQHandler+0xcec>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d040      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a26      	ldr	r2, [pc, #152]	@ (8003f14 <HAL_DMA_IRQHandler+0xcf0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d03b      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a25      	ldr	r2, [pc, #148]	@ (8003f18 <HAL_DMA_IRQHandler+0xcf4>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d036      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a23      	ldr	r2, [pc, #140]	@ (8003f1c <HAL_DMA_IRQHandler+0xcf8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d031      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a22      	ldr	r2, [pc, #136]	@ (8003f20 <HAL_DMA_IRQHandler+0xcfc>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d02c      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a20      	ldr	r2, [pc, #128]	@ (8003f24 <HAL_DMA_IRQHandler+0xd00>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d027      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a1f      	ldr	r2, [pc, #124]	@ (8003f28 <HAL_DMA_IRQHandler+0xd04>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d022      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f2c <HAL_DMA_IRQHandler+0xd08>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d01d      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8003f30 <HAL_DMA_IRQHandler+0xd0c>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d018      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a1a      	ldr	r2, [pc, #104]	@ (8003f34 <HAL_DMA_IRQHandler+0xd10>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d013      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a19      	ldr	r2, [pc, #100]	@ (8003f38 <HAL_DMA_IRQHandler+0xd14>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d00e      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a17      	ldr	r2, [pc, #92]	@ (8003f3c <HAL_DMA_IRQHandler+0xd18>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d009      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a16      	ldr	r2, [pc, #88]	@ (8003f40 <HAL_DMA_IRQHandler+0xd1c>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d004      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xcd2>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a14      	ldr	r2, [pc, #80]	@ (8003f44 <HAL_DMA_IRQHandler+0xd20>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d128      	bne.n	8003f48 <HAL_DMA_IRQHandler+0xd24>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 0214 	bic.w	r2, r2, #20
 8003f04:	601a      	str	r2, [r3, #0]
 8003f06:	e027      	b.n	8003f58 <HAL_DMA_IRQHandler+0xd34>
 8003f08:	40020010 	.word	0x40020010
 8003f0c:	40020028 	.word	0x40020028
 8003f10:	40020040 	.word	0x40020040
 8003f14:	40020058 	.word	0x40020058
 8003f18:	40020070 	.word	0x40020070
 8003f1c:	40020088 	.word	0x40020088
 8003f20:	400200a0 	.word	0x400200a0
 8003f24:	400200b8 	.word	0x400200b8
 8003f28:	40020410 	.word	0x40020410
 8003f2c:	40020428 	.word	0x40020428
 8003f30:	40020440 	.word	0x40020440
 8003f34:	40020458 	.word	0x40020458
 8003f38:	40020470 	.word	0x40020470
 8003f3c:	40020488 	.word	0x40020488
 8003f40:	400204a0 	.word	0x400204a0
 8003f44:	400204b8 	.word	0x400204b8
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 020a 	bic.w	r2, r2, #10
 8003f56:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 8097 	beq.w	80040a0 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f7a:	e091      	b.n	80040a0 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f80:	f003 031f 	and.w	r3, r3, #31
 8003f84:	2208      	movs	r2, #8
 8003f86:	409a      	lsls	r2, r3
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f000 8088 	beq.w	80040a2 <HAL_DMA_IRQHandler+0xe7e>
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	f003 0308 	and.w	r3, r3, #8
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 8082 	beq.w	80040a2 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a41      	ldr	r2, [pc, #260]	@ (80040a8 <HAL_DMA_IRQHandler+0xe84>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d04a      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a3f      	ldr	r2, [pc, #252]	@ (80040ac <HAL_DMA_IRQHandler+0xe88>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d045      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a3e      	ldr	r2, [pc, #248]	@ (80040b0 <HAL_DMA_IRQHandler+0xe8c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d040      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a3c      	ldr	r2, [pc, #240]	@ (80040b4 <HAL_DMA_IRQHandler+0xe90>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d03b      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a3b      	ldr	r2, [pc, #236]	@ (80040b8 <HAL_DMA_IRQHandler+0xe94>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d036      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a39      	ldr	r2, [pc, #228]	@ (80040bc <HAL_DMA_IRQHandler+0xe98>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d031      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a38      	ldr	r2, [pc, #224]	@ (80040c0 <HAL_DMA_IRQHandler+0xe9c>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d02c      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a36      	ldr	r2, [pc, #216]	@ (80040c4 <HAL_DMA_IRQHandler+0xea0>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d027      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a35      	ldr	r2, [pc, #212]	@ (80040c8 <HAL_DMA_IRQHandler+0xea4>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d022      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a33      	ldr	r2, [pc, #204]	@ (80040cc <HAL_DMA_IRQHandler+0xea8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d01d      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a32      	ldr	r2, [pc, #200]	@ (80040d0 <HAL_DMA_IRQHandler+0xeac>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d018      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a30      	ldr	r2, [pc, #192]	@ (80040d4 <HAL_DMA_IRQHandler+0xeb0>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d013      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a2f      	ldr	r2, [pc, #188]	@ (80040d8 <HAL_DMA_IRQHandler+0xeb4>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d00e      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a2d      	ldr	r2, [pc, #180]	@ (80040dc <HAL_DMA_IRQHandler+0xeb8>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d009      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a2c      	ldr	r2, [pc, #176]	@ (80040e0 <HAL_DMA_IRQHandler+0xebc>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d004      	beq.n	800403e <HAL_DMA_IRQHandler+0xe1a>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a2a      	ldr	r2, [pc, #168]	@ (80040e4 <HAL_DMA_IRQHandler+0xec0>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d108      	bne.n	8004050 <HAL_DMA_IRQHandler+0xe2c>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 021c 	bic.w	r2, r2, #28
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	e007      	b.n	8004060 <HAL_DMA_IRQHandler+0xe3c>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 020e 	bic.w	r2, r2, #14
 800405e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004064:	f003 031f 	and.w	r3, r3, #31
 8004068:	2201      	movs	r2, #1
 800406a:	409a      	lsls	r2, r3
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800408a:	2b00      	cmp	r3, #0
 800408c:	d009      	beq.n	80040a2 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	4798      	blx	r3
 8004096:	e004      	b.n	80040a2 <HAL_DMA_IRQHandler+0xe7e>
          return;
 8004098:	bf00      	nop
 800409a:	e002      	b.n	80040a2 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800409c:	bf00      	nop
 800409e:	e000      	b.n	80040a2 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040a0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80040a2:	3728      	adds	r7, #40	@ 0x28
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40020010 	.word	0x40020010
 80040ac:	40020028 	.word	0x40020028
 80040b0:	40020040 	.word	0x40020040
 80040b4:	40020058 	.word	0x40020058
 80040b8:	40020070 	.word	0x40020070
 80040bc:	40020088 	.word	0x40020088
 80040c0:	400200a0 	.word	0x400200a0
 80040c4:	400200b8 	.word	0x400200b8
 80040c8:	40020410 	.word	0x40020410
 80040cc:	40020428 	.word	0x40020428
 80040d0:	40020440 	.word	0x40020440
 80040d4:	40020458 	.word	0x40020458
 80040d8:	40020470 	.word	0x40020470
 80040dc:	40020488 	.word	0x40020488
 80040e0:	400204a0 	.word	0x400204a0
 80040e4:	400204b8 	.word	0x400204b8

080040e8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
 80040f4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fa:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004100:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a7f      	ldr	r2, [pc, #508]	@ (8004304 <DMA_SetConfig+0x21c>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d072      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a7d      	ldr	r2, [pc, #500]	@ (8004308 <DMA_SetConfig+0x220>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d06d      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a7c      	ldr	r2, [pc, #496]	@ (800430c <DMA_SetConfig+0x224>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d068      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a7a      	ldr	r2, [pc, #488]	@ (8004310 <DMA_SetConfig+0x228>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d063      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a79      	ldr	r2, [pc, #484]	@ (8004314 <DMA_SetConfig+0x22c>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d05e      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a77      	ldr	r2, [pc, #476]	@ (8004318 <DMA_SetConfig+0x230>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d059      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a76      	ldr	r2, [pc, #472]	@ (800431c <DMA_SetConfig+0x234>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d054      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a74      	ldr	r2, [pc, #464]	@ (8004320 <DMA_SetConfig+0x238>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d04f      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a73      	ldr	r2, [pc, #460]	@ (8004324 <DMA_SetConfig+0x23c>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d04a      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a71      	ldr	r2, [pc, #452]	@ (8004328 <DMA_SetConfig+0x240>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d045      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a70      	ldr	r2, [pc, #448]	@ (800432c <DMA_SetConfig+0x244>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d040      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a6e      	ldr	r2, [pc, #440]	@ (8004330 <DMA_SetConfig+0x248>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d03b      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a6d      	ldr	r2, [pc, #436]	@ (8004334 <DMA_SetConfig+0x24c>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d036      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a6b      	ldr	r2, [pc, #428]	@ (8004338 <DMA_SetConfig+0x250>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d031      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a6a      	ldr	r2, [pc, #424]	@ (800433c <DMA_SetConfig+0x254>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d02c      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a68      	ldr	r2, [pc, #416]	@ (8004340 <DMA_SetConfig+0x258>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d027      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a67      	ldr	r2, [pc, #412]	@ (8004344 <DMA_SetConfig+0x25c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d022      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a65      	ldr	r2, [pc, #404]	@ (8004348 <DMA_SetConfig+0x260>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d01d      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a64      	ldr	r2, [pc, #400]	@ (800434c <DMA_SetConfig+0x264>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d018      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a62      	ldr	r2, [pc, #392]	@ (8004350 <DMA_SetConfig+0x268>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d013      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a61      	ldr	r2, [pc, #388]	@ (8004354 <DMA_SetConfig+0x26c>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d00e      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a5f      	ldr	r2, [pc, #380]	@ (8004358 <DMA_SetConfig+0x270>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d009      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a5e      	ldr	r2, [pc, #376]	@ (800435c <DMA_SetConfig+0x274>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d004      	beq.n	80041f2 <DMA_SetConfig+0x10a>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a5c      	ldr	r2, [pc, #368]	@ (8004360 <DMA_SetConfig+0x278>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d101      	bne.n	80041f6 <DMA_SetConfig+0x10e>
 80041f2:	2301      	movs	r3, #1
 80041f4:	e000      	b.n	80041f8 <DMA_SetConfig+0x110>
 80041f6:	2300      	movs	r3, #0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00d      	beq.n	8004218 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004204:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800420a:	2b00      	cmp	r3, #0
 800420c:	d004      	beq.n	8004218 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004216:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a39      	ldr	r2, [pc, #228]	@ (8004304 <DMA_SetConfig+0x21c>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d04a      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a38      	ldr	r2, [pc, #224]	@ (8004308 <DMA_SetConfig+0x220>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d045      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a36      	ldr	r2, [pc, #216]	@ (800430c <DMA_SetConfig+0x224>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d040      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a35      	ldr	r2, [pc, #212]	@ (8004310 <DMA_SetConfig+0x228>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d03b      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a33      	ldr	r2, [pc, #204]	@ (8004314 <DMA_SetConfig+0x22c>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d036      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a32      	ldr	r2, [pc, #200]	@ (8004318 <DMA_SetConfig+0x230>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d031      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a30      	ldr	r2, [pc, #192]	@ (800431c <DMA_SetConfig+0x234>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d02c      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a2f      	ldr	r2, [pc, #188]	@ (8004320 <DMA_SetConfig+0x238>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d027      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a2d      	ldr	r2, [pc, #180]	@ (8004324 <DMA_SetConfig+0x23c>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d022      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a2c      	ldr	r2, [pc, #176]	@ (8004328 <DMA_SetConfig+0x240>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d01d      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a2a      	ldr	r2, [pc, #168]	@ (800432c <DMA_SetConfig+0x244>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d018      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a29      	ldr	r2, [pc, #164]	@ (8004330 <DMA_SetConfig+0x248>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d013      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a27      	ldr	r2, [pc, #156]	@ (8004334 <DMA_SetConfig+0x24c>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d00e      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a26      	ldr	r2, [pc, #152]	@ (8004338 <DMA_SetConfig+0x250>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d009      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a24      	ldr	r2, [pc, #144]	@ (800433c <DMA_SetConfig+0x254>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d004      	beq.n	80042b8 <DMA_SetConfig+0x1d0>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a23      	ldr	r2, [pc, #140]	@ (8004340 <DMA_SetConfig+0x258>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d101      	bne.n	80042bc <DMA_SetConfig+0x1d4>
 80042b8:	2301      	movs	r3, #1
 80042ba:	e000      	b.n	80042be <DMA_SetConfig+0x1d6>
 80042bc:	2300      	movs	r3, #0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d059      	beq.n	8004376 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042c6:	f003 031f 	and.w	r3, r3, #31
 80042ca:	223f      	movs	r2, #63	@ 0x3f
 80042cc:	409a      	lsls	r2, r3
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042e0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	2b40      	cmp	r3, #64	@ 0x40
 80042f0:	d138      	bne.n	8004364 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004302:	e0ae      	b.n	8004462 <DMA_SetConfig+0x37a>
 8004304:	40020010 	.word	0x40020010
 8004308:	40020028 	.word	0x40020028
 800430c:	40020040 	.word	0x40020040
 8004310:	40020058 	.word	0x40020058
 8004314:	40020070 	.word	0x40020070
 8004318:	40020088 	.word	0x40020088
 800431c:	400200a0 	.word	0x400200a0
 8004320:	400200b8 	.word	0x400200b8
 8004324:	40020410 	.word	0x40020410
 8004328:	40020428 	.word	0x40020428
 800432c:	40020440 	.word	0x40020440
 8004330:	40020458 	.word	0x40020458
 8004334:	40020470 	.word	0x40020470
 8004338:	40020488 	.word	0x40020488
 800433c:	400204a0 	.word	0x400204a0
 8004340:	400204b8 	.word	0x400204b8
 8004344:	58025408 	.word	0x58025408
 8004348:	5802541c 	.word	0x5802541c
 800434c:	58025430 	.word	0x58025430
 8004350:	58025444 	.word	0x58025444
 8004354:	58025458 	.word	0x58025458
 8004358:	5802546c 	.word	0x5802546c
 800435c:	58025480 	.word	0x58025480
 8004360:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	60da      	str	r2, [r3, #12]
}
 8004374:	e075      	b.n	8004462 <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a3d      	ldr	r2, [pc, #244]	@ (8004470 <DMA_SetConfig+0x388>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d04a      	beq.n	8004416 <DMA_SetConfig+0x32e>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a3b      	ldr	r2, [pc, #236]	@ (8004474 <DMA_SetConfig+0x38c>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d045      	beq.n	8004416 <DMA_SetConfig+0x32e>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a3a      	ldr	r2, [pc, #232]	@ (8004478 <DMA_SetConfig+0x390>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d040      	beq.n	8004416 <DMA_SetConfig+0x32e>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a38      	ldr	r2, [pc, #224]	@ (800447c <DMA_SetConfig+0x394>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d03b      	beq.n	8004416 <DMA_SetConfig+0x32e>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a37      	ldr	r2, [pc, #220]	@ (8004480 <DMA_SetConfig+0x398>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d036      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a35      	ldr	r2, [pc, #212]	@ (8004484 <DMA_SetConfig+0x39c>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d031      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a34      	ldr	r2, [pc, #208]	@ (8004488 <DMA_SetConfig+0x3a0>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d02c      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a32      	ldr	r2, [pc, #200]	@ (800448c <DMA_SetConfig+0x3a4>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d027      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a31      	ldr	r2, [pc, #196]	@ (8004490 <DMA_SetConfig+0x3a8>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d022      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a2f      	ldr	r2, [pc, #188]	@ (8004494 <DMA_SetConfig+0x3ac>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d01d      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a2e      	ldr	r2, [pc, #184]	@ (8004498 <DMA_SetConfig+0x3b0>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d018      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a2c      	ldr	r2, [pc, #176]	@ (800449c <DMA_SetConfig+0x3b4>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d013      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a2b      	ldr	r2, [pc, #172]	@ (80044a0 <DMA_SetConfig+0x3b8>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d00e      	beq.n	8004416 <DMA_SetConfig+0x32e>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a29      	ldr	r2, [pc, #164]	@ (80044a4 <DMA_SetConfig+0x3bc>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d009      	beq.n	8004416 <DMA_SetConfig+0x32e>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a28      	ldr	r2, [pc, #160]	@ (80044a8 <DMA_SetConfig+0x3c0>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d004      	beq.n	8004416 <DMA_SetConfig+0x32e>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a26      	ldr	r2, [pc, #152]	@ (80044ac <DMA_SetConfig+0x3c4>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d101      	bne.n	800441a <DMA_SetConfig+0x332>
 8004416:	2301      	movs	r3, #1
 8004418:	e000      	b.n	800441c <DMA_SetConfig+0x334>
 800441a:	2300      	movs	r3, #0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d020      	beq.n	8004462 <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004424:	f003 031f 	and.w	r3, r3, #31
 8004428:	2201      	movs	r2, #1
 800442a:	409a      	lsls	r2, r3
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	683a      	ldr	r2, [r7, #0]
 8004436:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	2b40      	cmp	r3, #64	@ 0x40
 800443e:	d108      	bne.n	8004452 <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	60da      	str	r2, [r3, #12]
}
 8004450:	e007      	b.n	8004462 <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68ba      	ldr	r2, [r7, #8]
 8004458:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	60da      	str	r2, [r3, #12]
}
 8004462:	bf00      	nop
 8004464:	371c      	adds	r7, #28
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	48022c08 	.word	0x48022c08
 8004474:	48022c1c 	.word	0x48022c1c
 8004478:	48022c30 	.word	0x48022c30
 800447c:	48022c44 	.word	0x48022c44
 8004480:	48022c58 	.word	0x48022c58
 8004484:	48022c6c 	.word	0x48022c6c
 8004488:	48022c80 	.word	0x48022c80
 800448c:	48022c94 	.word	0x48022c94
 8004490:	58025408 	.word	0x58025408
 8004494:	5802541c 	.word	0x5802541c
 8004498:	58025430 	.word	0x58025430
 800449c:	58025444 	.word	0x58025444
 80044a0:	58025458 	.word	0x58025458
 80044a4:	5802546c 	.word	0x5802546c
 80044a8:	58025480 	.word	0x58025480
 80044ac:	58025494 	.word	0x58025494

080044b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a42      	ldr	r2, [pc, #264]	@ (80045c8 <DMA_CalcBaseAndBitshift+0x118>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d04a      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a41      	ldr	r2, [pc, #260]	@ (80045cc <DMA_CalcBaseAndBitshift+0x11c>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d045      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a3f      	ldr	r2, [pc, #252]	@ (80045d0 <DMA_CalcBaseAndBitshift+0x120>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d040      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a3e      	ldr	r2, [pc, #248]	@ (80045d4 <DMA_CalcBaseAndBitshift+0x124>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d03b      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a3c      	ldr	r2, [pc, #240]	@ (80045d8 <DMA_CalcBaseAndBitshift+0x128>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d036      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a3b      	ldr	r2, [pc, #236]	@ (80045dc <DMA_CalcBaseAndBitshift+0x12c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d031      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a39      	ldr	r2, [pc, #228]	@ (80045e0 <DMA_CalcBaseAndBitshift+0x130>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d02c      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a38      	ldr	r2, [pc, #224]	@ (80045e4 <DMA_CalcBaseAndBitshift+0x134>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d027      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a36      	ldr	r2, [pc, #216]	@ (80045e8 <DMA_CalcBaseAndBitshift+0x138>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d022      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a35      	ldr	r2, [pc, #212]	@ (80045ec <DMA_CalcBaseAndBitshift+0x13c>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d01d      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a33      	ldr	r2, [pc, #204]	@ (80045f0 <DMA_CalcBaseAndBitshift+0x140>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d018      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a32      	ldr	r2, [pc, #200]	@ (80045f4 <DMA_CalcBaseAndBitshift+0x144>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d013      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a30      	ldr	r2, [pc, #192]	@ (80045f8 <DMA_CalcBaseAndBitshift+0x148>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d00e      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a2f      	ldr	r2, [pc, #188]	@ (80045fc <DMA_CalcBaseAndBitshift+0x14c>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d009      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a2d      	ldr	r2, [pc, #180]	@ (8004600 <DMA_CalcBaseAndBitshift+0x150>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d004      	beq.n	8004558 <DMA_CalcBaseAndBitshift+0xa8>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a2c      	ldr	r2, [pc, #176]	@ (8004604 <DMA_CalcBaseAndBitshift+0x154>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d101      	bne.n	800455c <DMA_CalcBaseAndBitshift+0xac>
 8004558:	2301      	movs	r3, #1
 800455a:	e000      	b.n	800455e <DMA_CalcBaseAndBitshift+0xae>
 800455c:	2300      	movs	r3, #0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d024      	beq.n	80045ac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	3b10      	subs	r3, #16
 800456a:	4a27      	ldr	r2, [pc, #156]	@ (8004608 <DMA_CalcBaseAndBitshift+0x158>)
 800456c:	fba2 2303 	umull	r2, r3, r2, r3
 8004570:	091b      	lsrs	r3, r3, #4
 8004572:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f003 0307 	and.w	r3, r3, #7
 800457a:	4a24      	ldr	r2, [pc, #144]	@ (800460c <DMA_CalcBaseAndBitshift+0x15c>)
 800457c:	5cd3      	ldrb	r3, [r2, r3]
 800457e:	461a      	mov	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2b03      	cmp	r3, #3
 8004588:	d908      	bls.n	800459c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	461a      	mov	r2, r3
 8004590:	4b1f      	ldr	r3, [pc, #124]	@ (8004610 <DMA_CalcBaseAndBitshift+0x160>)
 8004592:	4013      	ands	r3, r2
 8004594:	1d1a      	adds	r2, r3, #4
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	659a      	str	r2, [r3, #88]	@ 0x58
 800459a:	e00d      	b.n	80045b8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	461a      	mov	r2, r3
 80045a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004610 <DMA_CalcBaseAndBitshift+0x160>)
 80045a4:	4013      	ands	r3, r2
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80045aa:	e005      	b.n	80045b8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3714      	adds	r7, #20
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	40020010 	.word	0x40020010
 80045cc:	40020028 	.word	0x40020028
 80045d0:	40020040 	.word	0x40020040
 80045d4:	40020058 	.word	0x40020058
 80045d8:	40020070 	.word	0x40020070
 80045dc:	40020088 	.word	0x40020088
 80045e0:	400200a0 	.word	0x400200a0
 80045e4:	400200b8 	.word	0x400200b8
 80045e8:	40020410 	.word	0x40020410
 80045ec:	40020428 	.word	0x40020428
 80045f0:	40020440 	.word	0x40020440
 80045f4:	40020458 	.word	0x40020458
 80045f8:	40020470 	.word	0x40020470
 80045fc:	40020488 	.word	0x40020488
 8004600:	400204a0 	.word	0x400204a0
 8004604:	400204b8 	.word	0x400204b8
 8004608:	aaaaaaab 	.word	0xaaaaaaab
 800460c:	0800bb10 	.word	0x0800bb10
 8004610:	fffffc00 	.word	0xfffffc00

08004614 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800461c:	2300      	movs	r3, #0
 800461e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d120      	bne.n	800466a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462c:	2b03      	cmp	r3, #3
 800462e:	d858      	bhi.n	80046e2 <DMA_CheckFifoParam+0xce>
 8004630:	a201      	add	r2, pc, #4	@ (adr r2, 8004638 <DMA_CheckFifoParam+0x24>)
 8004632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004636:	bf00      	nop
 8004638:	08004649 	.word	0x08004649
 800463c:	0800465b 	.word	0x0800465b
 8004640:	08004649 	.word	0x08004649
 8004644:	080046e3 	.word	0x080046e3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d048      	beq.n	80046e6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004658:	e045      	b.n	80046e6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004662:	d142      	bne.n	80046ea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004668:	e03f      	b.n	80046ea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004672:	d123      	bne.n	80046bc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004678:	2b03      	cmp	r3, #3
 800467a:	d838      	bhi.n	80046ee <DMA_CheckFifoParam+0xda>
 800467c:	a201      	add	r2, pc, #4	@ (adr r2, 8004684 <DMA_CheckFifoParam+0x70>)
 800467e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004682:	bf00      	nop
 8004684:	08004695 	.word	0x08004695
 8004688:	0800469b 	.word	0x0800469b
 800468c:	08004695 	.word	0x08004695
 8004690:	080046ad 	.word	0x080046ad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	73fb      	strb	r3, [r7, #15]
        break;
 8004698:	e030      	b.n	80046fc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d025      	beq.n	80046f2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80046aa:	e022      	b.n	80046f2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80046b4:	d11f      	bne.n	80046f6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80046ba:	e01c      	b.n	80046f6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d902      	bls.n	80046ca <DMA_CheckFifoParam+0xb6>
 80046c4:	2b03      	cmp	r3, #3
 80046c6:	d003      	beq.n	80046d0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80046c8:	e018      	b.n	80046fc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	73fb      	strb	r3, [r7, #15]
        break;
 80046ce:	e015      	b.n	80046fc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00e      	beq.n	80046fa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	73fb      	strb	r3, [r7, #15]
    break;
 80046e0:	e00b      	b.n	80046fa <DMA_CheckFifoParam+0xe6>
        break;
 80046e2:	bf00      	nop
 80046e4:	e00a      	b.n	80046fc <DMA_CheckFifoParam+0xe8>
        break;
 80046e6:	bf00      	nop
 80046e8:	e008      	b.n	80046fc <DMA_CheckFifoParam+0xe8>
        break;
 80046ea:	bf00      	nop
 80046ec:	e006      	b.n	80046fc <DMA_CheckFifoParam+0xe8>
        break;
 80046ee:	bf00      	nop
 80046f0:	e004      	b.n	80046fc <DMA_CheckFifoParam+0xe8>
        break;
 80046f2:	bf00      	nop
 80046f4:	e002      	b.n	80046fc <DMA_CheckFifoParam+0xe8>
        break;
 80046f6:	bf00      	nop
 80046f8:	e000      	b.n	80046fc <DMA_CheckFifoParam+0xe8>
    break;
 80046fa:	bf00      	nop
    }
  }

  return status;
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3714      	adds	r7, #20
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop

0800470c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a38      	ldr	r2, [pc, #224]	@ (8004800 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d022      	beq.n	800476a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a36      	ldr	r2, [pc, #216]	@ (8004804 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d01d      	beq.n	800476a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a35      	ldr	r2, [pc, #212]	@ (8004808 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d018      	beq.n	800476a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a33      	ldr	r2, [pc, #204]	@ (800480c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d013      	beq.n	800476a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a32      	ldr	r2, [pc, #200]	@ (8004810 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d00e      	beq.n	800476a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a30      	ldr	r2, [pc, #192]	@ (8004814 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d009      	beq.n	800476a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a2f      	ldr	r2, [pc, #188]	@ (8004818 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d004      	beq.n	800476a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a2d      	ldr	r2, [pc, #180]	@ (800481c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d101      	bne.n	800476e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800476a:	2301      	movs	r3, #1
 800476c:	e000      	b.n	8004770 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800476e:	2300      	movs	r3, #0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d01a      	beq.n	80047aa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	b2db      	uxtb	r3, r3
 800477a:	3b08      	subs	r3, #8
 800477c:	4a28      	ldr	r2, [pc, #160]	@ (8004820 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800477e:	fba2 2303 	umull	r2, r3, r2, r3
 8004782:	091b      	lsrs	r3, r3, #4
 8004784:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	4b26      	ldr	r3, [pc, #152]	@ (8004824 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800478a:	4413      	add	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	461a      	mov	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a24      	ldr	r2, [pc, #144]	@ (8004828 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004798:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f003 031f 	and.w	r3, r3, #31
 80047a0:	2201      	movs	r2, #1
 80047a2:	409a      	lsls	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80047a8:	e024      	b.n	80047f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	3b10      	subs	r3, #16
 80047b2:	4a1e      	ldr	r2, [pc, #120]	@ (800482c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80047b4:	fba2 2303 	umull	r2, r3, r2, r3
 80047b8:	091b      	lsrs	r3, r3, #4
 80047ba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	4a1c      	ldr	r2, [pc, #112]	@ (8004830 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d806      	bhi.n	80047d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	4a1b      	ldr	r2, [pc, #108]	@ (8004834 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d902      	bls.n	80047d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	3308      	adds	r3, #8
 80047d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	4b18      	ldr	r3, [pc, #96]	@ (8004838 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80047d6:	4413      	add	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	461a      	mov	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a16      	ldr	r2, [pc, #88]	@ (800483c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80047e4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f003 031f 	and.w	r3, r3, #31
 80047ec:	2201      	movs	r2, #1
 80047ee:	409a      	lsls	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80047f4:	bf00      	nop
 80047f6:	3714      	adds	r7, #20
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr
 8004800:	58025408 	.word	0x58025408
 8004804:	5802541c 	.word	0x5802541c
 8004808:	58025430 	.word	0x58025430
 800480c:	58025444 	.word	0x58025444
 8004810:	58025458 	.word	0x58025458
 8004814:	5802546c 	.word	0x5802546c
 8004818:	58025480 	.word	0x58025480
 800481c:	58025494 	.word	0x58025494
 8004820:	cccccccd 	.word	0xcccccccd
 8004824:	16009600 	.word	0x16009600
 8004828:	58025880 	.word	0x58025880
 800482c:	aaaaaaab 	.word	0xaaaaaaab
 8004830:	400204b8 	.word	0x400204b8
 8004834:	4002040f 	.word	0x4002040f
 8004838:	10008200 	.word	0x10008200
 800483c:	40020880 	.word	0x40020880

08004840 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d04a      	beq.n	80048ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b08      	cmp	r3, #8
 800485a:	d847      	bhi.n	80048ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a25      	ldr	r2, [pc, #148]	@ (80048f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d022      	beq.n	80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a24      	ldr	r2, [pc, #144]	@ (80048fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d01d      	beq.n	80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a22      	ldr	r2, [pc, #136]	@ (8004900 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d018      	beq.n	80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a21      	ldr	r2, [pc, #132]	@ (8004904 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d013      	beq.n	80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a1f      	ldr	r2, [pc, #124]	@ (8004908 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00e      	beq.n	80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a1e      	ldr	r2, [pc, #120]	@ (800490c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d009      	beq.n	80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a1c      	ldr	r2, [pc, #112]	@ (8004910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d004      	beq.n	80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004914 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d101      	bne.n	80048b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80048ac:	2301      	movs	r3, #1
 80048ae:	e000      	b.n	80048b2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80048b0:	2300      	movs	r3, #0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00a      	beq.n	80048cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	4b17      	ldr	r3, [pc, #92]	@ (8004918 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80048ba:	4413      	add	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	461a      	mov	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a15      	ldr	r2, [pc, #84]	@ (800491c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80048c8:	671a      	str	r2, [r3, #112]	@ 0x70
 80048ca:	e009      	b.n	80048e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	4b14      	ldr	r3, [pc, #80]	@ (8004920 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80048d0:	4413      	add	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	461a      	mov	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a11      	ldr	r2, [pc, #68]	@ (8004924 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80048de:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	3b01      	subs	r3, #1
 80048e4:	2201      	movs	r2, #1
 80048e6:	409a      	lsls	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80048ec:	bf00      	nop
 80048ee:	3714      	adds	r7, #20
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr
 80048f8:	58025408 	.word	0x58025408
 80048fc:	5802541c 	.word	0x5802541c
 8004900:	58025430 	.word	0x58025430
 8004904:	58025444 	.word	0x58025444
 8004908:	58025458 	.word	0x58025458
 800490c:	5802546c 	.word	0x5802546c
 8004910:	58025480 	.word	0x58025480
 8004914:	58025494 	.word	0x58025494
 8004918:	1600963f 	.word	0x1600963f
 800491c:	58025940 	.word	0x58025940
 8004920:	1000823f 	.word	0x1000823f
 8004924:	40020940 	.word	0x40020940

08004928 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004928:	b480      	push	{r7}
 800492a:	b089      	sub	sp, #36	@ 0x24
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004932:	2300      	movs	r3, #0
 8004934:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004936:	4b89      	ldr	r3, [pc, #548]	@ (8004b5c <HAL_GPIO_Init+0x234>)
 8004938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800493a:	e194      	b.n	8004c66 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	2101      	movs	r1, #1
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	fa01 f303 	lsl.w	r3, r1, r3
 8004948:	4013      	ands	r3, r2
 800494a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8186 	beq.w	8004c60 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f003 0303 	and.w	r3, r3, #3
 800495c:	2b01      	cmp	r3, #1
 800495e:	d005      	beq.n	800496c <HAL_GPIO_Init+0x44>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f003 0303 	and.w	r3, r3, #3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d130      	bne.n	80049ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	2203      	movs	r2, #3
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	43db      	mvns	r3, r3
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	4013      	ands	r3, r2
 8004982:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	68da      	ldr	r2, [r3, #12]
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	fa02 f303 	lsl.w	r3, r2, r3
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	4313      	orrs	r3, r2
 8004994:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80049a2:	2201      	movs	r2, #1
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	fa02 f303 	lsl.w	r3, r2, r3
 80049aa:	43db      	mvns	r3, r3
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	4013      	ands	r3, r2
 80049b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	091b      	lsrs	r3, r3, #4
 80049b8:	f003 0201 	and.w	r2, r3, #1
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	fa02 f303 	lsl.w	r3, r2, r3
 80049c2:	69ba      	ldr	r2, [r7, #24]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	69ba      	ldr	r2, [r7, #24]
 80049cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f003 0303 	and.w	r3, r3, #3
 80049d6:	2b03      	cmp	r3, #3
 80049d8:	d017      	beq.n	8004a0a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	2203      	movs	r2, #3
 80049e6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ea:	43db      	mvns	r3, r3
 80049ec:	69ba      	ldr	r2, [r7, #24]
 80049ee:	4013      	ands	r3, r2
 80049f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	689a      	ldr	r2, [r3, #8]
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	fa02 f303 	lsl.w	r3, r2, r3
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	69ba      	ldr	r2, [r7, #24]
 8004a08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f003 0303 	and.w	r3, r3, #3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d123      	bne.n	8004a5e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	08da      	lsrs	r2, r3, #3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	3208      	adds	r2, #8
 8004a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	f003 0307 	and.w	r3, r3, #7
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	220f      	movs	r2, #15
 8004a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a32:	43db      	mvns	r3, r3
 8004a34:	69ba      	ldr	r2, [r7, #24]
 8004a36:	4013      	ands	r3, r2
 8004a38:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	691a      	ldr	r2, [r3, #16]
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	f003 0307 	and.w	r3, r3, #7
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	08da      	lsrs	r2, r3, #3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	3208      	adds	r2, #8
 8004a58:	69b9      	ldr	r1, [r7, #24]
 8004a5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	2203      	movs	r2, #3
 8004a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6e:	43db      	mvns	r3, r3
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	4013      	ands	r3, r2
 8004a74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f003 0203 	and.w	r2, r3, #3
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	fa02 f303 	lsl.w	r3, r2, r3
 8004a86:	69ba      	ldr	r2, [r7, #24]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f000 80e0 	beq.w	8004c60 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aa0:	4b2f      	ldr	r3, [pc, #188]	@ (8004b60 <HAL_GPIO_Init+0x238>)
 8004aa2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004aa6:	4a2e      	ldr	r2, [pc, #184]	@ (8004b60 <HAL_GPIO_Init+0x238>)
 8004aa8:	f043 0302 	orr.w	r3, r3, #2
 8004aac:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8004ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8004b60 <HAL_GPIO_Init+0x238>)
 8004ab2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004abe:	4a29      	ldr	r2, [pc, #164]	@ (8004b64 <HAL_GPIO_Init+0x23c>)
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	089b      	lsrs	r3, r3, #2
 8004ac4:	3302      	adds	r3, #2
 8004ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	f003 0303 	and.w	r3, r3, #3
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	220f      	movs	r2, #15
 8004ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ada:	43db      	mvns	r3, r3
 8004adc:	69ba      	ldr	r2, [r7, #24]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a20      	ldr	r2, [pc, #128]	@ (8004b68 <HAL_GPIO_Init+0x240>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d052      	beq.n	8004b90 <HAL_GPIO_Init+0x268>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a1f      	ldr	r2, [pc, #124]	@ (8004b6c <HAL_GPIO_Init+0x244>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d031      	beq.n	8004b56 <HAL_GPIO_Init+0x22e>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a1e      	ldr	r2, [pc, #120]	@ (8004b70 <HAL_GPIO_Init+0x248>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d02b      	beq.n	8004b52 <HAL_GPIO_Init+0x22a>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a1d      	ldr	r2, [pc, #116]	@ (8004b74 <HAL_GPIO_Init+0x24c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d025      	beq.n	8004b4e <HAL_GPIO_Init+0x226>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a1c      	ldr	r2, [pc, #112]	@ (8004b78 <HAL_GPIO_Init+0x250>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d01f      	beq.n	8004b4a <HAL_GPIO_Init+0x222>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8004b7c <HAL_GPIO_Init+0x254>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d019      	beq.n	8004b46 <HAL_GPIO_Init+0x21e>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a1a      	ldr	r2, [pc, #104]	@ (8004b80 <HAL_GPIO_Init+0x258>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d013      	beq.n	8004b42 <HAL_GPIO_Init+0x21a>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a19      	ldr	r2, [pc, #100]	@ (8004b84 <HAL_GPIO_Init+0x25c>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d00d      	beq.n	8004b3e <HAL_GPIO_Init+0x216>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a18      	ldr	r2, [pc, #96]	@ (8004b88 <HAL_GPIO_Init+0x260>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d007      	beq.n	8004b3a <HAL_GPIO_Init+0x212>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a17      	ldr	r2, [pc, #92]	@ (8004b8c <HAL_GPIO_Init+0x264>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d101      	bne.n	8004b36 <HAL_GPIO_Init+0x20e>
 8004b32:	2309      	movs	r3, #9
 8004b34:	e02d      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b36:	230a      	movs	r3, #10
 8004b38:	e02b      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b3a:	2308      	movs	r3, #8
 8004b3c:	e029      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b3e:	2307      	movs	r3, #7
 8004b40:	e027      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b42:	2306      	movs	r3, #6
 8004b44:	e025      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b46:	2305      	movs	r3, #5
 8004b48:	e023      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b4a:	2304      	movs	r3, #4
 8004b4c:	e021      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e01f      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b52:	2302      	movs	r3, #2
 8004b54:	e01d      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b56:	2301      	movs	r3, #1
 8004b58:	e01b      	b.n	8004b92 <HAL_GPIO_Init+0x26a>
 8004b5a:	bf00      	nop
 8004b5c:	58000080 	.word	0x58000080
 8004b60:	58024400 	.word	0x58024400
 8004b64:	58000400 	.word	0x58000400
 8004b68:	58020000 	.word	0x58020000
 8004b6c:	58020400 	.word	0x58020400
 8004b70:	58020800 	.word	0x58020800
 8004b74:	58020c00 	.word	0x58020c00
 8004b78:	58021000 	.word	0x58021000
 8004b7c:	58021400 	.word	0x58021400
 8004b80:	58021800 	.word	0x58021800
 8004b84:	58021c00 	.word	0x58021c00
 8004b88:	58022000 	.word	0x58022000
 8004b8c:	58022400 	.word	0x58022400
 8004b90:	2300      	movs	r3, #0
 8004b92:	69fa      	ldr	r2, [r7, #28]
 8004b94:	f002 0203 	and.w	r2, r2, #3
 8004b98:	0092      	lsls	r2, r2, #2
 8004b9a:	4093      	lsls	r3, r2
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ba2:	4938      	ldr	r1, [pc, #224]	@ (8004c84 <HAL_GPIO_Init+0x35c>)
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	089b      	lsrs	r3, r3, #2
 8004ba8:	3302      	adds	r3, #2
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004bb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	43db      	mvns	r3, r3
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004bce:	69ba      	ldr	r2, [r7, #24]
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004bd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004bde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	43db      	mvns	r3, r3
 8004bea:	69ba      	ldr	r2, [r7, #24]
 8004bec:	4013      	ands	r3, r2
 8004bee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d003      	beq.n	8004c04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004bfc:	69ba      	ldr	r2, [r7, #24]
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004c04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	43db      	mvns	r3, r3
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d003      	beq.n	8004c30 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004c28:	69ba      	ldr	r2, [r7, #24]
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	69ba      	ldr	r2, [r7, #24]
 8004c34:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	4013      	ands	r3, r2
 8004c44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	69ba      	ldr	r2, [r7, #24]
 8004c5e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	3301      	adds	r3, #1
 8004c64:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f47f ae63 	bne.w	800493c <HAL_GPIO_Init+0x14>
  }
}
 8004c76:	bf00      	nop
 8004c78:	bf00      	nop
 8004c7a:	3724      	adds	r7, #36	@ 0x24
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	58000400 	.word	0x58000400

08004c88 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c90:	2300      	movs	r3, #0
 8004c92:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e0b1      	b.n	8004e02 <HAL_OPAMP_Init+0x17a>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b05      	cmp	r3, #5
 8004ca8:	d101      	bne.n	8004cae <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e0a9      	b.n	8004e02 <HAL_OPAMP_Init+0x17a>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d101      	bne.n	8004cbe <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e0a1      	b.n	8004e02 <HAL_OPAMP_Init+0x17a>
    }


    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));

    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePHighSpeed));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNHighSpeed));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d103      	bne.n	8004cda <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7fc f87a 	bl	8000dd4 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cee:	601a      	str	r2, [r3, #0]
    /* In PGA mode InvertingInput is Not Applicable  */
    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b40      	cmp	r3, #64	@ 0x40
 8004cf6:	d119      	bne.n	8004d2c <HAL_OPAMP_Init+0xa4>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	4b43      	ldr	r3, [pc, #268]	@ (8004e0c <HAL_OPAMP_Init+0x184>)
 8004d00:	4013      	ands	r3, r2
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	6851      	ldr	r1, [r2, #4]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	6892      	ldr	r2, [r2, #8]
 8004d0a:	4311      	orrs	r1, r2
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	6952      	ldr	r2, [r2, #20]
 8004d10:	4311      	orrs	r1, r2
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6992      	ldr	r2, [r2, #24]
 8004d16:	4311      	orrs	r1, r2
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	6912      	ldr	r2, [r2, #16]
 8004d1c:	4311      	orrs	r1, r2
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	69d2      	ldr	r2, [r2, #28]
 8004d22:	4311      	orrs	r1, r2
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	6812      	ldr	r2, [r2, #0]
 8004d28:	430b      	orrs	r3, r1
 8004d2a:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.PgaConnect | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	2b60      	cmp	r3, #96	@ 0x60
 8004d32:	d113      	bne.n	8004d5c <HAL_OPAMP_Init+0xd4>
    {
  /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	4b35      	ldr	r3, [pc, #212]	@ (8004e10 <HAL_OPAMP_Init+0x188>)
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	6851      	ldr	r1, [r2, #4]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6892      	ldr	r2, [r2, #8]
 8004d46:	4311      	orrs	r1, r2
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6912      	ldr	r2, [r2, #16]
 8004d4c:	4311      	orrs	r1, r2
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	69d2      	ldr	r2, [r2, #28]
 8004d52:	4311      	orrs	r1, r2
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	6812      	ldr	r2, [r2, #0]
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	6013      	str	r3, [r2, #0]
                                              hopamp->Init.Mode | \
                                              hopamp->Init.NonInvertingInput | \
                                              hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d116      	bne.n	8004d92 <HAL_OPAMP_Init+0x10a>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	4b29      	ldr	r3, [pc, #164]	@ (8004e10 <HAL_OPAMP_Init+0x188>)
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6851      	ldr	r1, [r2, #4]
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6892      	ldr	r2, [r2, #8]
 8004d76:	4311      	orrs	r1, r2
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	68d2      	ldr	r2, [r2, #12]
 8004d7c:	4311      	orrs	r1, r2
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6912      	ldr	r2, [r2, #16]
 8004d82:	4311      	orrs	r1, r2
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	69d2      	ldr	r2, [r2, #28]
 8004d88:	4311      	orrs	r1, r2
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	6812      	ldr	r2, [r2, #0]
 8004d8e:	430b      	orrs	r3, r1
 8004d90:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d9a:	d127      	bne.n	8004dec <HAL_OPAMP_Init+0x164>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_HIGHSPEED)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004da4:	d011      	beq.n	8004dca <HAL_OPAMP_Init+0x142>
      {
        /* OPAMP_POWERMODE_NORMAL */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	4b16      	ldr	r3, [pc, #88]	@ (8004e14 <HAL_OPAMP_Init+0x18c>)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	68b9      	ldr	r1, [r7, #8]
 8004dc4:	430b      	orrs	r3, r1
 8004dc6:	6053      	str	r3, [r2, #4]
 8004dc8:	e010      	b.n	8004dec <HAL_OPAMP_Init+0x164>
      else
      {
        /* OPAMP_POWERMODE_HIGHSPEED*/
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* high speed mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dce:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNHighSpeed));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->HSOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	4b0d      	ldr	r3, [pc, #52]	@ (8004e14 <HAL_OPAMP_Init+0x18c>)
 8004de0:	4013      	ands	r3, r2
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	6812      	ldr	r2, [r2, #0]
 8004de6:	68b9      	ldr	r1, [r7, #8]
 8004de8:	430b      	orrs	r3, r1
 8004dea:	6093      	str	r3, [r2, #8]
      }
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d103      	bne.n	8004e00 <HAL_OPAMP_Init+0x178>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8004e00:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	fff83e93 	.word	0xfff83e93
 8004e10:	fffbfe93 	.word	0xfffbfe93
 8004e14:	ffffe0e0 	.word	0xffffe0e0

08004e18 <HAL_OPAMP_Start>:
  * @brief  Start the OPAMP.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e20:	2300      	movs	r3, #0
 8004e22:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d102      	bne.n	8004e30 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	73fb      	strb	r3, [r7, #15]
 8004e2e:	e01d      	b.n	8004e6c <HAL_OPAMP_Start+0x54>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b05      	cmp	r3, #5
 8004e3a:	d102      	bne.n	8004e42 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	73fb      	strb	r3, [r7, #15]
 8004e40:	e014      	b.n	8004e6c <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if(hopamp->State == HAL_OPAMP_STATE_READY)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d10c      	bne.n	8004e68 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f042 0201 	orr.w	r2, r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2204      	movs	r2, #4
 8004e62:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8004e66:	e001      	b.n	8004e6c <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	73fb      	strb	r3, [r7, #15]
    }

   }
  return status;
 8004e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
	...

08004e7c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8004e80:	4b05      	ldr	r3, [pc, #20]	@ (8004e98 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a04      	ldr	r2, [pc, #16]	@ (8004e98 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e8a:	6013      	str	r3, [r2, #0]
}
 8004e8c:	bf00      	nop
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	58024800 	.word	0x58024800

08004e9c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004ea4:	4b29      	ldr	r3, [pc, #164]	@ (8004f4c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f003 0307 	and.w	r3, r3, #7
 8004eac:	2b06      	cmp	r3, #6
 8004eae:	d00a      	beq.n	8004ec6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004eb0:	4b26      	ldr	r3, [pc, #152]	@ (8004f4c <HAL_PWREx_ConfigSupply+0xb0>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d001      	beq.n	8004ec2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e040      	b.n	8004f44 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	e03e      	b.n	8004f44 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004ec6:	4b21      	ldr	r3, [pc, #132]	@ (8004f4c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004ece:	491f      	ldr	r1, [pc, #124]	@ (8004f4c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004ed6:	f7fc f9ff 	bl	80012d8 <HAL_GetTick>
 8004eda:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004edc:	e009      	b.n	8004ef2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004ede:	f7fc f9fb 	bl	80012d8 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004eec:	d901      	bls.n	8004ef2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e028      	b.n	8004f44 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004ef2:	4b16      	ldr	r3, [pc, #88]	@ (8004f4c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004efa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004efe:	d1ee      	bne.n	8004ede <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b1e      	cmp	r3, #30
 8004f04:	d008      	beq.n	8004f18 <HAL_PWREx_ConfigSupply+0x7c>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f0a:	d005      	beq.n	8004f18 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b1d      	cmp	r3, #29
 8004f10:	d002      	beq.n	8004f18 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b2d      	cmp	r3, #45	@ 0x2d
 8004f16:	d114      	bne.n	8004f42 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004f18:	f7fc f9de 	bl	80012d8 <HAL_GetTick>
 8004f1c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004f1e:	e009      	b.n	8004f34 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004f20:	f7fc f9da 	bl	80012d8 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f2e:	d901      	bls.n	8004f34 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e007      	b.n	8004f44 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004f34:	4b05      	ldr	r3, [pc, #20]	@ (8004f4c <HAL_PWREx_ConfigSupply+0xb0>)
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f40:	d1ee      	bne.n	8004f20 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	58024800 	.word	0x58024800

08004f50 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b08c      	sub	sp, #48	@ 0x30
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d102      	bne.n	8004f64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	f000 bc1f 	b.w	80057a2 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0301 	and.w	r3, r3, #1
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f000 80b3 	beq.w	80050d8 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f72:	4b95      	ldr	r3, [pc, #596]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f7c:	4b92      	ldr	r3, [pc, #584]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f80:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f84:	2b10      	cmp	r3, #16
 8004f86:	d007      	beq.n	8004f98 <HAL_RCC_OscConfig+0x48>
 8004f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f8a:	2b18      	cmp	r3, #24
 8004f8c:	d112      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x64>
 8004f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f90:	f003 0303 	and.w	r3, r3, #3
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d10d      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f98:	4b8b      	ldr	r3, [pc, #556]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	f000 8098 	beq.w	80050d6 <HAL_RCC_OscConfig+0x186>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	f040 8093 	bne.w	80050d6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e3f6      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fbc:	d106      	bne.n	8004fcc <HAL_RCC_OscConfig+0x7c>
 8004fbe:	4b82      	ldr	r3, [pc, #520]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a81      	ldr	r2, [pc, #516]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fc8:	6013      	str	r3, [r2, #0]
 8004fca:	e058      	b.n	800507e <HAL_RCC_OscConfig+0x12e>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d112      	bne.n	8004ffa <HAL_RCC_OscConfig+0xaa>
 8004fd4:	4b7c      	ldr	r3, [pc, #496]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a7b      	ldr	r2, [pc, #492]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004fda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	4b79      	ldr	r3, [pc, #484]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a78      	ldr	r2, [pc, #480]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004fe6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004fea:	6013      	str	r3, [r2, #0]
 8004fec:	4b76      	ldr	r3, [pc, #472]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a75      	ldr	r2, [pc, #468]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8004ff2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ff6:	6013      	str	r3, [r2, #0]
 8004ff8:	e041      	b.n	800507e <HAL_RCC_OscConfig+0x12e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005002:	d112      	bne.n	800502a <HAL_RCC_OscConfig+0xda>
 8005004:	4b70      	ldr	r3, [pc, #448]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a6f      	ldr	r2, [pc, #444]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800500a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	4b6d      	ldr	r3, [pc, #436]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a6c      	ldr	r2, [pc, #432]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005016:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	4b6a      	ldr	r3, [pc, #424]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a69      	ldr	r2, [pc, #420]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005026:	6013      	str	r3, [r2, #0]
 8005028:	e029      	b.n	800507e <HAL_RCC_OscConfig+0x12e>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005032:	d112      	bne.n	800505a <HAL_RCC_OscConfig+0x10a>
 8005034:	4b64      	ldr	r3, [pc, #400]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a63      	ldr	r2, [pc, #396]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800503a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800503e:	6013      	str	r3, [r2, #0]
 8005040:	4b61      	ldr	r3, [pc, #388]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a60      	ldr	r2, [pc, #384]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005046:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800504a:	6013      	str	r3, [r2, #0]
 800504c:	4b5e      	ldr	r3, [pc, #376]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a5d      	ldr	r2, [pc, #372]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005052:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005056:	6013      	str	r3, [r2, #0]
 8005058:	e011      	b.n	800507e <HAL_RCC_OscConfig+0x12e>
 800505a:	4b5b      	ldr	r3, [pc, #364]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a5a      	ldr	r2, [pc, #360]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005060:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005064:	6013      	str	r3, [r2, #0]
 8005066:	4b58      	ldr	r3, [pc, #352]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a57      	ldr	r2, [pc, #348]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800506c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005070:	6013      	str	r3, [r2, #0]
 8005072:	4b55      	ldr	r3, [pc, #340]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a54      	ldr	r2, [pc, #336]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005078:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800507c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d013      	beq.n	80050ae <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005086:	f7fc f927 	bl	80012d8 <HAL_GetTick>
 800508a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800508c:	e008      	b.n	80050a0 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800508e:	f7fc f923 	bl	80012d8 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	2b64      	cmp	r3, #100	@ 0x64
 800509a:	d901      	bls.n	80050a0 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e380      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80050a0:	4b49      	ldr	r3, [pc, #292]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d0f0      	beq.n	800508e <HAL_RCC_OscConfig+0x13e>
 80050ac:	e014      	b.n	80050d8 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ae:	f7fc f913 	bl	80012d8 <HAL_GetTick>
 80050b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80050b4:	e008      	b.n	80050c8 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050b6:	f7fc f90f 	bl	80012d8 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b64      	cmp	r3, #100	@ 0x64
 80050c2:	d901      	bls.n	80050c8 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e36c      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80050c8:	4b3f      	ldr	r3, [pc, #252]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d1f0      	bne.n	80050b6 <HAL_RCC_OscConfig+0x166>
 80050d4:	e000      	b.n	80050d8 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 808c 	beq.w	80051fe <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050e6:	4b38      	ldr	r3, [pc, #224]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050ee:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80050f0:	4b35      	ldr	r3, [pc, #212]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 80050f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f4:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d007      	beq.n	800510c <HAL_RCC_OscConfig+0x1bc>
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	2b18      	cmp	r3, #24
 8005100:	d137      	bne.n	8005172 <HAL_RCC_OscConfig+0x222>
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	f003 0303 	and.w	r3, r3, #3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d132      	bne.n	8005172 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800510c:	4b2e      	ldr	r3, [pc, #184]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0304 	and.w	r3, r3, #4
 8005114:	2b00      	cmp	r3, #0
 8005116:	d005      	beq.n	8005124 <HAL_RCC_OscConfig+0x1d4>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e33e      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005124:	4b28      	ldr	r3, [pc, #160]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f023 0219 	bic.w	r2, r3, #25
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	4925      	ldr	r1, [pc, #148]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005132:	4313      	orrs	r3, r2
 8005134:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005136:	f7fc f8cf 	bl	80012d8 <HAL_GetTick>
 800513a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800513c:	e008      	b.n	8005150 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800513e:	f7fc f8cb 	bl	80012d8 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e328      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005150:	4b1d      	ldr	r3, [pc, #116]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0304 	and.w	r3, r3, #4
 8005158:	2b00      	cmp	r3, #0
 800515a:	d0f0      	beq.n	800513e <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800515c:	4b1a      	ldr	r3, [pc, #104]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	061b      	lsls	r3, r3, #24
 800516a:	4917      	ldr	r1, [pc, #92]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800516c:	4313      	orrs	r3, r2
 800516e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005170:	e045      	b.n	80051fe <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d028      	beq.n	80051cc <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800517a:	4b13      	ldr	r3, [pc, #76]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f023 0219 	bic.w	r2, r3, #25
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	4910      	ldr	r1, [pc, #64]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005188:	4313      	orrs	r3, r2
 800518a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800518c:	f7fc f8a4 	bl	80012d8 <HAL_GetTick>
 8005190:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005192:	e008      	b.n	80051a6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005194:	f7fc f8a0 	bl	80012d8 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d901      	bls.n	80051a6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e2fd      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051a6:	4b08      	ldr	r3, [pc, #32]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0304 	and.w	r3, r3, #4
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d0f0      	beq.n	8005194 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b2:	4b05      	ldr	r3, [pc, #20]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	061b      	lsls	r3, r3, #24
 80051c0:	4901      	ldr	r1, [pc, #4]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	604b      	str	r3, [r1, #4]
 80051c6:	e01a      	b.n	80051fe <HAL_RCC_OscConfig+0x2ae>
 80051c8:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051cc:	4b97      	ldr	r3, [pc, #604]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a96      	ldr	r2, [pc, #600]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80051d2:	f023 0301 	bic.w	r3, r3, #1
 80051d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d8:	f7fc f87e 	bl	80012d8 <HAL_GetTick>
 80051dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051e0:	f7fc f87a 	bl	80012d8 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e2d7      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80051f2:	4b8e      	ldr	r3, [pc, #568]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0304 	and.w	r3, r3, #4
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1f0      	bne.n	80051e0 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0310 	and.w	r3, r3, #16
 8005206:	2b00      	cmp	r3, #0
 8005208:	d06a      	beq.n	80052e0 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800520a:	4b88      	ldr	r3, [pc, #544]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005212:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005214:	4b85      	ldr	r3, [pc, #532]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005218:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	2b08      	cmp	r3, #8
 800521e:	d007      	beq.n	8005230 <HAL_RCC_OscConfig+0x2e0>
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	2b18      	cmp	r3, #24
 8005224:	d11b      	bne.n	800525e <HAL_RCC_OscConfig+0x30e>
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	f003 0303 	and.w	r3, r3, #3
 800522c:	2b01      	cmp	r3, #1
 800522e:	d116      	bne.n	800525e <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005230:	4b7e      	ldr	r3, [pc, #504]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005238:	2b00      	cmp	r3, #0
 800523a:	d005      	beq.n	8005248 <HAL_RCC_OscConfig+0x2f8>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	69db      	ldr	r3, [r3, #28]
 8005240:	2b80      	cmp	r3, #128	@ 0x80
 8005242:	d001      	beq.n	8005248 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e2ac      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005248:	4b78      	ldr	r3, [pc, #480]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	061b      	lsls	r3, r3, #24
 8005256:	4975      	ldr	r1, [pc, #468]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005258:	4313      	orrs	r3, r2
 800525a:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800525c:	e040      	b.n	80052e0 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d023      	beq.n	80052ae <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005266:	4b71      	ldr	r3, [pc, #452]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a70      	ldr	r2, [pc, #448]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800526c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005270:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005272:	f7fc f831 	bl	80012d8 <HAL_GetTick>
 8005276:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005278:	e008      	b.n	800528c <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800527a:	f7fc f82d 	bl	80012d8 <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d901      	bls.n	800528c <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e28a      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800528c:	4b67      	ldr	r3, [pc, #412]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0f0      	beq.n	800527a <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005298:	4b64      	ldr	r3, [pc, #400]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	061b      	lsls	r3, r3, #24
 80052a6:	4961      	ldr	r1, [pc, #388]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	60cb      	str	r3, [r1, #12]
 80052ac:	e018      	b.n	80052e0 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80052ae:	4b5f      	ldr	r3, [pc, #380]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a5e      	ldr	r2, [pc, #376]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80052b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ba:	f7fc f80d 	bl	80012d8 <HAL_GetTick>
 80052be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80052c2:	f7fc f809 	bl	80012d8 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e266      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80052d4:	4b55      	ldr	r3, [pc, #340]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1f0      	bne.n	80052c2 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0308 	and.w	r3, r3, #8
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d036      	beq.n	800535a <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d019      	beq.n	8005328 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052f4:	4b4d      	ldr	r3, [pc, #308]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80052f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052f8:	4a4c      	ldr	r2, [pc, #304]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80052fa:	f043 0301 	orr.w	r3, r3, #1
 80052fe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005300:	f7fb ffea 	bl	80012d8 <HAL_GetTick>
 8005304:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005306:	e008      	b.n	800531a <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005308:	f7fb ffe6 	bl	80012d8 <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	2b02      	cmp	r3, #2
 8005314:	d901      	bls.n	800531a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e243      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800531a:	4b44      	ldr	r3, [pc, #272]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800531c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800531e:	f003 0302 	and.w	r3, r3, #2
 8005322:	2b00      	cmp	r3, #0
 8005324:	d0f0      	beq.n	8005308 <HAL_RCC_OscConfig+0x3b8>
 8005326:	e018      	b.n	800535a <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005328:	4b40      	ldr	r3, [pc, #256]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800532a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800532c:	4a3f      	ldr	r2, [pc, #252]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800532e:	f023 0301 	bic.w	r3, r3, #1
 8005332:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005334:	f7fb ffd0 	bl	80012d8 <HAL_GetTick>
 8005338:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800533a:	e008      	b.n	800534e <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800533c:	f7fb ffcc 	bl	80012d8 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	2b02      	cmp	r3, #2
 8005348:	d901      	bls.n	800534e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e229      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800534e:	4b37      	ldr	r3, [pc, #220]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005352:	f003 0302 	and.w	r3, r3, #2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1f0      	bne.n	800533c <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0320 	and.w	r3, r3, #32
 8005362:	2b00      	cmp	r3, #0
 8005364:	d036      	beq.n	80053d4 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d019      	beq.n	80053a2 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800536e:	4b2f      	ldr	r3, [pc, #188]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a2e      	ldr	r2, [pc, #184]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005374:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005378:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800537a:	f7fb ffad 	bl	80012d8 <HAL_GetTick>
 800537e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005380:	e008      	b.n	8005394 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005382:	f7fb ffa9 	bl	80012d8 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	2b02      	cmp	r3, #2
 800538e:	d901      	bls.n	8005394 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	e206      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005394:	4b25      	ldr	r3, [pc, #148]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d0f0      	beq.n	8005382 <HAL_RCC_OscConfig+0x432>
 80053a0:	e018      	b.n	80053d4 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053a2:	4b22      	ldr	r3, [pc, #136]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a21      	ldr	r2, [pc, #132]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80053a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053ac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80053ae:	f7fb ff93 	bl	80012d8 <HAL_GetTick>
 80053b2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80053b4:	e008      	b.n	80053c8 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053b6:	f7fb ff8f 	bl	80012d8 <HAL_GetTick>
 80053ba:	4602      	mov	r2, r0
 80053bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d901      	bls.n	80053c8 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e1ec      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80053c8:	4b18      	ldr	r3, [pc, #96]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1f0      	bne.n	80053b6 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0304 	and.w	r3, r3, #4
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 80af 	beq.w	8005540 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80053e2:	4b13      	ldr	r3, [pc, #76]	@ (8005430 <HAL_RCC_OscConfig+0x4e0>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a12      	ldr	r2, [pc, #72]	@ (8005430 <HAL_RCC_OscConfig+0x4e0>)
 80053e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053ee:	f7fb ff73 	bl	80012d8 <HAL_GetTick>
 80053f2:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053f4:	e008      	b.n	8005408 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053f6:	f7fb ff6f 	bl	80012d8 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	2b64      	cmp	r3, #100	@ 0x64
 8005402:	d901      	bls.n	8005408 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e1cc      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005408:	4b09      	ldr	r3, [pc, #36]	@ (8005430 <HAL_RCC_OscConfig+0x4e0>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005410:	2b00      	cmp	r3, #0
 8005412:	d0f0      	beq.n	80053f6 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	2b01      	cmp	r3, #1
 800541a:	d10b      	bne.n	8005434 <HAL_RCC_OscConfig+0x4e4>
 800541c:	4b03      	ldr	r3, [pc, #12]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 800541e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005420:	4a02      	ldr	r2, [pc, #8]	@ (800542c <HAL_RCC_OscConfig+0x4dc>)
 8005422:	f043 0301 	orr.w	r3, r3, #1
 8005426:	6713      	str	r3, [r2, #112]	@ 0x70
 8005428:	e05b      	b.n	80054e2 <HAL_RCC_OscConfig+0x592>
 800542a:	bf00      	nop
 800542c:	58024400 	.word	0x58024400
 8005430:	58024800 	.word	0x58024800
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d112      	bne.n	8005462 <HAL_RCC_OscConfig+0x512>
 800543c:	4b9d      	ldr	r3, [pc, #628]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800543e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005440:	4a9c      	ldr	r2, [pc, #624]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005442:	f023 0301 	bic.w	r3, r3, #1
 8005446:	6713      	str	r3, [r2, #112]	@ 0x70
 8005448:	4b9a      	ldr	r3, [pc, #616]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800544a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800544c:	4a99      	ldr	r2, [pc, #612]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800544e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005452:	6713      	str	r3, [r2, #112]	@ 0x70
 8005454:	4b97      	ldr	r3, [pc, #604]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005458:	4a96      	ldr	r2, [pc, #600]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800545a:	f023 0304 	bic.w	r3, r3, #4
 800545e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005460:	e03f      	b.n	80054e2 <HAL_RCC_OscConfig+0x592>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	2b05      	cmp	r3, #5
 8005468:	d112      	bne.n	8005490 <HAL_RCC_OscConfig+0x540>
 800546a:	4b92      	ldr	r3, [pc, #584]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800546c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800546e:	4a91      	ldr	r2, [pc, #580]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005470:	f043 0304 	orr.w	r3, r3, #4
 8005474:	6713      	str	r3, [r2, #112]	@ 0x70
 8005476:	4b8f      	ldr	r3, [pc, #572]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800547a:	4a8e      	ldr	r2, [pc, #568]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800547c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005480:	6713      	str	r3, [r2, #112]	@ 0x70
 8005482:	4b8c      	ldr	r3, [pc, #560]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005486:	4a8b      	ldr	r2, [pc, #556]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005488:	f043 0301 	orr.w	r3, r3, #1
 800548c:	6713      	str	r3, [r2, #112]	@ 0x70
 800548e:	e028      	b.n	80054e2 <HAL_RCC_OscConfig+0x592>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2b85      	cmp	r3, #133	@ 0x85
 8005496:	d112      	bne.n	80054be <HAL_RCC_OscConfig+0x56e>
 8005498:	4b86      	ldr	r3, [pc, #536]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800549a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800549c:	4a85      	ldr	r2, [pc, #532]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800549e:	f043 0304 	orr.w	r3, r3, #4
 80054a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80054a4:	4b83      	ldr	r3, [pc, #524]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054a8:	4a82      	ldr	r2, [pc, #520]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80054b0:	4b80      	ldr	r3, [pc, #512]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054b4:	4a7f      	ldr	r2, [pc, #508]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054b6:	f043 0301 	orr.w	r3, r3, #1
 80054ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80054bc:	e011      	b.n	80054e2 <HAL_RCC_OscConfig+0x592>
 80054be:	4b7d      	ldr	r3, [pc, #500]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054c2:	4a7c      	ldr	r2, [pc, #496]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054c4:	f023 0301 	bic.w	r3, r3, #1
 80054c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80054ca:	4b7a      	ldr	r3, [pc, #488]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ce:	4a79      	ldr	r2, [pc, #484]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054d0:	f023 0304 	bic.w	r3, r3, #4
 80054d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80054d6:	4b77      	ldr	r3, [pc, #476]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054da:	4a76      	ldr	r2, [pc, #472]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80054dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054e0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d015      	beq.n	8005516 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054ea:	f7fb fef5 	bl	80012d8 <HAL_GetTick>
 80054ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054f0:	e00a      	b.n	8005508 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054f2:	f7fb fef1 	bl	80012d8 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005500:	4293      	cmp	r3, r2
 8005502:	d901      	bls.n	8005508 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e14c      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005508:	4b6a      	ldr	r3, [pc, #424]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800550a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800550c:	f003 0302 	and.w	r3, r3, #2
 8005510:	2b00      	cmp	r3, #0
 8005512:	d0ee      	beq.n	80054f2 <HAL_RCC_OscConfig+0x5a2>
 8005514:	e014      	b.n	8005540 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005516:	f7fb fedf 	bl	80012d8 <HAL_GetTick>
 800551a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800551c:	e00a      	b.n	8005534 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800551e:	f7fb fedb 	bl	80012d8 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	f241 3288 	movw	r2, #5000	@ 0x1388
 800552c:	4293      	cmp	r3, r2
 800552e:	d901      	bls.n	8005534 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	e136      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005534:	4b5f      	ldr	r3, [pc, #380]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005538:	f003 0302 	and.w	r3, r3, #2
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1ee      	bne.n	800551e <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 812b 	beq.w	80057a0 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800554a:	4b5a      	ldr	r3, [pc, #360]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005552:	2b18      	cmp	r3, #24
 8005554:	f000 80bb 	beq.w	80056ce <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555c:	2b02      	cmp	r3, #2
 800555e:	f040 8095 	bne.w	800568c <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005562:	4b54      	ldr	r3, [pc, #336]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a53      	ldr	r2, [pc, #332]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005568:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800556c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800556e:	f7fb feb3 	bl	80012d8 <HAL_GetTick>
 8005572:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005574:	e008      	b.n	8005588 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005576:	f7fb feaf 	bl	80012d8 <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e10c      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005588:	4b4a      	ldr	r3, [pc, #296]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1f0      	bne.n	8005576 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005594:	4b47      	ldr	r3, [pc, #284]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005596:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005598:	4b47      	ldr	r3, [pc, #284]	@ (80056b8 <HAL_RCC_OscConfig+0x768>)
 800559a:	4013      	ands	r3, r2
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80055a4:	0112      	lsls	r2, r2, #4
 80055a6:	430a      	orrs	r2, r1
 80055a8:	4942      	ldr	r1, [pc, #264]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80055aa:	4313      	orrs	r3, r2
 80055ac:	628b      	str	r3, [r1, #40]	@ 0x28
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b2:	3b01      	subs	r3, #1
 80055b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055bc:	3b01      	subs	r3, #1
 80055be:	025b      	lsls	r3, r3, #9
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	431a      	orrs	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c8:	3b01      	subs	r3, #1
 80055ca:	041b      	lsls	r3, r3, #16
 80055cc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80055d0:	431a      	orrs	r2, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d6:	3b01      	subs	r3, #1
 80055d8:	061b      	lsls	r3, r3, #24
 80055da:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80055de:	4935      	ldr	r1, [pc, #212]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80055e4:	4b33      	ldr	r3, [pc, #204]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80055e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e8:	4a32      	ldr	r2, [pc, #200]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80055ea:	f023 0301 	bic.w	r3, r3, #1
 80055ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80055f0:	4b30      	ldr	r3, [pc, #192]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 80055f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055f4:	4b31      	ldr	r3, [pc, #196]	@ (80056bc <HAL_RCC_OscConfig+0x76c>)
 80055f6:	4013      	ands	r3, r2
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80055fc:	00d2      	lsls	r2, r2, #3
 80055fe:	492d      	ldr	r1, [pc, #180]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005600:	4313      	orrs	r3, r2
 8005602:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005604:	4b2b      	ldr	r3, [pc, #172]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005608:	f023 020c 	bic.w	r2, r3, #12
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005610:	4928      	ldr	r1, [pc, #160]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005612:	4313      	orrs	r3, r2
 8005614:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005616:	4b27      	ldr	r3, [pc, #156]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561a:	f023 0202 	bic.w	r2, r3, #2
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005622:	4924      	ldr	r1, [pc, #144]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005624:	4313      	orrs	r3, r2
 8005626:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005628:	4b22      	ldr	r3, [pc, #136]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800562a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800562c:	4a21      	ldr	r2, [pc, #132]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800562e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005632:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005634:	4b1f      	ldr	r3, [pc, #124]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005638:	4a1e      	ldr	r2, [pc, #120]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800563a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800563e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005640:	4b1c      	ldr	r3, [pc, #112]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005644:	4a1b      	ldr	r2, [pc, #108]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005646:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800564a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800564c:	4b19      	ldr	r3, [pc, #100]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800564e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005650:	4a18      	ldr	r2, [pc, #96]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005652:	f043 0301 	orr.w	r3, r3, #1
 8005656:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005658:	4b16      	ldr	r3, [pc, #88]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a15      	ldr	r2, [pc, #84]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800565e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005664:	f7fb fe38 	bl	80012d8 <HAL_GetTick>
 8005668:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800566a:	e008      	b.n	800567e <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800566c:	f7fb fe34 	bl	80012d8 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	2b02      	cmp	r3, #2
 8005678:	d901      	bls.n	800567e <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e091      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800567e:	4b0d      	ldr	r3, [pc, #52]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d0f0      	beq.n	800566c <HAL_RCC_OscConfig+0x71c>
 800568a:	e089      	b.n	80057a0 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800568c:	4b09      	ldr	r3, [pc, #36]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a08      	ldr	r2, [pc, #32]	@ (80056b4 <HAL_RCC_OscConfig+0x764>)
 8005692:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005696:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7fb fe1e 	bl	80012d8 <HAL_GetTick>
 800569c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800569e:	e00f      	b.n	80056c0 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a0:	f7fb fe1a 	bl	80012d8 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d908      	bls.n	80056c0 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e077      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
 80056b2:	bf00      	nop
 80056b4:	58024400 	.word	0x58024400
 80056b8:	fffffc0c 	.word	0xfffffc0c
 80056bc:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056c0:	4b3a      	ldr	r3, [pc, #232]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1e9      	bne.n	80056a0 <HAL_RCC_OscConfig+0x750>
 80056cc:	e068      	b.n	80057a0 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80056ce:	4b37      	ldr	r3, [pc, #220]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 80056d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80056d4:	4b35      	ldr	r3, [pc, #212]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 80056d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d8:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d031      	beq.n	8005746 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f003 0203 	and.w	r2, r3, #3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d12a      	bne.n	8005746 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	091b      	lsrs	r3, r3, #4
 80056f4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d122      	bne.n	8005746 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800570a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800570c:	429a      	cmp	r2, r3
 800570e:	d11a      	bne.n	8005746 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	0a5b      	lsrs	r3, r3, #9
 8005714:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800571c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800571e:	429a      	cmp	r2, r3
 8005720:	d111      	bne.n	8005746 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	0c1b      	lsrs	r3, r3, #16
 8005726:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800572e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005730:	429a      	cmp	r2, r3
 8005732:	d108      	bne.n	8005746 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	0e1b      	lsrs	r3, r3, #24
 8005738:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005740:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005742:	429a      	cmp	r2, r3
 8005744:	d001      	beq.n	800574a <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e02b      	b.n	80057a2 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800574a:	4b18      	ldr	r3, [pc, #96]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 800574c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800574e:	08db      	lsrs	r3, r3, #3
 8005750:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005754:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	429a      	cmp	r2, r3
 800575e:	d01f      	beq.n	80057a0 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005760:	4b12      	ldr	r3, [pc, #72]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 8005762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005764:	4a11      	ldr	r2, [pc, #68]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 8005766:	f023 0301 	bic.w	r3, r3, #1
 800576a:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800576c:	f7fb fdb4 	bl	80012d8 <HAL_GetTick>
 8005770:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005772:	bf00      	nop
 8005774:	f7fb fdb0 	bl	80012d8 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577c:	4293      	cmp	r3, r2
 800577e:	d0f9      	beq.n	8005774 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005780:	4b0a      	ldr	r3, [pc, #40]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 8005782:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005784:	4b0a      	ldr	r3, [pc, #40]	@ (80057b0 <HAL_RCC_OscConfig+0x860>)
 8005786:	4013      	ands	r3, r2
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800578c:	00d2      	lsls	r2, r2, #3
 800578e:	4907      	ldr	r1, [pc, #28]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 8005790:	4313      	orrs	r3, r2
 8005792:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005794:	4b05      	ldr	r3, [pc, #20]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 8005796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005798:	4a04      	ldr	r2, [pc, #16]	@ (80057ac <HAL_RCC_OscConfig+0x85c>)
 800579a:	f043 0301 	orr.w	r3, r3, #1
 800579e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3730      	adds	r7, #48	@ 0x30
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	58024400 	.word	0x58024400
 80057b0:	ffff0007 	.word	0xffff0007

080057b4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b086      	sub	sp, #24
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d101      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e19c      	b.n	8005b02 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057c8:	4b8a      	ldr	r3, [pc, #552]	@ (80059f4 <HAL_RCC_ClockConfig+0x240>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 030f 	and.w	r3, r3, #15
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d910      	bls.n	80057f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057d6:	4b87      	ldr	r3, [pc, #540]	@ (80059f4 <HAL_RCC_ClockConfig+0x240>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f023 020f 	bic.w	r2, r3, #15
 80057de:	4985      	ldr	r1, [pc, #532]	@ (80059f4 <HAL_RCC_ClockConfig+0x240>)
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057e6:	4b83      	ldr	r3, [pc, #524]	@ (80059f4 <HAL_RCC_ClockConfig+0x240>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 030f 	and.w	r3, r3, #15
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d001      	beq.n	80057f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e184      	b.n	8005b02 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b00      	cmp	r3, #0
 8005802:	d010      	beq.n	8005826 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	691a      	ldr	r2, [r3, #16]
 8005808:	4b7b      	ldr	r3, [pc, #492]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005810:	429a      	cmp	r2, r3
 8005812:	d908      	bls.n	8005826 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005814:	4b78      	ldr	r3, [pc, #480]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	4975      	ldr	r1, [pc, #468]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005822:	4313      	orrs	r3, r2
 8005824:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0308 	and.w	r3, r3, #8
 800582e:	2b00      	cmp	r3, #0
 8005830:	d010      	beq.n	8005854 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	695a      	ldr	r2, [r3, #20]
 8005836:	4b70      	ldr	r3, [pc, #448]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800583e:	429a      	cmp	r2, r3
 8005840:	d908      	bls.n	8005854 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005842:	4b6d      	ldr	r3, [pc, #436]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005844:	69db      	ldr	r3, [r3, #28]
 8005846:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	496a      	ldr	r1, [pc, #424]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005850:	4313      	orrs	r3, r2
 8005852:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0310 	and.w	r3, r3, #16
 800585c:	2b00      	cmp	r3, #0
 800585e:	d010      	beq.n	8005882 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	699a      	ldr	r2, [r3, #24]
 8005864:	4b64      	ldr	r3, [pc, #400]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005866:	69db      	ldr	r3, [r3, #28]
 8005868:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800586c:	429a      	cmp	r2, r3
 800586e:	d908      	bls.n	8005882 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005870:	4b61      	ldr	r3, [pc, #388]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	495e      	ldr	r1, [pc, #376]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 800587e:	4313      	orrs	r3, r2
 8005880:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0320 	and.w	r3, r3, #32
 800588a:	2b00      	cmp	r3, #0
 800588c:	d010      	beq.n	80058b0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	69da      	ldr	r2, [r3, #28]
 8005892:	4b59      	ldr	r3, [pc, #356]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800589a:	429a      	cmp	r2, r3
 800589c:	d908      	bls.n	80058b0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800589e:	4b56      	ldr	r3, [pc, #344]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	4953      	ldr	r1, [pc, #332]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d010      	beq.n	80058de <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	68da      	ldr	r2, [r3, #12]
 80058c0:	4b4d      	ldr	r3, [pc, #308]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	f003 030f 	and.w	r3, r3, #15
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d908      	bls.n	80058de <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058cc:	4b4a      	ldr	r3, [pc, #296]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	f023 020f 	bic.w	r2, r3, #15
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	4947      	ldr	r1, [pc, #284]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d055      	beq.n	8005996 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80058ea:	4b43      	ldr	r3, [pc, #268]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	4940      	ldr	r1, [pc, #256]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80058f8:	4313      	orrs	r3, r2
 80058fa:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	2b02      	cmp	r3, #2
 8005902:	d107      	bne.n	8005914 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005904:	4b3c      	ldr	r3, [pc, #240]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d121      	bne.n	8005954 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e0f6      	b.n	8005b02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b03      	cmp	r3, #3
 800591a:	d107      	bne.n	800592c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800591c:	4b36      	ldr	r3, [pc, #216]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d115      	bne.n	8005954 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e0ea      	b.n	8005b02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d107      	bne.n	8005944 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005934:	4b30      	ldr	r3, [pc, #192]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800593c:	2b00      	cmp	r3, #0
 800593e:	d109      	bne.n	8005954 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e0de      	b.n	8005b02 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005944:	4b2c      	ldr	r3, [pc, #176]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0304 	and.w	r3, r3, #4
 800594c:	2b00      	cmp	r3, #0
 800594e:	d101      	bne.n	8005954 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e0d6      	b.n	8005b02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005954:	4b28      	ldr	r3, [pc, #160]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	f023 0207 	bic.w	r2, r3, #7
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	4925      	ldr	r1, [pc, #148]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005962:	4313      	orrs	r3, r2
 8005964:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005966:	f7fb fcb7 	bl	80012d8 <HAL_GetTick>
 800596a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800596c:	e00a      	b.n	8005984 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800596e:	f7fb fcb3 	bl	80012d8 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	f241 3288 	movw	r2, #5000	@ 0x1388
 800597c:	4293      	cmp	r3, r2
 800597e:	d901      	bls.n	8005984 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e0be      	b.n	8005b02 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005984:	4b1c      	ldr	r3, [pc, #112]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	00db      	lsls	r3, r3, #3
 8005992:	429a      	cmp	r2, r3
 8005994:	d1eb      	bne.n	800596e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d010      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68da      	ldr	r2, [r3, #12]
 80059a6:	4b14      	ldr	r3, [pc, #80]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d208      	bcs.n	80059c4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059b2:	4b11      	ldr	r3, [pc, #68]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	f023 020f 	bic.w	r2, r3, #15
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	490e      	ldr	r1, [pc, #56]	@ (80059f8 <HAL_RCC_ClockConfig+0x244>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059c4:	4b0b      	ldr	r3, [pc, #44]	@ (80059f4 <HAL_RCC_ClockConfig+0x240>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d214      	bcs.n	80059fc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059d2:	4b08      	ldr	r3, [pc, #32]	@ (80059f4 <HAL_RCC_ClockConfig+0x240>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f023 020f 	bic.w	r2, r3, #15
 80059da:	4906      	ldr	r1, [pc, #24]	@ (80059f4 <HAL_RCC_ClockConfig+0x240>)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	4313      	orrs	r3, r2
 80059e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059e2:	4b04      	ldr	r3, [pc, #16]	@ (80059f4 <HAL_RCC_ClockConfig+0x240>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d005      	beq.n	80059fc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e086      	b.n	8005b02 <HAL_RCC_ClockConfig+0x34e>
 80059f4:	52002000 	.word	0x52002000
 80059f8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0304 	and.w	r3, r3, #4
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d010      	beq.n	8005a2a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691a      	ldr	r2, [r3, #16]
 8005a0c:	4b3f      	ldr	r3, [pc, #252]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d208      	bcs.n	8005a2a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005a18:	4b3c      	ldr	r3, [pc, #240]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a1a:	699b      	ldr	r3, [r3, #24]
 8005a1c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	691b      	ldr	r3, [r3, #16]
 8005a24:	4939      	ldr	r1, [pc, #228]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f003 0308 	and.w	r3, r3, #8
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d010      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	695a      	ldr	r2, [r3, #20]
 8005a3a:	4b34      	ldr	r3, [pc, #208]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d208      	bcs.n	8005a58 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005a46:	4b31      	ldr	r3, [pc, #196]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a48:	69db      	ldr	r3, [r3, #28]
 8005a4a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	492e      	ldr	r1, [pc, #184]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0310 	and.w	r3, r3, #16
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d010      	beq.n	8005a86 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	699a      	ldr	r2, [r3, #24]
 8005a68:	4b28      	ldr	r3, [pc, #160]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a6a:	69db      	ldr	r3, [r3, #28]
 8005a6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d208      	bcs.n	8005a86 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005a74:	4b25      	ldr	r3, [pc, #148]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a76:	69db      	ldr	r3, [r3, #28]
 8005a78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	4922      	ldr	r1, [pc, #136]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0320 	and.w	r3, r3, #32
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d010      	beq.n	8005ab4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69da      	ldr	r2, [r3, #28]
 8005a96:	4b1d      	ldr	r3, [pc, #116]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d208      	bcs.n	8005ab4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	69db      	ldr	r3, [r3, #28]
 8005aae:	4917      	ldr	r1, [pc, #92]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8005ab4:	f000 f89e 	bl	8005bf4 <HAL_RCC_GetSysClockFreq>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	4b14      	ldr	r3, [pc, #80]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	0a1b      	lsrs	r3, r3, #8
 8005ac0:	f003 030f 	and.w	r3, r3, #15
 8005ac4:	4912      	ldr	r1, [pc, #72]	@ (8005b10 <HAL_RCC_ClockConfig+0x35c>)
 8005ac6:	5ccb      	ldrb	r3, [r1, r3]
 8005ac8:	f003 031f 	and.w	r3, r3, #31
 8005acc:	fa22 f303 	lsr.w	r3, r2, r3
 8005ad0:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8005ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8005b0c <HAL_RCC_ClockConfig+0x358>)
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	4a0d      	ldr	r2, [pc, #52]	@ (8005b10 <HAL_RCC_ClockConfig+0x35c>)
 8005adc:	5cd3      	ldrb	r3, [r2, r3]
 8005ade:	f003 031f 	and.w	r3, r3, #31
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8005b14 <HAL_RCC_ClockConfig+0x360>)
 8005aea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005aec:	4a0a      	ldr	r2, [pc, #40]	@ (8005b18 <HAL_RCC_ClockConfig+0x364>)
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005af2:	4b0a      	ldr	r3, [pc, #40]	@ (8005b1c <HAL_RCC_ClockConfig+0x368>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f7fb fba4 	bl	8001244 <HAL_InitTick>
 8005afc:	4603      	mov	r3, r0
 8005afe:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3718      	adds	r7, #24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	bf00      	nop
 8005b0c:	58024400 	.word	0x58024400
 8005b10:	0800bb00 	.word	0x0800bb00
 8005b14:	24003844 	.word	0x24003844
 8005b18:	24003840 	.word	0x24003840
 8005b1c:	24003848 	.word	0x24003848

08005b20 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08c      	sub	sp, #48	@ 0x30
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d12a      	bne.n	8005b88 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8005b32:	4b2d      	ldr	r3, [pc, #180]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005b34:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8005b38:	4a2b      	ldr	r2, [pc, #172]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005b3a:	f043 0301 	orr.w	r3, r3, #1
 8005b3e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8005b42:	4b29      	ldr	r3, [pc, #164]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005b44:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8005b48:	f003 0301 	and.w	r3, r3, #1
 8005b4c:	61bb      	str	r3, [r7, #24]
 8005b4e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8005b50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b56:	2302      	movs	r3, #2
 8005b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005b62:	2300      	movs	r3, #0
 8005b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005b66:	f107 031c 	add.w	r3, r7, #28
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	481f      	ldr	r0, [pc, #124]	@ (8005bec <HAL_RCC_MCOConfig+0xcc>)
 8005b6e:	f7fe fedb 	bl	8004928 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005b72:	4b1d      	ldr	r3, [pc, #116]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 8005b7a:	68b9      	ldr	r1, [r7, #8]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	430b      	orrs	r3, r1
 8005b80:	4919      	ldr	r1, [pc, #100]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8005b86:	e02a      	b.n	8005bde <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8005b88:	4b17      	ldr	r3, [pc, #92]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005b8a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8005b8e:	4a16      	ldr	r2, [pc, #88]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005b90:	f043 0304 	orr.w	r3, r3, #4
 8005b94:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8005b98:	4b13      	ldr	r3, [pc, #76]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005b9a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8005b9e:	f003 0304 	and.w	r3, r3, #4
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8005ba6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bac:	2302      	movs	r3, #2
 8005bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005bbc:	f107 031c 	add.w	r3, r7, #28
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	480b      	ldr	r0, [pc, #44]	@ (8005bf0 <HAL_RCC_MCOConfig+0xd0>)
 8005bc4:	f7fe feb0 	bl	8004928 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8005bc8:	4b07      	ldr	r3, [pc, #28]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005bca:	691b      	ldr	r3, [r3, #16]
 8005bcc:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	01d9      	lsls	r1, r3, #7
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	4903      	ldr	r1, [pc, #12]	@ (8005be8 <HAL_RCC_MCOConfig+0xc8>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	610b      	str	r3, [r1, #16]
}
 8005bde:	bf00      	nop
 8005be0:	3730      	adds	r7, #48	@ 0x30
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	58024400 	.word	0x58024400
 8005bec:	58020000 	.word	0x58020000
 8005bf0:	58020800 	.word	0x58020800

08005bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b089      	sub	sp, #36	@ 0x24
 8005bf8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bfa:	4bb3      	ldr	r3, [pc, #716]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c02:	2b18      	cmp	r3, #24
 8005c04:	f200 8155 	bhi.w	8005eb2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005c08:	a201      	add	r2, pc, #4	@ (adr r2, 8005c10 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0e:	bf00      	nop
 8005c10:	08005c75 	.word	0x08005c75
 8005c14:	08005eb3 	.word	0x08005eb3
 8005c18:	08005eb3 	.word	0x08005eb3
 8005c1c:	08005eb3 	.word	0x08005eb3
 8005c20:	08005eb3 	.word	0x08005eb3
 8005c24:	08005eb3 	.word	0x08005eb3
 8005c28:	08005eb3 	.word	0x08005eb3
 8005c2c:	08005eb3 	.word	0x08005eb3
 8005c30:	08005c9b 	.word	0x08005c9b
 8005c34:	08005eb3 	.word	0x08005eb3
 8005c38:	08005eb3 	.word	0x08005eb3
 8005c3c:	08005eb3 	.word	0x08005eb3
 8005c40:	08005eb3 	.word	0x08005eb3
 8005c44:	08005eb3 	.word	0x08005eb3
 8005c48:	08005eb3 	.word	0x08005eb3
 8005c4c:	08005eb3 	.word	0x08005eb3
 8005c50:	08005ca1 	.word	0x08005ca1
 8005c54:	08005eb3 	.word	0x08005eb3
 8005c58:	08005eb3 	.word	0x08005eb3
 8005c5c:	08005eb3 	.word	0x08005eb3
 8005c60:	08005eb3 	.word	0x08005eb3
 8005c64:	08005eb3 	.word	0x08005eb3
 8005c68:	08005eb3 	.word	0x08005eb3
 8005c6c:	08005eb3 	.word	0x08005eb3
 8005c70:	08005ca7 	.word	0x08005ca7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c74:	4b94      	ldr	r3, [pc, #592]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0320 	and.w	r3, r3, #32
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d009      	beq.n	8005c94 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c80:	4b91      	ldr	r3, [pc, #580]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	08db      	lsrs	r3, r3, #3
 8005c86:	f003 0303 	and.w	r3, r3, #3
 8005c8a:	4a90      	ldr	r2, [pc, #576]	@ (8005ecc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c90:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005c92:	e111      	b.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005c94:	4b8d      	ldr	r3, [pc, #564]	@ (8005ecc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005c96:	61bb      	str	r3, [r7, #24]
      break;
 8005c98:	e10e      	b.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005c9a:	4b8d      	ldr	r3, [pc, #564]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005c9c:	61bb      	str	r3, [r7, #24]
      break;
 8005c9e:	e10b      	b.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005ca0:	4b8c      	ldr	r3, [pc, #560]	@ (8005ed4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005ca2:	61bb      	str	r3, [r7, #24]
      break;
 8005ca4:	e108      	b.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ca6:	4b88      	ldr	r3, [pc, #544]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005caa:	f003 0303 	and.w	r3, r3, #3
 8005cae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005cb0:	4b85      	ldr	r3, [pc, #532]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb4:	091b      	lsrs	r3, r3, #4
 8005cb6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005cbc:	4b82      	ldr	r3, [pc, #520]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc0:	f003 0301 	and.w	r3, r3, #1
 8005cc4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005cc6:	4b80      	ldr	r3, [pc, #512]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cca:	08db      	lsrs	r3, r3, #3
 8005ccc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	fb02 f303 	mul.w	r3, r2, r3
 8005cd6:	ee07 3a90 	vmov	s15, r3
 8005cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cde:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f000 80e1 	beq.w	8005eac <HAL_RCC_GetSysClockFreq+0x2b8>
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	f000 8083 	beq.w	8005df8 <HAL_RCC_GetSysClockFreq+0x204>
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	f200 80a1 	bhi.w	8005e3c <HAL_RCC_GetSysClockFreq+0x248>
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d003      	beq.n	8005d08 <HAL_RCC_GetSysClockFreq+0x114>
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d056      	beq.n	8005db4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005d06:	e099      	b.n	8005e3c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d08:	4b6f      	ldr	r3, [pc, #444]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 0320 	and.w	r3, r3, #32
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d02d      	beq.n	8005d70 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d14:	4b6c      	ldr	r3, [pc, #432]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	08db      	lsrs	r3, r3, #3
 8005d1a:	f003 0303 	and.w	r3, r3, #3
 8005d1e:	4a6b      	ldr	r2, [pc, #428]	@ (8005ecc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d20:	fa22 f303 	lsr.w	r3, r2, r3
 8005d24:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	ee07 3a90 	vmov	s15, r3
 8005d2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	ee07 3a90 	vmov	s15, r3
 8005d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d3e:	4b62      	ldr	r3, [pc, #392]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d46:	ee07 3a90 	vmov	s15, r3
 8005d4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d52:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005ed8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005d56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d6a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005d6e:	e087      	b.n	8005e80 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	ee07 3a90 	vmov	s15, r3
 8005d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d7a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005edc <HAL_RCC_GetSysClockFreq+0x2e8>
 8005d7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d82:	4b51      	ldr	r3, [pc, #324]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d8a:	ee07 3a90 	vmov	s15, r3
 8005d8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d92:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d96:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005ed8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005d9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005da6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005daa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005db2:	e065      	b.n	8005e80 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	ee07 3a90 	vmov	s15, r3
 8005dba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dbe:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005ee0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005dc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dc6:	4b40      	ldr	r3, [pc, #256]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dce:	ee07 3a90 	vmov	s15, r3
 8005dd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005dda:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005ed8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005dde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005de2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005de6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005df2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005df6:	e043      	b.n	8005e80 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	ee07 3a90 	vmov	s15, r3
 8005dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e02:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005ee4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005e06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e12:	ee07 3a90 	vmov	s15, r3
 8005e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e1e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005ed8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e3a:	e021      	b.n	8005e80 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	ee07 3a90 	vmov	s15, r3
 8005e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e46:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005ee0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e56:	ee07 3a90 	vmov	s15, r3
 8005e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e62:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005ed8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e7e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005e80:	4b11      	ldr	r3, [pc, #68]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e84:	0a5b      	lsrs	r3, r3, #9
 8005e86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	ee07 3a90 	vmov	s15, r3
 8005e94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005e98:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ea0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ea4:	ee17 3a90 	vmov	r3, s15
 8005ea8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005eaa:	e005      	b.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005eac:	2300      	movs	r3, #0
 8005eae:	61bb      	str	r3, [r7, #24]
      break;
 8005eb0:	e002      	b.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005eb2:	4b07      	ldr	r3, [pc, #28]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005eb4:	61bb      	str	r3, [r7, #24]
      break;
 8005eb6:	bf00      	nop
  }

  return sysclockfreq;
 8005eb8:	69bb      	ldr	r3, [r7, #24]
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3724      	adds	r7, #36	@ 0x24
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	58024400 	.word	0x58024400
 8005ecc:	03d09000 	.word	0x03d09000
 8005ed0:	003d0900 	.word	0x003d0900
 8005ed4:	007a1200 	.word	0x007a1200
 8005ed8:	46000000 	.word	0x46000000
 8005edc:	4c742400 	.word	0x4c742400
 8005ee0:	4a742400 	.word	0x4a742400
 8005ee4:	4af42400 	.word	0x4af42400

08005ee8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8005eee:	f7ff fe81 	bl	8005bf4 <HAL_RCC_GetSysClockFreq>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	4b10      	ldr	r3, [pc, #64]	@ (8005f38 <HAL_RCC_GetHCLKFreq+0x50>)
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	0a1b      	lsrs	r3, r3, #8
 8005efa:	f003 030f 	and.w	r3, r3, #15
 8005efe:	490f      	ldr	r1, [pc, #60]	@ (8005f3c <HAL_RCC_GetHCLKFreq+0x54>)
 8005f00:	5ccb      	ldrb	r3, [r1, r3]
 8005f02:	f003 031f 	and.w	r3, r3, #31
 8005f06:	fa22 f303 	lsr.w	r3, r2, r3
 8005f0a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8005f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f38 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	f003 030f 	and.w	r3, r3, #15
 8005f14:	4a09      	ldr	r2, [pc, #36]	@ (8005f3c <HAL_RCC_GetHCLKFreq+0x54>)
 8005f16:	5cd3      	ldrb	r3, [r2, r3]
 8005f18:	f003 031f 	and.w	r3, r3, #31
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f22:	4a07      	ldr	r2, [pc, #28]	@ (8005f40 <HAL_RCC_GetHCLKFreq+0x58>)
 8005f24:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005f26:	4a07      	ldr	r2, [pc, #28]	@ (8005f44 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005f2c:	4b04      	ldr	r3, [pc, #16]	@ (8005f40 <HAL_RCC_GetHCLKFreq+0x58>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3708      	adds	r7, #8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	58024400 	.word	0x58024400
 8005f3c:	0800bb00 	.word	0x0800bb00
 8005f40:	24003844 	.word	0x24003844
 8005f44:	24003840 	.word	0x24003840

08005f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8005f4c:	f7ff ffcc 	bl	8005ee8 <HAL_RCC_GetHCLKFreq>
 8005f50:	4602      	mov	r2, r0
 8005f52:	4b06      	ldr	r3, [pc, #24]	@ (8005f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f54:	69db      	ldr	r3, [r3, #28]
 8005f56:	091b      	lsrs	r3, r3, #4
 8005f58:	f003 0307 	and.w	r3, r3, #7
 8005f5c:	4904      	ldr	r1, [pc, #16]	@ (8005f70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f5e:	5ccb      	ldrb	r3, [r1, r3]
 8005f60:	f003 031f 	and.w	r3, r3, #31
 8005f64:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	58024400 	.word	0x58024400
 8005f70:	0800bb00 	.word	0x0800bb00

08005f74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8005f78:	f7ff ffb6 	bl	8005ee8 <HAL_RCC_GetHCLKFreq>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	4b06      	ldr	r3, [pc, #24]	@ (8005f98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f80:	69db      	ldr	r3, [r3, #28]
 8005f82:	0a1b      	lsrs	r3, r3, #8
 8005f84:	f003 0307 	and.w	r3, r3, #7
 8005f88:	4904      	ldr	r1, [pc, #16]	@ (8005f9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f8a:	5ccb      	ldrb	r3, [r1, r3]
 8005f8c:	f003 031f 	and.w	r3, r3, #31
 8005f90:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	58024400 	.word	0x58024400
 8005f9c:	0800bb00 	.word	0x0800bb00

08005fa0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fa4:	b0c8      	sub	sp, #288	@ 0x120
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fac:	2300      	movs	r3, #0
 8005fae:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005fb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005fc4:	2500      	movs	r5, #0
 8005fc6:	ea54 0305 	orrs.w	r3, r4, r5
 8005fca:	d049      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005fcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fd2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fd6:	d02f      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005fd8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fdc:	d828      	bhi.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005fde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005fe2:	d01a      	beq.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005fe4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005fe8:	d822      	bhi.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d003      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005fee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ff2:	d007      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005ff4:	e01c      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ff6:	4ba7      	ldr	r3, [pc, #668]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ffa:	4aa6      	ldr	r2, [pc, #664]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006000:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006002:	e01a      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006004:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006008:	3308      	adds	r3, #8
 800600a:	2102      	movs	r1, #2
 800600c:	4618      	mov	r0, r3
 800600e:	f001 fc99 	bl	8007944 <RCCEx_PLL2_Config>
 8006012:	4603      	mov	r3, r0
 8006014:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006018:	e00f      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800601a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800601e:	3328      	adds	r3, #40	@ 0x28
 8006020:	2102      	movs	r1, #2
 8006022:	4618      	mov	r0, r3
 8006024:	f001 fd40 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006028:	4603      	mov	r3, r0
 800602a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800602e:	e004      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006036:	e000      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006038:	bf00      	nop
    }

    if (ret == HAL_OK)
 800603a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10a      	bne.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006042:	4b94      	ldr	r3, [pc, #592]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006044:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006046:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800604a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800604e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006050:	4a90      	ldr	r2, [pc, #576]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006052:	430b      	orrs	r3, r1
 8006054:	6513      	str	r3, [r2, #80]	@ 0x50
 8006056:	e003      	b.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006058:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800605c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006060:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006068:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800606c:	f04f 0900 	mov.w	r9, #0
 8006070:	ea58 0309 	orrs.w	r3, r8, r9
 8006074:	d047      	beq.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006076:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800607a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800607c:	2b04      	cmp	r3, #4
 800607e:	d82a      	bhi.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006080:	a201      	add	r2, pc, #4	@ (adr r2, 8006088 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006086:	bf00      	nop
 8006088:	0800609d 	.word	0x0800609d
 800608c:	080060ab 	.word	0x080060ab
 8006090:	080060c1 	.word	0x080060c1
 8006094:	080060df 	.word	0x080060df
 8006098:	080060df 	.word	0x080060df
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800609c:	4b7d      	ldr	r3, [pc, #500]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800609e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a0:	4a7c      	ldr	r2, [pc, #496]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060a8:	e01a      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060ae:	3308      	adds	r3, #8
 80060b0:	2100      	movs	r1, #0
 80060b2:	4618      	mov	r0, r3
 80060b4:	f001 fc46 	bl	8007944 <RCCEx_PLL2_Config>
 80060b8:	4603      	mov	r3, r0
 80060ba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060be:	e00f      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060c4:	3328      	adds	r3, #40	@ 0x28
 80060c6:	2100      	movs	r1, #0
 80060c8:	4618      	mov	r0, r3
 80060ca:	f001 fced 	bl	8007aa8 <RCCEx_PLL3_Config>
 80060ce:	4603      	mov	r3, r0
 80060d0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060d4:	e004      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80060dc:	e000      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80060de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060e0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10a      	bne.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060e8:	4b6a      	ldr	r3, [pc, #424]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ec:	f023 0107 	bic.w	r1, r3, #7
 80060f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060f6:	4a67      	ldr	r2, [pc, #412]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060f8:	430b      	orrs	r3, r1
 80060fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80060fc:	e003      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006102:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8006106:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006112:	f04f 0b00 	mov.w	fp, #0
 8006116:	ea5a 030b 	orrs.w	r3, sl, fp
 800611a:	d054      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800611c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006122:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006126:	d036      	beq.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8006128:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800612c:	d82f      	bhi.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800612e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006132:	d032      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006134:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006138:	d829      	bhi.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800613a:	2bc0      	cmp	r3, #192	@ 0xc0
 800613c:	d02f      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800613e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006140:	d825      	bhi.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006142:	2b80      	cmp	r3, #128	@ 0x80
 8006144:	d018      	beq.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8006146:	2b80      	cmp	r3, #128	@ 0x80
 8006148:	d821      	bhi.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800614a:	2b00      	cmp	r3, #0
 800614c:	d002      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800614e:	2b40      	cmp	r3, #64	@ 0x40
 8006150:	d007      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8006152:	e01c      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006154:	4b4f      	ldr	r3, [pc, #316]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006158:	4a4e      	ldr	r2, [pc, #312]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800615a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800615e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8006160:	e01e      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006162:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006166:	3308      	adds	r3, #8
 8006168:	2100      	movs	r1, #0
 800616a:	4618      	mov	r0, r3
 800616c:	f001 fbea 	bl	8007944 <RCCEx_PLL2_Config>
 8006170:	4603      	mov	r3, r0
 8006172:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8006176:	e013      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006178:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800617c:	3328      	adds	r3, #40	@ 0x28
 800617e:	2100      	movs	r1, #0
 8006180:	4618      	mov	r0, r3
 8006182:	f001 fc91 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006186:	4603      	mov	r3, r0
 8006188:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800618c:	e008      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006194:	e004      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8006196:	bf00      	nop
 8006198:	e002      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800619a:	bf00      	nop
 800619c:	e000      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800619e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061a0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d10a      	bne.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80061a8:	4b3a      	ldr	r3, [pc, #232]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061ac:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80061b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061b6:	4a37      	ldr	r2, [pc, #220]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061b8:	430b      	orrs	r3, r1
 80061ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80061bc:	e003      	b.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061be:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80061c2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80061c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ce:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80061d2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80061d6:	2300      	movs	r3, #0
 80061d8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80061dc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80061e0:	460b      	mov	r3, r1
 80061e2:	4313      	orrs	r3, r2
 80061e4:	d05c      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 80061e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ec:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80061f0:	d03b      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80061f2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80061f6:	d834      	bhi.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80061f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061fc:	d037      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 80061fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006202:	d82e      	bhi.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006204:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006208:	d033      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800620a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800620e:	d828      	bhi.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006214:	d01a      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8006216:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800621a:	d822      	bhi.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800621c:	2b00      	cmp	r3, #0
 800621e:	d003      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8006220:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006224:	d007      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8006226:	e01c      	b.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006228:	4b1a      	ldr	r3, [pc, #104]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800622a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622c:	4a19      	ldr	r2, [pc, #100]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800622e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006232:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006234:	e01e      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006236:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800623a:	3308      	adds	r3, #8
 800623c:	2100      	movs	r1, #0
 800623e:	4618      	mov	r0, r3
 8006240:	f001 fb80 	bl	8007944 <RCCEx_PLL2_Config>
 8006244:	4603      	mov	r3, r0
 8006246:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800624a:	e013      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800624c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006250:	3328      	adds	r3, #40	@ 0x28
 8006252:	2100      	movs	r1, #0
 8006254:	4618      	mov	r0, r3
 8006256:	f001 fc27 	bl	8007aa8 <RCCEx_PLL3_Config>
 800625a:	4603      	mov	r3, r0
 800625c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006260:	e008      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006268:	e004      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800626a:	bf00      	nop
 800626c:	e002      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800626e:	bf00      	nop
 8006270:	e000      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8006272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006274:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10d      	bne.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800627c:	4b05      	ldr	r3, [pc, #20]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800627e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006280:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006284:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800628a:	4a02      	ldr	r2, [pc, #8]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800628c:	430b      	orrs	r3, r1
 800628e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006290:	e006      	b.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8006292:	bf00      	nop
 8006294:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006298:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800629c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80062a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80062ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80062b0:	2300      	movs	r3, #0
 80062b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80062b6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80062ba:	460b      	mov	r3, r1
 80062bc:	4313      	orrs	r3, r2
 80062be:	d03a      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80062c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062c6:	2b30      	cmp	r3, #48	@ 0x30
 80062c8:	d01f      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80062ca:	2b30      	cmp	r3, #48	@ 0x30
 80062cc:	d819      	bhi.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80062ce:	2b20      	cmp	r3, #32
 80062d0:	d00c      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80062d2:	2b20      	cmp	r3, #32
 80062d4:	d815      	bhi.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d019      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80062da:	2b10      	cmp	r3, #16
 80062dc:	d111      	bne.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062de:	4bae      	ldr	r3, [pc, #696]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80062e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e2:	4aad      	ldr	r2, [pc, #692]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80062e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80062ea:	e011      	b.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80062ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062f0:	3308      	adds	r3, #8
 80062f2:	2102      	movs	r1, #2
 80062f4:	4618      	mov	r0, r3
 80062f6:	f001 fb25 	bl	8007944 <RCCEx_PLL2_Config>
 80062fa:	4603      	mov	r3, r0
 80062fc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006300:	e006      	b.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006308:	e002      	b.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800630a:	bf00      	nop
 800630c:	e000      	b.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800630e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006310:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006314:	2b00      	cmp	r3, #0
 8006316:	d10a      	bne.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006318:	4b9f      	ldr	r3, [pc, #636]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800631a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800631c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006320:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006326:	4a9c      	ldr	r2, [pc, #624]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006328:	430b      	orrs	r3, r1
 800632a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800632c:	e003      	b.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800632e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006332:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006336:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800633a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006342:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006346:	2300      	movs	r3, #0
 8006348:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800634c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006350:	460b      	mov	r3, r1
 8006352:	4313      	orrs	r3, r2
 8006354:	d051      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006356:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800635a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800635c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006360:	d035      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006362:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006366:	d82e      	bhi.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8006368:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800636c:	d031      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800636e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006372:	d828      	bhi.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8006374:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006378:	d01a      	beq.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800637a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800637e:	d822      	bhi.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8006380:	2b00      	cmp	r3, #0
 8006382:	d003      	beq.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8006384:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006388:	d007      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800638a:	e01c      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800638c:	4b82      	ldr	r3, [pc, #520]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800638e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006390:	4a81      	ldr	r2, [pc, #516]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006396:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006398:	e01c      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800639a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800639e:	3308      	adds	r3, #8
 80063a0:	2100      	movs	r1, #0
 80063a2:	4618      	mov	r0, r3
 80063a4:	f001 face 	bl	8007944 <RCCEx_PLL2_Config>
 80063a8:	4603      	mov	r3, r0
 80063aa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80063ae:	e011      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80063b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063b4:	3328      	adds	r3, #40	@ 0x28
 80063b6:	2100      	movs	r1, #0
 80063b8:	4618      	mov	r0, r3
 80063ba:	f001 fb75 	bl	8007aa8 <RCCEx_PLL3_Config>
 80063be:	4603      	mov	r3, r0
 80063c0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80063c4:	e006      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80063cc:	e002      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80063ce:	bf00      	nop
 80063d0:	e000      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80063d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063d4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10a      	bne.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80063dc:	4b6e      	ldr	r3, [pc, #440]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80063de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063e0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80063e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063ea:	4a6b      	ldr	r2, [pc, #428]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80063ec:	430b      	orrs	r3, r1
 80063ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80063f0:	e003      	b.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80063f6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80063fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006402:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006406:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800640a:	2300      	movs	r3, #0
 800640c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006410:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006414:	460b      	mov	r3, r1
 8006416:	4313      	orrs	r3, r2
 8006418:	d053      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800641a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800641e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006420:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006424:	d033      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8006426:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800642a:	d82c      	bhi.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800642c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006430:	d02f      	beq.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8006432:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006436:	d826      	bhi.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006438:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800643c:	d02b      	beq.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800643e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006442:	d820      	bhi.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006448:	d012      	beq.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800644a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800644e:	d81a      	bhi.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006450:	2b00      	cmp	r3, #0
 8006452:	d022      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8006454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006458:	d115      	bne.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800645a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800645e:	3308      	adds	r3, #8
 8006460:	2101      	movs	r1, #1
 8006462:	4618      	mov	r0, r3
 8006464:	f001 fa6e 	bl	8007944 <RCCEx_PLL2_Config>
 8006468:	4603      	mov	r3, r0
 800646a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800646e:	e015      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006470:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006474:	3328      	adds	r3, #40	@ 0x28
 8006476:	2101      	movs	r1, #1
 8006478:	4618      	mov	r0, r3
 800647a:	f001 fb15 	bl	8007aa8 <RCCEx_PLL3_Config>
 800647e:	4603      	mov	r3, r0
 8006480:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006484:	e00a      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800648c:	e006      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800648e:	bf00      	nop
 8006490:	e004      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8006492:	bf00      	nop
 8006494:	e002      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8006496:	bf00      	nop
 8006498:	e000      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800649a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800649c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d10a      	bne.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80064a4:	4b3c      	ldr	r3, [pc, #240]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80064a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80064ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064b2:	4a39      	ldr	r2, [pc, #228]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80064b4:	430b      	orrs	r3, r1
 80064b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80064b8:	e003      	b.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064ba:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80064be:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80064c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ca:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80064ce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80064d2:	2300      	movs	r3, #0
 80064d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80064d8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80064dc:	460b      	mov	r3, r1
 80064de:	4313      	orrs	r3, r2
 80064e0:	d060      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80064e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80064ea:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80064ee:	d039      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 80064f0:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80064f4:	d832      	bhi.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80064f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064fa:	d035      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80064fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006500:	d82c      	bhi.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006506:	d031      	beq.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006508:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800650c:	d826      	bhi.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800650e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006512:	d02d      	beq.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006514:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006518:	d820      	bhi.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800651a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800651e:	d012      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006520:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006524:	d81a      	bhi.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006526:	2b00      	cmp	r3, #0
 8006528:	d024      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800652a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800652e:	d115      	bne.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006530:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006534:	3308      	adds	r3, #8
 8006536:	2101      	movs	r1, #1
 8006538:	4618      	mov	r0, r3
 800653a:	f001 fa03 	bl	8007944 <RCCEx_PLL2_Config>
 800653e:	4603      	mov	r3, r0
 8006540:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006544:	e017      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006546:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800654a:	3328      	adds	r3, #40	@ 0x28
 800654c:	2101      	movs	r1, #1
 800654e:	4618      	mov	r0, r3
 8006550:	f001 faaa 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006554:	4603      	mov	r3, r0
 8006556:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800655a:	e00c      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006562:	e008      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006564:	bf00      	nop
 8006566:	e006      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006568:	bf00      	nop
 800656a:	e004      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800656c:	bf00      	nop
 800656e:	e002      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006570:	bf00      	nop
 8006572:	e000      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006574:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006576:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10e      	bne.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800657e:	4b06      	ldr	r3, [pc, #24]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006582:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006586:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800658a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800658e:	4a02      	ldr	r2, [pc, #8]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006590:	430b      	orrs	r3, r1
 8006592:	6593      	str	r3, [r2, #88]	@ 0x58
 8006594:	e006      	b.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006596:	bf00      	nop
 8006598:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800659c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80065a0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80065a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ac:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80065b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80065b4:	2300      	movs	r3, #0
 80065b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80065ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80065be:	460b      	mov	r3, r1
 80065c0:	4313      	orrs	r3, r2
 80065c2:	d037      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80065c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065ce:	d00e      	beq.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80065d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065d4:	d816      	bhi.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d018      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80065da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065de:	d111      	bne.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065e0:	4bc4      	ldr	r3, [pc, #784]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80065e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e4:	4ac3      	ldr	r2, [pc, #780]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80065e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80065ec:	e00f      	b.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80065ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065f2:	3308      	adds	r3, #8
 80065f4:	2101      	movs	r1, #1
 80065f6:	4618      	mov	r0, r3
 80065f8:	f001 f9a4 	bl	8007944 <RCCEx_PLL2_Config>
 80065fc:	4603      	mov	r3, r0
 80065fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006602:	e004      	b.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800660a:	e000      	b.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800660c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800660e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10a      	bne.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006616:	4bb7      	ldr	r3, [pc, #732]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800661a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800661e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006622:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006624:	4ab3      	ldr	r2, [pc, #716]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006626:	430b      	orrs	r3, r1
 8006628:	6513      	str	r3, [r2, #80]	@ 0x50
 800662a:	e003      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800662c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006630:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006634:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006644:	2300      	movs	r3, #0
 8006646:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800664a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800664e:	460b      	mov	r3, r1
 8006650:	4313      	orrs	r3, r2
 8006652:	d039      	beq.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006654:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800665a:	2b03      	cmp	r3, #3
 800665c:	d81c      	bhi.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800665e:	a201      	add	r2, pc, #4	@ (adr r2, 8006664 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006664:	080066a1 	.word	0x080066a1
 8006668:	08006675 	.word	0x08006675
 800666c:	08006683 	.word	0x08006683
 8006670:	080066a1 	.word	0x080066a1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006674:	4b9f      	ldr	r3, [pc, #636]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006678:	4a9e      	ldr	r2, [pc, #632]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800667a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800667e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006680:	e00f      	b.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006682:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006686:	3308      	adds	r3, #8
 8006688:	2102      	movs	r1, #2
 800668a:	4618      	mov	r0, r3
 800668c:	f001 f95a 	bl	8007944 <RCCEx_PLL2_Config>
 8006690:	4603      	mov	r3, r0
 8006692:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006696:	e004      	b.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800669e:	e000      	b.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80066a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066a2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10a      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80066aa:	4b92      	ldr	r3, [pc, #584]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80066ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066ae:	f023 0103 	bic.w	r1, r3, #3
 80066b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066b8:	4a8e      	ldr	r2, [pc, #568]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80066ba:	430b      	orrs	r3, r1
 80066bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066be:	e003      	b.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066c0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80066c4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80066d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066d8:	2300      	movs	r3, #0
 80066da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80066de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80066e2:	460b      	mov	r3, r1
 80066e4:	4313      	orrs	r3, r2
 80066e6:	f000 8099 	beq.w	800681c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066ea:	4b83      	ldr	r3, [pc, #524]	@ (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a82      	ldr	r2, [pc, #520]	@ (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80066f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066f6:	f7fa fdef 	bl	80012d8 <HAL_GetTick>
 80066fa:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066fe:	e00b      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006700:	f7fa fdea 	bl	80012d8 <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	2b64      	cmp	r3, #100	@ 0x64
 800670e:	d903      	bls.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006716:	e005      	b.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006718:	4b77      	ldr	r3, [pc, #476]	@ (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006720:	2b00      	cmp	r3, #0
 8006722:	d0ed      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006724:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006728:	2b00      	cmp	r3, #0
 800672a:	d173      	bne.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800672c:	4b71      	ldr	r3, [pc, #452]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800672e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006730:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006734:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006738:	4053      	eors	r3, r2
 800673a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800673e:	2b00      	cmp	r3, #0
 8006740:	d015      	beq.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006742:	4b6c      	ldr	r3, [pc, #432]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006746:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800674a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800674e:	4b69      	ldr	r3, [pc, #420]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006752:	4a68      	ldr	r2, [pc, #416]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006758:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800675a:	4b66      	ldr	r3, [pc, #408]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800675c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800675e:	4a65      	ldr	r2, [pc, #404]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006760:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006764:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006766:	4a63      	ldr	r2, [pc, #396]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800676c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800676e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006772:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006776:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800677a:	d118      	bne.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800677c:	f7fa fdac 	bl	80012d8 <HAL_GetTick>
 8006780:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006784:	e00d      	b.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006786:	f7fa fda7 	bl	80012d8 <HAL_GetTick>
 800678a:	4602      	mov	r2, r0
 800678c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006790:	1ad2      	subs	r2, r2, r3
 8006792:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006796:	429a      	cmp	r2, r3
 8006798:	d903      	bls.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 80067a0:	e005      	b.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067a2:	4b54      	ldr	r3, [pc, #336]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067a6:	f003 0302 	and.w	r3, r3, #2
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d0eb      	beq.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80067ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d129      	bne.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067c6:	d10e      	bne.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80067c8:	4b4a      	ldr	r3, [pc, #296]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80067d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067d8:	091a      	lsrs	r2, r3, #4
 80067da:	4b48      	ldr	r3, [pc, #288]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80067dc:	4013      	ands	r3, r2
 80067de:	4a45      	ldr	r2, [pc, #276]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067e0:	430b      	orrs	r3, r1
 80067e2:	6113      	str	r3, [r2, #16]
 80067e4:	e005      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80067e6:	4b43      	ldr	r3, [pc, #268]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	4a42      	ldr	r2, [pc, #264]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067ec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80067f0:	6113      	str	r3, [r2, #16]
 80067f2:	4b40      	ldr	r3, [pc, #256]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067f4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80067f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006802:	4a3c      	ldr	r2, [pc, #240]	@ (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006804:	430b      	orrs	r3, r1
 8006806:	6713      	str	r3, [r2, #112]	@ 0x70
 8006808:	e008      	b.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800680a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800680e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8006812:	e003      	b.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006814:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006818:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800681c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006824:	f002 0301 	and.w	r3, r2, #1
 8006828:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800682c:	2300      	movs	r3, #0
 800682e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006832:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006836:	460b      	mov	r3, r1
 8006838:	4313      	orrs	r3, r2
 800683a:	f000 8090 	beq.w	800695e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800683e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006846:	2b28      	cmp	r3, #40	@ 0x28
 8006848:	d870      	bhi.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800684a:	a201      	add	r2, pc, #4	@ (adr r2, 8006850 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800684c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006850:	08006935 	.word	0x08006935
 8006854:	0800692d 	.word	0x0800692d
 8006858:	0800692d 	.word	0x0800692d
 800685c:	0800692d 	.word	0x0800692d
 8006860:	0800692d 	.word	0x0800692d
 8006864:	0800692d 	.word	0x0800692d
 8006868:	0800692d 	.word	0x0800692d
 800686c:	0800692d 	.word	0x0800692d
 8006870:	08006901 	.word	0x08006901
 8006874:	0800692d 	.word	0x0800692d
 8006878:	0800692d 	.word	0x0800692d
 800687c:	0800692d 	.word	0x0800692d
 8006880:	0800692d 	.word	0x0800692d
 8006884:	0800692d 	.word	0x0800692d
 8006888:	0800692d 	.word	0x0800692d
 800688c:	0800692d 	.word	0x0800692d
 8006890:	08006917 	.word	0x08006917
 8006894:	0800692d 	.word	0x0800692d
 8006898:	0800692d 	.word	0x0800692d
 800689c:	0800692d 	.word	0x0800692d
 80068a0:	0800692d 	.word	0x0800692d
 80068a4:	0800692d 	.word	0x0800692d
 80068a8:	0800692d 	.word	0x0800692d
 80068ac:	0800692d 	.word	0x0800692d
 80068b0:	08006935 	.word	0x08006935
 80068b4:	0800692d 	.word	0x0800692d
 80068b8:	0800692d 	.word	0x0800692d
 80068bc:	0800692d 	.word	0x0800692d
 80068c0:	0800692d 	.word	0x0800692d
 80068c4:	0800692d 	.word	0x0800692d
 80068c8:	0800692d 	.word	0x0800692d
 80068cc:	0800692d 	.word	0x0800692d
 80068d0:	08006935 	.word	0x08006935
 80068d4:	0800692d 	.word	0x0800692d
 80068d8:	0800692d 	.word	0x0800692d
 80068dc:	0800692d 	.word	0x0800692d
 80068e0:	0800692d 	.word	0x0800692d
 80068e4:	0800692d 	.word	0x0800692d
 80068e8:	0800692d 	.word	0x0800692d
 80068ec:	0800692d 	.word	0x0800692d
 80068f0:	08006935 	.word	0x08006935
 80068f4:	58024400 	.word	0x58024400
 80068f8:	58024800 	.word	0x58024800
 80068fc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006900:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006904:	3308      	adds	r3, #8
 8006906:	2101      	movs	r1, #1
 8006908:	4618      	mov	r0, r3
 800690a:	f001 f81b 	bl	8007944 <RCCEx_PLL2_Config>
 800690e:	4603      	mov	r3, r0
 8006910:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006914:	e00f      	b.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006916:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800691a:	3328      	adds	r3, #40	@ 0x28
 800691c:	2101      	movs	r1, #1
 800691e:	4618      	mov	r0, r3
 8006920:	f001 f8c2 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006924:	4603      	mov	r3, r0
 8006926:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800692a:	e004      	b.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006932:	e000      	b.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006936:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10b      	bne.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800693e:	4bc0      	ldr	r3, [pc, #768]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006942:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006946:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800694a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800694e:	4abc      	ldr	r2, [pc, #752]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006950:	430b      	orrs	r3, r1
 8006952:	6553      	str	r3, [r2, #84]	@ 0x54
 8006954:	e003      	b.n	800695e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006956:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800695a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800695e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006966:	f002 0302 	and.w	r3, r2, #2
 800696a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800696e:	2300      	movs	r3, #0
 8006970:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006974:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006978:	460b      	mov	r3, r1
 800697a:	4313      	orrs	r3, r2
 800697c:	d043      	beq.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800697e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006982:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006986:	2b05      	cmp	r3, #5
 8006988:	d824      	bhi.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800698a:	a201      	add	r2, pc, #4	@ (adr r2, 8006990 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800698c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006990:	080069dd 	.word	0x080069dd
 8006994:	080069a9 	.word	0x080069a9
 8006998:	080069bf 	.word	0x080069bf
 800699c:	080069dd 	.word	0x080069dd
 80069a0:	080069dd 	.word	0x080069dd
 80069a4:	080069dd 	.word	0x080069dd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80069a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069ac:	3308      	adds	r3, #8
 80069ae:	2101      	movs	r1, #1
 80069b0:	4618      	mov	r0, r3
 80069b2:	f000 ffc7 	bl	8007944 <RCCEx_PLL2_Config>
 80069b6:	4603      	mov	r3, r0
 80069b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80069bc:	e00f      	b.n	80069de <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069c2:	3328      	adds	r3, #40	@ 0x28
 80069c4:	2101      	movs	r1, #1
 80069c6:	4618      	mov	r0, r3
 80069c8:	f001 f86e 	bl	8007aa8 <RCCEx_PLL3_Config>
 80069cc:	4603      	mov	r3, r0
 80069ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80069d2:	e004      	b.n	80069de <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069d4:	2301      	movs	r3, #1
 80069d6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80069da:	e000      	b.n	80069de <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80069dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069de:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10b      	bne.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80069e6:	4b96      	ldr	r3, [pc, #600]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80069e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ea:	f023 0107 	bic.w	r1, r3, #7
 80069ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069f6:	4a92      	ldr	r2, [pc, #584]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80069f8:	430b      	orrs	r3, r1
 80069fa:	6553      	str	r3, [r2, #84]	@ 0x54
 80069fc:	e003      	b.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006a02:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006a06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0e:	f002 0304 	and.w	r3, r2, #4
 8006a12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a16:	2300      	movs	r3, #0
 8006a18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a1c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006a20:	460b      	mov	r3, r1
 8006a22:	4313      	orrs	r3, r2
 8006a24:	d043      	beq.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006a26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a2e:	2b05      	cmp	r3, #5
 8006a30:	d824      	bhi.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8006a32:	a201      	add	r2, pc, #4	@ (adr r2, 8006a38 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8006a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a38:	08006a85 	.word	0x08006a85
 8006a3c:	08006a51 	.word	0x08006a51
 8006a40:	08006a67 	.word	0x08006a67
 8006a44:	08006a85 	.word	0x08006a85
 8006a48:	08006a85 	.word	0x08006a85
 8006a4c:	08006a85 	.word	0x08006a85
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a54:	3308      	adds	r3, #8
 8006a56:	2101      	movs	r1, #1
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f000 ff73 	bl	8007944 <RCCEx_PLL2_Config>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006a64:	e00f      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a6a:	3328      	adds	r3, #40	@ 0x28
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f001 f81a 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006a74:	4603      	mov	r3, r0
 8006a76:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006a7a:	e004      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006a82:	e000      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8006a84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a86:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d10b      	bne.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006a8e:	4b6c      	ldr	r3, [pc, #432]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a92:	f023 0107 	bic.w	r1, r3, #7
 8006a96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a9e:	4a68      	ldr	r2, [pc, #416]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006aa0:	430b      	orrs	r3, r1
 8006aa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006aa4:	e003      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aa6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006aaa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006aae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab6:	f002 0320 	and.w	r3, r2, #32
 8006aba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006abe:	2300      	movs	r3, #0
 8006ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ac4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ac8:	460b      	mov	r3, r1
 8006aca:	4313      	orrs	r3, r2
 8006acc:	d055      	beq.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006ace:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ad2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ada:	d033      	beq.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006adc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ae0:	d82c      	bhi.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ae6:	d02f      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aec:	d826      	bhi.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006aee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006af2:	d02b      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006af4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006af8:	d820      	bhi.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006afa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006afe:	d012      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8006b00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b04:	d81a      	bhi.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d022      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006b0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b0e:	d115      	bne.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b14:	3308      	adds	r3, #8
 8006b16:	2100      	movs	r1, #0
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 ff13 	bl	8007944 <RCCEx_PLL2_Config>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006b24:	e015      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b2a:	3328      	adds	r3, #40	@ 0x28
 8006b2c:	2102      	movs	r1, #2
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f000 ffba 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006b34:	4603      	mov	r3, r0
 8006b36:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006b3a:	e00a      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006b42:	e006      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006b44:	bf00      	nop
 8006b46:	e004      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006b48:	bf00      	nop
 8006b4a:	e002      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006b4c:	bf00      	nop
 8006b4e:	e000      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006b50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b52:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d10b      	bne.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b5a:	4b39      	ldr	r3, [pc, #228]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b5e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006b62:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b6a:	4a35      	ldr	r2, [pc, #212]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006b6c:	430b      	orrs	r3, r1
 8006b6e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006b70:	e003      	b.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b72:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006b76:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006b7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b82:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006b86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006b90:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4313      	orrs	r3, r2
 8006b98:	d058      	beq.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006b9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b9e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ba2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006ba6:	d033      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006ba8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006bac:	d82c      	bhi.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bb2:	d02f      	beq.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bb8:	d826      	bhi.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006bba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bbe:	d02b      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8006bc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bc4:	d820      	bhi.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006bc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bca:	d012      	beq.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8006bcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bd0:	d81a      	bhi.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d022      	beq.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8006bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bda:	d115      	bne.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006be0:	3308      	adds	r3, #8
 8006be2:	2100      	movs	r1, #0
 8006be4:	4618      	mov	r0, r3
 8006be6:	f000 fead 	bl	8007944 <RCCEx_PLL2_Config>
 8006bea:	4603      	mov	r3, r0
 8006bec:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006bf0:	e015      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006bf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006bf6:	3328      	adds	r3, #40	@ 0x28
 8006bf8:	2102      	movs	r1, #2
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f000 ff54 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006c00:	4603      	mov	r3, r0
 8006c02:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006c06:	e00a      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006c0e:	e006      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006c10:	bf00      	nop
 8006c12:	e004      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006c14:	bf00      	nop
 8006c16:	e002      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006c18:	bf00      	nop
 8006c1a:	e000      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006c1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c1e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10e      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006c26:	4b06      	ldr	r3, [pc, #24]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c2a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006c2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006c36:	4a02      	ldr	r2, [pc, #8]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006c38:	430b      	orrs	r3, r1
 8006c3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c3c:	e006      	b.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8006c3e:	bf00      	nop
 8006c40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c44:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006c48:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006c4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c54:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006c58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c62:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006c66:	460b      	mov	r3, r1
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	d055      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006c6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c70:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c74:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006c78:	d033      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8006c7a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006c7e:	d82c      	bhi.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006c80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c84:	d02f      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8006c86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c8a:	d826      	bhi.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006c8c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006c90:	d02b      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006c92:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006c96:	d820      	bhi.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006c98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c9c:	d012      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8006c9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ca2:	d81a      	bhi.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d022      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8006ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cac:	d115      	bne.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cb2:	3308      	adds	r3, #8
 8006cb4:	2100      	movs	r1, #0
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 fe44 	bl	8007944 <RCCEx_PLL2_Config>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006cc2:	e015      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006cc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cc8:	3328      	adds	r3, #40	@ 0x28
 8006cca:	2102      	movs	r1, #2
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f000 feeb 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006cd8:	e00a      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006ce0:	e006      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006ce2:	bf00      	nop
 8006ce4:	e004      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006ce6:	bf00      	nop
 8006ce8:	e002      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006cea:	bf00      	nop
 8006cec:	e000      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006cee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cf0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d10b      	bne.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006cf8:	4ba1      	ldr	r3, [pc, #644]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cfc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006d00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d08:	4a9d      	ldr	r2, [pc, #628]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d0a:	430b      	orrs	r3, r1
 8006d0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d0e:	e003      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d10:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006d14:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006d18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d20:	f002 0308 	and.w	r3, r2, #8
 8006d24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d28:	2300      	movs	r3, #0
 8006d2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d2e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006d32:	460b      	mov	r3, r1
 8006d34:	4313      	orrs	r3, r2
 8006d36:	d01e      	beq.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006d38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d44:	d10c      	bne.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006d46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d4a:	3328      	adds	r3, #40	@ 0x28
 8006d4c:	2102      	movs	r1, #2
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 feaa 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d002      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006d60:	4b87      	ldr	r3, [pc, #540]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d64:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d70:	4a83      	ldr	r2, [pc, #524]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d72:	430b      	orrs	r3, r1
 8006d74:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7e:	f002 0310 	and.w	r3, r2, #16
 8006d82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006d86:	2300      	movs	r3, #0
 8006d88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d8c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006d90:	460b      	mov	r3, r1
 8006d92:	4313      	orrs	r3, r2
 8006d94:	d01e      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006d96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d9a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006d9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006da2:	d10c      	bne.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006da4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006da8:	3328      	adds	r3, #40	@ 0x28
 8006daa:	2102      	movs	r1, #2
 8006dac:	4618      	mov	r0, r3
 8006dae:	f000 fe7b 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d002      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006dbe:	4b70      	ldr	r3, [pc, #448]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dc2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006dc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006dca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006dce:	4a6c      	ldr	r2, [pc, #432]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006dd0:	430b      	orrs	r3, r1
 8006dd2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006dd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006de0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006de4:	2300      	movs	r3, #0
 8006de6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006dea:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006dee:	460b      	mov	r3, r1
 8006df0:	4313      	orrs	r3, r2
 8006df2:	d03e      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006df4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006df8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006dfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e00:	d022      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8006e02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e06:	d81b      	bhi.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d003      	beq.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8006e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e10:	d00b      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8006e12:	e015      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e18:	3308      	adds	r3, #8
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f000 fd91 	bl	8007944 <RCCEx_PLL2_Config>
 8006e22:	4603      	mov	r3, r0
 8006e24:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006e28:	e00f      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e2e:	3328      	adds	r3, #40	@ 0x28
 8006e30:	2102      	movs	r1, #2
 8006e32:	4618      	mov	r0, r3
 8006e34:	f000 fe38 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006e3e:	e004      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006e46:	e000      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8006e48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e4a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d10b      	bne.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006e52:	4b4b      	ldr	r3, [pc, #300]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e56:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006e5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e5e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006e62:	4a47      	ldr	r2, [pc, #284]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006e64:	430b      	orrs	r3, r1
 8006e66:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e68:	e003      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e6a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e6e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006e72:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006e7e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e80:	2300      	movs	r3, #0
 8006e82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e84:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006e88:	460b      	mov	r3, r1
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	d03b      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006e8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e96:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e9a:	d01f      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8006e9c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ea0:	d818      	bhi.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8006ea2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ea6:	d003      	beq.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8006ea8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006eac:	d007      	beq.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8006eae:	e011      	b.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eb0:	4b33      	ldr	r3, [pc, #204]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb4:	4a32      	ldr	r2, [pc, #200]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006eb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006eba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006ebc:	e00f      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ebe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ec2:	3328      	adds	r3, #40	@ 0x28
 8006ec4:	2101      	movs	r1, #1
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f000 fdee 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8006ed2:	e004      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006eda:	e000      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8006edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ede:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d10b      	bne.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ee6:	4b26      	ldr	r3, [pc, #152]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006eee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ef6:	4a22      	ldr	r2, [pc, #136]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ef8:	430b      	orrs	r3, r1
 8006efa:	6553      	str	r3, [r2, #84]	@ 0x54
 8006efc:	e003      	b.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006efe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006f02:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006f06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006f12:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f14:	2300      	movs	r3, #0
 8006f16:	677b      	str	r3, [r7, #116]	@ 0x74
 8006f18:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	d034      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006f22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d003      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8006f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f30:	d007      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8006f32:	e011      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f34:	4b12      	ldr	r3, [pc, #72]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f38:	4a11      	ldr	r2, [pc, #68]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006f40:	e00e      	b.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006f42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f46:	3308      	adds	r3, #8
 8006f48:	2102      	movs	r1, #2
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f000 fcfa 	bl	8007944 <RCCEx_PLL2_Config>
 8006f50:	4603      	mov	r3, r0
 8006f52:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006f56:	e003      	b.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006f5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f60:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d10d      	bne.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006f68:	4b05      	ldr	r3, [pc, #20]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f6c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006f70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f76:	4a02      	ldr	r2, [pc, #8]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f78:	430b      	orrs	r3, r1
 8006f7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f7c:	e006      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8006f7e:	bf00      	nop
 8006f80:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f84:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006f88:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f94:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006f98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f9e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	d00c      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006fa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fac:	3328      	adds	r3, #40	@ 0x28
 8006fae:	2102      	movs	r1, #2
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f000 fd79 	bl	8007aa8 <RCCEx_PLL3_Config>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d002      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006fc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fca:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006fce:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006fd4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006fd8:	460b      	mov	r3, r1
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	d038      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006fde:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fea:	d018      	beq.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8006fec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ff0:	d811      	bhi.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8006ff2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ff6:	d014      	beq.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8006ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ffc:	d80b      	bhi.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d011      	beq.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8007002:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007006:	d106      	bne.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007008:	4bc3      	ldr	r3, [pc, #780]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800700a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800700c:	4ac2      	ldr	r2, [pc, #776]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800700e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007012:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007014:	e008      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800701c:	e004      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800701e:	bf00      	nop
 8007020:	e002      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007022:	bf00      	nop
 8007024:	e000      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007026:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007028:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800702c:	2b00      	cmp	r3, #0
 800702e:	d10b      	bne.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007030:	4bb9      	ldr	r3, [pc, #740]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007034:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007038:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800703c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007040:	4ab5      	ldr	r2, [pc, #724]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007042:	430b      	orrs	r3, r1
 8007044:	6553      	str	r3, [r2, #84]	@ 0x54
 8007046:	e003      	b.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007048:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800704c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007050:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007058:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800705c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800705e:	2300      	movs	r3, #0
 8007060:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007062:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007066:	460b      	mov	r3, r1
 8007068:	4313      	orrs	r3, r2
 800706a:	d009      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800706c:	4baa      	ldr	r3, [pc, #680]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800706e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007070:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007074:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007078:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800707a:	4aa7      	ldr	r2, [pc, #668]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800707c:	430b      	orrs	r3, r1
 800707e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007080:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007088:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800708c:	653b      	str	r3, [r7, #80]	@ 0x50
 800708e:	2300      	movs	r3, #0
 8007090:	657b      	str	r3, [r7, #84]	@ 0x54
 8007092:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007096:	460b      	mov	r3, r1
 8007098:	4313      	orrs	r3, r2
 800709a:	d009      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800709c:	4b9e      	ldr	r3, [pc, #632]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800709e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070a0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80070a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070aa:	4a9b      	ldr	r2, [pc, #620]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80070ac:	430b      	orrs	r3, r1
 80070ae:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80070b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80070bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070be:	2300      	movs	r3, #0
 80070c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070c2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80070c6:	460b      	mov	r3, r1
 80070c8:	4313      	orrs	r3, r2
 80070ca:	d009      	beq.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80070cc:	4b92      	ldr	r3, [pc, #584]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80070ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d0:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 80070d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070da:	4a8f      	ldr	r2, [pc, #572]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80070dc:	430b      	orrs	r3, r1
 80070de:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80070e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80070ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80070ee:	2300      	movs	r3, #0
 80070f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80070f2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80070f6:	460b      	mov	r3, r1
 80070f8:	4313      	orrs	r3, r2
 80070fa:	d00e      	beq.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80070fc:	4b86      	ldr	r3, [pc, #536]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	4a85      	ldr	r2, [pc, #532]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007102:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007106:	6113      	str	r3, [r2, #16]
 8007108:	4b83      	ldr	r3, [pc, #524]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800710a:	6919      	ldr	r1, [r3, #16]
 800710c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007110:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007114:	4a80      	ldr	r2, [pc, #512]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007116:	430b      	orrs	r3, r1
 8007118:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800711a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800711e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007122:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007126:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007128:	2300      	movs	r3, #0
 800712a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800712c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007130:	460b      	mov	r3, r1
 8007132:	4313      	orrs	r3, r2
 8007134:	d009      	beq.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007136:	4b78      	ldr	r3, [pc, #480]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800713a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800713e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007144:	4a74      	ldr	r2, [pc, #464]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007146:	430b      	orrs	r3, r1
 8007148:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800714a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800714e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007152:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007156:	633b      	str	r3, [r7, #48]	@ 0x30
 8007158:	2300      	movs	r3, #0
 800715a:	637b      	str	r3, [r7, #52]	@ 0x34
 800715c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007160:	460b      	mov	r3, r1
 8007162:	4313      	orrs	r3, r2
 8007164:	d00a      	beq.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007166:	4b6c      	ldr	r3, [pc, #432]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800716a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800716e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007176:	4a68      	ldr	r2, [pc, #416]	@ (8007318 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007178:	430b      	orrs	r3, r1
 800717a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800717c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007184:	2100      	movs	r1, #0
 8007186:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007188:	f003 0301 	and.w	r3, r3, #1
 800718c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800718e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007192:	460b      	mov	r3, r1
 8007194:	4313      	orrs	r3, r2
 8007196:	d011      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007198:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800719c:	3308      	adds	r3, #8
 800719e:	2100      	movs	r1, #0
 80071a0:	4618      	mov	r0, r3
 80071a2:	f000 fbcf 	bl	8007944 <RCCEx_PLL2_Config>
 80071a6:	4603      	mov	r3, r0
 80071a8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80071ac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d003      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071b4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80071b8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80071bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c4:	2100      	movs	r1, #0
 80071c6:	6239      	str	r1, [r7, #32]
 80071c8:	f003 0302 	and.w	r3, r3, #2
 80071cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80071ce:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80071d2:	460b      	mov	r3, r1
 80071d4:	4313      	orrs	r3, r2
 80071d6:	d011      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071dc:	3308      	adds	r3, #8
 80071de:	2101      	movs	r1, #1
 80071e0:	4618      	mov	r0, r3
 80071e2:	f000 fbaf 	bl	8007944 <RCCEx_PLL2_Config>
 80071e6:	4603      	mov	r3, r0
 80071e8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80071ec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d003      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071f4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80071f8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80071fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007204:	2100      	movs	r1, #0
 8007206:	61b9      	str	r1, [r7, #24]
 8007208:	f003 0304 	and.w	r3, r3, #4
 800720c:	61fb      	str	r3, [r7, #28]
 800720e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007212:	460b      	mov	r3, r1
 8007214:	4313      	orrs	r3, r2
 8007216:	d011      	beq.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007218:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800721c:	3308      	adds	r3, #8
 800721e:	2102      	movs	r1, #2
 8007220:	4618      	mov	r0, r3
 8007222:	f000 fb8f 	bl	8007944 <RCCEx_PLL2_Config>
 8007226:	4603      	mov	r3, r0
 8007228:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800722c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007230:	2b00      	cmp	r3, #0
 8007232:	d003      	beq.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007234:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007238:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800723c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007244:	2100      	movs	r1, #0
 8007246:	6139      	str	r1, [r7, #16]
 8007248:	f003 0308 	and.w	r3, r3, #8
 800724c:	617b      	str	r3, [r7, #20]
 800724e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007252:	460b      	mov	r3, r1
 8007254:	4313      	orrs	r3, r2
 8007256:	d011      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007258:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800725c:	3328      	adds	r3, #40	@ 0x28
 800725e:	2100      	movs	r1, #0
 8007260:	4618      	mov	r0, r3
 8007262:	f000 fc21 	bl	8007aa8 <RCCEx_PLL3_Config>
 8007266:	4603      	mov	r3, r0
 8007268:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 800726c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007270:	2b00      	cmp	r3, #0
 8007272:	d003      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007274:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007278:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800727c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007284:	2100      	movs	r1, #0
 8007286:	60b9      	str	r1, [r7, #8]
 8007288:	f003 0310 	and.w	r3, r3, #16
 800728c:	60fb      	str	r3, [r7, #12]
 800728e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007292:	460b      	mov	r3, r1
 8007294:	4313      	orrs	r3, r2
 8007296:	d011      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007298:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800729c:	3328      	adds	r3, #40	@ 0x28
 800729e:	2101      	movs	r1, #1
 80072a0:	4618      	mov	r0, r3
 80072a2:	f000 fc01 	bl	8007aa8 <RCCEx_PLL3_Config>
 80072a6:	4603      	mov	r3, r0
 80072a8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80072ac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d003      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072b4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80072b8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80072bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80072c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c4:	2100      	movs	r1, #0
 80072c6:	6039      	str	r1, [r7, #0]
 80072c8:	f003 0320 	and.w	r3, r3, #32
 80072cc:	607b      	str	r3, [r7, #4]
 80072ce:	e9d7 1200 	ldrd	r1, r2, [r7]
 80072d2:	460b      	mov	r3, r1
 80072d4:	4313      	orrs	r3, r2
 80072d6:	d011      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80072dc:	3328      	adds	r3, #40	@ 0x28
 80072de:	2102      	movs	r1, #2
 80072e0:	4618      	mov	r0, r3
 80072e2:	f000 fbe1 	bl	8007aa8 <RCCEx_PLL3_Config>
 80072e6:	4603      	mov	r3, r0
 80072e8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80072ec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d003      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072f4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80072f8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 80072fc:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8007300:	2b00      	cmp	r3, #0
 8007302:	d101      	bne.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8007304:	2300      	movs	r3, #0
 8007306:	e000      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
}
 800730a:	4618      	mov	r0, r3
 800730c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8007310:	46bd      	mov	sp, r7
 8007312:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007316:	bf00      	nop
 8007318:	58024400 	.word	0x58024400

0800731c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8007320:	f7fe fde2 	bl	8005ee8 <HAL_RCC_GetHCLKFreq>
 8007324:	4602      	mov	r2, r0
 8007326:	4b06      	ldr	r3, [pc, #24]	@ (8007340 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007328:	6a1b      	ldr	r3, [r3, #32]
 800732a:	091b      	lsrs	r3, r3, #4
 800732c:	f003 0307 	and.w	r3, r3, #7
 8007330:	4904      	ldr	r1, [pc, #16]	@ (8007344 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007332:	5ccb      	ldrb	r3, [r1, r3]
 8007334:	f003 031f 	and.w	r3, r3, #31
 8007338:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800733c:	4618      	mov	r0, r3
 800733e:	bd80      	pop	{r7, pc}
 8007340:	58024400 	.word	0x58024400
 8007344:	0800bb00 	.word	0x0800bb00

08007348 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007348:	b480      	push	{r7}
 800734a:	b089      	sub	sp, #36	@ 0x24
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007350:	4ba1      	ldr	r3, [pc, #644]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007354:	f003 0303 	and.w	r3, r3, #3
 8007358:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800735a:	4b9f      	ldr	r3, [pc, #636]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800735c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735e:	0b1b      	lsrs	r3, r3, #12
 8007360:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007364:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007366:	4b9c      	ldr	r3, [pc, #624]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800736a:	091b      	lsrs	r3, r3, #4
 800736c:	f003 0301 	and.w	r3, r3, #1
 8007370:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007372:	4b99      	ldr	r3, [pc, #612]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007376:	08db      	lsrs	r3, r3, #3
 8007378:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	fb02 f303 	mul.w	r3, r2, r3
 8007382:	ee07 3a90 	vmov	s15, r3
 8007386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800738a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	2b00      	cmp	r3, #0
 8007392:	f000 8111 	beq.w	80075b8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007396:	69bb      	ldr	r3, [r7, #24]
 8007398:	2b02      	cmp	r3, #2
 800739a:	f000 8083 	beq.w	80074a4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	2b02      	cmp	r3, #2
 80073a2:	f200 80a1 	bhi.w	80074e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d003      	beq.n	80073b4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d056      	beq.n	8007460 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80073b2:	e099      	b.n	80074e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80073b4:	4b88      	ldr	r3, [pc, #544]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d02d      	beq.n	800741c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80073c0:	4b85      	ldr	r3, [pc, #532]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	08db      	lsrs	r3, r3, #3
 80073c6:	f003 0303 	and.w	r3, r3, #3
 80073ca:	4a84      	ldr	r2, [pc, #528]	@ (80075dc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80073cc:	fa22 f303 	lsr.w	r3, r2, r3
 80073d0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	ee07 3a90 	vmov	s15, r3
 80073d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	ee07 3a90 	vmov	s15, r3
 80073e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073ea:	4b7b      	ldr	r3, [pc, #492]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073f2:	ee07 3a90 	vmov	s15, r3
 80073f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80073fe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80075e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007402:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007406:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800740a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800740e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007412:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007416:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800741a:	e087      	b.n	800752c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	ee07 3a90 	vmov	s15, r3
 8007422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007426:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80075e4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800742a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800742e:	4b6a      	ldr	r3, [pc, #424]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007432:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007436:	ee07 3a90 	vmov	s15, r3
 800743a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800743e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007442:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80075e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007446:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800744a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800744e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007452:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800745a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800745e:	e065      	b.n	800752c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	ee07 3a90 	vmov	s15, r3
 8007466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800746a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800746e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007472:	4b59      	ldr	r3, [pc, #356]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800747a:	ee07 3a90 	vmov	s15, r3
 800747e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007482:	ed97 6a03 	vldr	s12, [r7, #12]
 8007486:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80075e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800748a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800748e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007492:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007496:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800749a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800749e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074a2:	e043      	b.n	800752c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	ee07 3a90 	vmov	s15, r3
 80074aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80075ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80074b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074b6:	4b48      	ldr	r3, [pc, #288]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074be:	ee07 3a90 	vmov	s15, r3
 80074c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80074ca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80075e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80074ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074e6:	e021      	b.n	800752c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	ee07 3a90 	vmov	s15, r3
 80074ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074f2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80074f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074fa:	4b37      	ldr	r3, [pc, #220]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007502:	ee07 3a90 	vmov	s15, r3
 8007506:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800750a:	ed97 6a03 	vldr	s12, [r7, #12]
 800750e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80075e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007512:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007516:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800751a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800751e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007526:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800752a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800752c:	4b2a      	ldr	r3, [pc, #168]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800752e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007530:	0a5b      	lsrs	r3, r3, #9
 8007532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007536:	ee07 3a90 	vmov	s15, r3
 800753a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800753e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007542:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007546:	edd7 6a07 	vldr	s13, [r7, #28]
 800754a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800754e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007552:	ee17 2a90 	vmov	r2, s15
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800755a:	4b1f      	ldr	r3, [pc, #124]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800755c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800755e:	0c1b      	lsrs	r3, r3, #16
 8007560:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007564:	ee07 3a90 	vmov	s15, r3
 8007568:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800756c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007570:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007574:	edd7 6a07 	vldr	s13, [r7, #28]
 8007578:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800757c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007580:	ee17 2a90 	vmov	r2, s15
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007588:	4b13      	ldr	r3, [pc, #76]	@ (80075d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800758a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800758c:	0e1b      	lsrs	r3, r3, #24
 800758e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007592:	ee07 3a90 	vmov	s15, r3
 8007596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800759a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800759e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80075a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075ae:	ee17 2a90 	vmov	r2, s15
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80075b6:	e008      	b.n	80075ca <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	609a      	str	r2, [r3, #8]
}
 80075ca:	bf00      	nop
 80075cc:	3724      	adds	r7, #36	@ 0x24
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	58024400 	.word	0x58024400
 80075dc:	03d09000 	.word	0x03d09000
 80075e0:	46000000 	.word	0x46000000
 80075e4:	4c742400 	.word	0x4c742400
 80075e8:	4a742400 	.word	0x4a742400
 80075ec:	4af42400 	.word	0x4af42400

080075f0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b089      	sub	sp, #36	@ 0x24
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80075f8:	4ba1      	ldr	r3, [pc, #644]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075fc:	f003 0303 	and.w	r3, r3, #3
 8007600:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007602:	4b9f      	ldr	r3, [pc, #636]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007606:	0d1b      	lsrs	r3, r3, #20
 8007608:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800760c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800760e:	4b9c      	ldr	r3, [pc, #624]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007612:	0a1b      	lsrs	r3, r3, #8
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800761a:	4b99      	ldr	r3, [pc, #612]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800761c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800761e:	08db      	lsrs	r3, r3, #3
 8007620:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007624:	693a      	ldr	r2, [r7, #16]
 8007626:	fb02 f303 	mul.w	r3, r2, r3
 800762a:	ee07 3a90 	vmov	s15, r3
 800762e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007632:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	2b00      	cmp	r3, #0
 800763a:	f000 8111 	beq.w	8007860 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	2b02      	cmp	r3, #2
 8007642:	f000 8083 	beq.w	800774c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007646:	69bb      	ldr	r3, [r7, #24]
 8007648:	2b02      	cmp	r3, #2
 800764a:	f200 80a1 	bhi.w	8007790 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d003      	beq.n	800765c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007654:	69bb      	ldr	r3, [r7, #24]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d056      	beq.n	8007708 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800765a:	e099      	b.n	8007790 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800765c:	4b88      	ldr	r3, [pc, #544]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 0320 	and.w	r3, r3, #32
 8007664:	2b00      	cmp	r3, #0
 8007666:	d02d      	beq.n	80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007668:	4b85      	ldr	r3, [pc, #532]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	08db      	lsrs	r3, r3, #3
 800766e:	f003 0303 	and.w	r3, r3, #3
 8007672:	4a84      	ldr	r2, [pc, #528]	@ (8007884 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007674:	fa22 f303 	lsr.w	r3, r2, r3
 8007678:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	ee07 3a90 	vmov	s15, r3
 8007680:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	ee07 3a90 	vmov	s15, r3
 800768a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800768e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007692:	4b7b      	ldr	r3, [pc, #492]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800769a:	ee07 3a90 	vmov	s15, r3
 800769e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80076a6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007888 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80076aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076be:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80076c2:	e087      	b.n	80077d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	ee07 3a90 	vmov	s15, r3
 80076ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076ce:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800788c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80076d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076d6:	4b6a      	ldr	r3, [pc, #424]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076de:	ee07 3a90 	vmov	s15, r3
 80076e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80076ea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007888 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80076ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007702:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007706:	e065      	b.n	80077d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	ee07 3a90 	vmov	s15, r3
 800770e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007712:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800771a:	4b59      	ldr	r3, [pc, #356]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800771c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800771e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007722:	ee07 3a90 	vmov	s15, r3
 8007726:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800772a:	ed97 6a03 	vldr	s12, [r7, #12]
 800772e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007888 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007732:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007736:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800773a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800773e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007746:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800774a:	e043      	b.n	80077d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	ee07 3a90 	vmov	s15, r3
 8007752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007756:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007894 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800775a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800775e:	4b48      	ldr	r3, [pc, #288]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007766:	ee07 3a90 	vmov	s15, r3
 800776a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800776e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007772:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007888 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800777a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800777e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800778a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800778e:	e021      	b.n	80077d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	ee07 3a90 	vmov	s15, r3
 8007796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800779a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800779e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077a2:	4b37      	ldr	r3, [pc, #220]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077aa:	ee07 3a90 	vmov	s15, r3
 80077ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80077b6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007888 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80077ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077d2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80077d4:	4b2a      	ldr	r3, [pc, #168]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077d8:	0a5b      	lsrs	r3, r3, #9
 80077da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077de:	ee07 3a90 	vmov	s15, r3
 80077e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80077f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077fa:	ee17 2a90 	vmov	r2, s15
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007802:	4b1f      	ldr	r3, [pc, #124]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007806:	0c1b      	lsrs	r3, r3, #16
 8007808:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800780c:	ee07 3a90 	vmov	s15, r3
 8007810:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007814:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007818:	ee37 7a87 	vadd.f32	s14, s15, s14
 800781c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007820:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007824:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007828:	ee17 2a90 	vmov	r2, s15
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007830:	4b13      	ldr	r3, [pc, #76]	@ (8007880 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007834:	0e1b      	lsrs	r3, r3, #24
 8007836:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800783a:	ee07 3a90 	vmov	s15, r3
 800783e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007842:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007846:	ee37 7a87 	vadd.f32	s14, s15, s14
 800784a:	edd7 6a07 	vldr	s13, [r7, #28]
 800784e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007852:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007856:	ee17 2a90 	vmov	r2, s15
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800785e:	e008      	b.n	8007872 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2200      	movs	r2, #0
 8007870:	609a      	str	r2, [r3, #8]
}
 8007872:	bf00      	nop
 8007874:	3724      	adds	r7, #36	@ 0x24
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	58024400 	.word	0x58024400
 8007884:	03d09000 	.word	0x03d09000
 8007888:	46000000 	.word	0x46000000
 800788c:	4c742400 	.word	0x4c742400
 8007890:	4a742400 	.word	0x4a742400
 8007894:	4af42400 	.word	0x4af42400

08007898 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 80078a0:	4b26      	ldr	r3, [pc, #152]	@ (800793c <HAL_RCCEx_CRSConfig+0xa4>)
 80078a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078a6:	4a25      	ldr	r2, [pc, #148]	@ (800793c <HAL_RCCEx_CRSConfig+0xa4>)
 80078a8:	f043 0302 	orr.w	r3, r3, #2
 80078ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  __HAL_RCC_CRS_RELEASE_RESET();
 80078b0:	4b22      	ldr	r3, [pc, #136]	@ (800793c <HAL_RCCEx_CRSConfig+0xa4>)
 80078b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078b6:	4a21      	ldr	r2, [pc, #132]	@ (800793c <HAL_RCCEx_CRSConfig+0xa4>)
 80078b8:	f023 0302 	bic.w	r3, r3, #2
 80078bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 80078c0:	f7f9 fd16 	bl	80012f0 <HAL_GetREVID>
 80078c4:	4603      	mov	r3, r0
 80078c6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d80b      	bhi.n	80078e6 <HAL_RCCEx_CRSConfig+0x4e>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80078d6:	d106      	bne.n	80078e6 <HAL_RCCEx_CRSConfig+0x4e>
  {
    /* Use Rev.Y value of USB2 */
    value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]
 80078e4:	e008      	b.n	80078f8 <HAL_RCCEx_CRSConfig+0x60>
  }
  else
  {
    value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	431a      	orrs	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	60fb      	str	r3, [r7, #12]
  }
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	68fa      	ldr	r2, [r7, #12]
 80078fe:	4313      	orrs	r3, r2
 8007900:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	041b      	lsls	r3, r3, #16
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	4313      	orrs	r3, r2
 800790c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800790e:	4a0c      	ldr	r2, [pc, #48]	@ (8007940 <HAL_RCCEx_CRSConfig+0xa8>)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 8007914:	4b0a      	ldr	r3, [pc, #40]	@ (8007940 <HAL_RCCEx_CRSConfig+0xa8>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	695b      	ldr	r3, [r3, #20]
 8007920:	021b      	lsls	r3, r3, #8
 8007922:	4907      	ldr	r1, [pc, #28]	@ (8007940 <HAL_RCCEx_CRSConfig+0xa8>)
 8007924:	4313      	orrs	r3, r2
 8007926:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 8007928:	4b05      	ldr	r3, [pc, #20]	@ (8007940 <HAL_RCCEx_CRSConfig+0xa8>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a04      	ldr	r2, [pc, #16]	@ (8007940 <HAL_RCCEx_CRSConfig+0xa8>)
 800792e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007932:	6013      	str	r3, [r2, #0]
}
 8007934:	bf00      	nop
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	58024400 	.word	0x58024400
 8007940:	40008400 	.word	0x40008400

08007944 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800794e:	2300      	movs	r3, #0
 8007950:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007952:	4b53      	ldr	r3, [pc, #332]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007956:	f003 0303 	and.w	r3, r3, #3
 800795a:	2b03      	cmp	r3, #3
 800795c:	d101      	bne.n	8007962 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e099      	b.n	8007a96 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007962:	4b4f      	ldr	r3, [pc, #316]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a4e      	ldr	r2, [pc, #312]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007968:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800796c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800796e:	f7f9 fcb3 	bl	80012d8 <HAL_GetTick>
 8007972:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007974:	e008      	b.n	8007988 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007976:	f7f9 fcaf 	bl	80012d8 <HAL_GetTick>
 800797a:	4602      	mov	r2, r0
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	1ad3      	subs	r3, r2, r3
 8007980:	2b02      	cmp	r3, #2
 8007982:	d901      	bls.n	8007988 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007984:	2303      	movs	r3, #3
 8007986:	e086      	b.n	8007a96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007988:	4b45      	ldr	r3, [pc, #276]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1f0      	bne.n	8007976 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007994:	4b42      	ldr	r3, [pc, #264]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007998:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	031b      	lsls	r3, r3, #12
 80079a2:	493f      	ldr	r1, [pc, #252]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 80079a4:	4313      	orrs	r3, r2
 80079a6:	628b      	str	r3, [r1, #40]	@ 0x28
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	3b01      	subs	r3, #1
 80079ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	3b01      	subs	r3, #1
 80079b8:	025b      	lsls	r3, r3, #9
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	431a      	orrs	r2, r3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	041b      	lsls	r3, r3, #16
 80079c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80079ca:	431a      	orrs	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	691b      	ldr	r3, [r3, #16]
 80079d0:	3b01      	subs	r3, #1
 80079d2:	061b      	lsls	r3, r3, #24
 80079d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80079d8:	4931      	ldr	r1, [pc, #196]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 80079da:	4313      	orrs	r3, r2
 80079dc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80079de:	4b30      	ldr	r3, [pc, #192]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 80079e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	695b      	ldr	r3, [r3, #20]
 80079ea:	492d      	ldr	r1, [pc, #180]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 80079ec:	4313      	orrs	r3, r2
 80079ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80079f0:	4b2b      	ldr	r3, [pc, #172]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 80079f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f4:	f023 0220 	bic.w	r2, r3, #32
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	699b      	ldr	r3, [r3, #24]
 80079fc:	4928      	ldr	r1, [pc, #160]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 80079fe:	4313      	orrs	r3, r2
 8007a00:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007a02:	4b27      	ldr	r3, [pc, #156]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a06:	4a26      	ldr	r2, [pc, #152]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a08:	f023 0310 	bic.w	r3, r3, #16
 8007a0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007a0e:	4b24      	ldr	r3, [pc, #144]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a12:	4b24      	ldr	r3, [pc, #144]	@ (8007aa4 <RCCEx_PLL2_Config+0x160>)
 8007a14:	4013      	ands	r3, r2
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	69d2      	ldr	r2, [r2, #28]
 8007a1a:	00d2      	lsls	r2, r2, #3
 8007a1c:	4920      	ldr	r1, [pc, #128]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007a22:	4b1f      	ldr	r3, [pc, #124]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a26:	4a1e      	ldr	r2, [pc, #120]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a28:	f043 0310 	orr.w	r3, r3, #16
 8007a2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d106      	bne.n	8007a42 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007a34:	4b1a      	ldr	r3, [pc, #104]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a38:	4a19      	ldr	r2, [pc, #100]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a40:	e00f      	b.n	8007a62 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d106      	bne.n	8007a56 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007a48:	4b15      	ldr	r3, [pc, #84]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a4c:	4a14      	ldr	r2, [pc, #80]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a54:	e005      	b.n	8007a62 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007a56:	4b12      	ldr	r3, [pc, #72]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a5a:	4a11      	ldr	r2, [pc, #68]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007a62:	4b0f      	ldr	r3, [pc, #60]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a0e      	ldr	r2, [pc, #56]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a6e:	f7f9 fc33 	bl	80012d8 <HAL_GetTick>
 8007a72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007a74:	e008      	b.n	8007a88 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a76:	f7f9 fc2f 	bl	80012d8 <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d901      	bls.n	8007a88 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007a84:	2303      	movs	r3, #3
 8007a86:	e006      	b.n	8007a96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007a88:	4b05      	ldr	r3, [pc, #20]	@ (8007aa0 <RCCEx_PLL2_Config+0x15c>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d0f0      	beq.n	8007a76 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3710      	adds	r7, #16
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	58024400 	.word	0x58024400
 8007aa4:	ffff0007 	.word	0xffff0007

08007aa8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007ab6:	4b53      	ldr	r3, [pc, #332]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aba:	f003 0303 	and.w	r3, r3, #3
 8007abe:	2b03      	cmp	r3, #3
 8007ac0:	d101      	bne.n	8007ac6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e099      	b.n	8007bfa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007ac6:	4b4f      	ldr	r3, [pc, #316]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a4e      	ldr	r2, [pc, #312]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007acc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ad0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ad2:	f7f9 fc01 	bl	80012d8 <HAL_GetTick>
 8007ad6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007ad8:	e008      	b.n	8007aec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007ada:	f7f9 fbfd 	bl	80012d8 <HAL_GetTick>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d901      	bls.n	8007aec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007ae8:	2303      	movs	r3, #3
 8007aea:	e086      	b.n	8007bfa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007aec:	4b45      	ldr	r3, [pc, #276]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1f0      	bne.n	8007ada <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007af8:	4b42      	ldr	r3, [pc, #264]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007afc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	051b      	lsls	r3, r3, #20
 8007b06:	493f      	ldr	r1, [pc, #252]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	628b      	str	r3, [r1, #40]	@ 0x28
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	3b01      	subs	r3, #1
 8007b12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	025b      	lsls	r3, r3, #9
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	431a      	orrs	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	3b01      	subs	r3, #1
 8007b28:	041b      	lsls	r3, r3, #16
 8007b2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007b2e:	431a      	orrs	r2, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	691b      	ldr	r3, [r3, #16]
 8007b34:	3b01      	subs	r3, #1
 8007b36:	061b      	lsls	r3, r3, #24
 8007b38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007b3c:	4931      	ldr	r1, [pc, #196]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007b42:	4b30      	ldr	r3, [pc, #192]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b46:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	695b      	ldr	r3, [r3, #20]
 8007b4e:	492d      	ldr	r1, [pc, #180]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b50:	4313      	orrs	r3, r2
 8007b52:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007b54:	4b2b      	ldr	r3, [pc, #172]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b58:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	4928      	ldr	r1, [pc, #160]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b62:	4313      	orrs	r3, r2
 8007b64:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007b66:	4b27      	ldr	r3, [pc, #156]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b6a:	4a26      	ldr	r2, [pc, #152]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007b72:	4b24      	ldr	r3, [pc, #144]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b76:	4b24      	ldr	r3, [pc, #144]	@ (8007c08 <RCCEx_PLL3_Config+0x160>)
 8007b78:	4013      	ands	r3, r2
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	69d2      	ldr	r2, [r2, #28]
 8007b7e:	00d2      	lsls	r2, r2, #3
 8007b80:	4920      	ldr	r1, [pc, #128]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007b86:	4b1f      	ldr	r3, [pc, #124]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d106      	bne.n	8007ba6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007b98:	4b1a      	ldr	r3, [pc, #104]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b9c:	4a19      	ldr	r2, [pc, #100]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007b9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007ba2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ba4:	e00f      	b.n	8007bc6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d106      	bne.n	8007bba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007bac:	4b15      	ldr	r3, [pc, #84]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bb0:	4a14      	ldr	r2, [pc, #80]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007bb2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007bb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bb8:	e005      	b.n	8007bc6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007bba:	4b12      	ldr	r3, [pc, #72]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bbe:	4a11      	ldr	r2, [pc, #68]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007bc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a0e      	ldr	r2, [pc, #56]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bd2:	f7f9 fb81 	bl	80012d8 <HAL_GetTick>
 8007bd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007bd8:	e008      	b.n	8007bec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007bda:	f7f9 fb7d 	bl	80012d8 <HAL_GetTick>
 8007bde:	4602      	mov	r2, r0
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	1ad3      	subs	r3, r2, r3
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d901      	bls.n	8007bec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e006      	b.n	8007bfa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007bec:	4b05      	ldr	r3, [pc, #20]	@ (8007c04 <RCCEx_PLL3_Config+0x15c>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d0f0      	beq.n	8007bda <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop
 8007c04:	58024400 	.word	0x58024400
 8007c08:	ffff0007 	.word	0xffff0007

08007c0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b082      	sub	sp, #8
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d101      	bne.n	8007c1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e049      	b.n	8007cb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d106      	bne.n	8007c38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f7f9 f914 	bl	8000e60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2202      	movs	r2, #2
 8007c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	3304      	adds	r3, #4
 8007c48:	4619      	mov	r1, r3
 8007c4a:	4610      	mov	r0, r2
 8007c4c:	f000 f8a6 	bl	8007d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3708      	adds	r7, #8
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b085      	sub	sp, #20
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d001      	beq.n	8007cd4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e04c      	b.n	8007d6e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2202      	movs	r2, #2
 8007cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a26      	ldr	r2, [pc, #152]	@ (8007d7c <HAL_TIM_Base_Start+0xc0>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d022      	beq.n	8007d2c <HAL_TIM_Base_Start+0x70>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cee:	d01d      	beq.n	8007d2c <HAL_TIM_Base_Start+0x70>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a22      	ldr	r2, [pc, #136]	@ (8007d80 <HAL_TIM_Base_Start+0xc4>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d018      	beq.n	8007d2c <HAL_TIM_Base_Start+0x70>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a21      	ldr	r2, [pc, #132]	@ (8007d84 <HAL_TIM_Base_Start+0xc8>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d013      	beq.n	8007d2c <HAL_TIM_Base_Start+0x70>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a1f      	ldr	r2, [pc, #124]	@ (8007d88 <HAL_TIM_Base_Start+0xcc>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d00e      	beq.n	8007d2c <HAL_TIM_Base_Start+0x70>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a1e      	ldr	r2, [pc, #120]	@ (8007d8c <HAL_TIM_Base_Start+0xd0>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d009      	beq.n	8007d2c <HAL_TIM_Base_Start+0x70>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a1c      	ldr	r2, [pc, #112]	@ (8007d90 <HAL_TIM_Base_Start+0xd4>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d004      	beq.n	8007d2c <HAL_TIM_Base_Start+0x70>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a1b      	ldr	r2, [pc, #108]	@ (8007d94 <HAL_TIM_Base_Start+0xd8>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d115      	bne.n	8007d58 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	689a      	ldr	r2, [r3, #8]
 8007d32:	4b19      	ldr	r3, [pc, #100]	@ (8007d98 <HAL_TIM_Base_Start+0xdc>)
 8007d34:	4013      	ands	r3, r2
 8007d36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2b06      	cmp	r3, #6
 8007d3c:	d015      	beq.n	8007d6a <HAL_TIM_Base_Start+0xae>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d44:	d011      	beq.n	8007d6a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f042 0201 	orr.w	r2, r2, #1
 8007d54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d56:	e008      	b.n	8007d6a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f042 0201 	orr.w	r2, r2, #1
 8007d66:	601a      	str	r2, [r3, #0]
 8007d68:	e000      	b.n	8007d6c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d6a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d6c:	2300      	movs	r3, #0
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3714      	adds	r7, #20
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop
 8007d7c:	40010000 	.word	0x40010000
 8007d80:	40000400 	.word	0x40000400
 8007d84:	40000800 	.word	0x40000800
 8007d88:	40000c00 	.word	0x40000c00
 8007d8c:	40010400 	.word	0x40010400
 8007d90:	40001800 	.word	0x40001800
 8007d94:	40014000 	.word	0x40014000
 8007d98:	00010007 	.word	0x00010007

08007d9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a46      	ldr	r2, [pc, #280]	@ (8007ec8 <TIM_Base_SetConfig+0x12c>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d013      	beq.n	8007ddc <TIM_Base_SetConfig+0x40>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dba:	d00f      	beq.n	8007ddc <TIM_Base_SetConfig+0x40>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a43      	ldr	r2, [pc, #268]	@ (8007ecc <TIM_Base_SetConfig+0x130>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d00b      	beq.n	8007ddc <TIM_Base_SetConfig+0x40>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a42      	ldr	r2, [pc, #264]	@ (8007ed0 <TIM_Base_SetConfig+0x134>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d007      	beq.n	8007ddc <TIM_Base_SetConfig+0x40>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a41      	ldr	r2, [pc, #260]	@ (8007ed4 <TIM_Base_SetConfig+0x138>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d003      	beq.n	8007ddc <TIM_Base_SetConfig+0x40>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a40      	ldr	r2, [pc, #256]	@ (8007ed8 <TIM_Base_SetConfig+0x13c>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d108      	bne.n	8007dee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007de2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a35      	ldr	r2, [pc, #212]	@ (8007ec8 <TIM_Base_SetConfig+0x12c>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d01f      	beq.n	8007e36 <TIM_Base_SetConfig+0x9a>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dfc:	d01b      	beq.n	8007e36 <TIM_Base_SetConfig+0x9a>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a32      	ldr	r2, [pc, #200]	@ (8007ecc <TIM_Base_SetConfig+0x130>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d017      	beq.n	8007e36 <TIM_Base_SetConfig+0x9a>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a31      	ldr	r2, [pc, #196]	@ (8007ed0 <TIM_Base_SetConfig+0x134>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d013      	beq.n	8007e36 <TIM_Base_SetConfig+0x9a>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a30      	ldr	r2, [pc, #192]	@ (8007ed4 <TIM_Base_SetConfig+0x138>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d00f      	beq.n	8007e36 <TIM_Base_SetConfig+0x9a>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a2f      	ldr	r2, [pc, #188]	@ (8007ed8 <TIM_Base_SetConfig+0x13c>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d00b      	beq.n	8007e36 <TIM_Base_SetConfig+0x9a>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a2e      	ldr	r2, [pc, #184]	@ (8007edc <TIM_Base_SetConfig+0x140>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d007      	beq.n	8007e36 <TIM_Base_SetConfig+0x9a>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a2d      	ldr	r2, [pc, #180]	@ (8007ee0 <TIM_Base_SetConfig+0x144>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d003      	beq.n	8007e36 <TIM_Base_SetConfig+0x9a>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a2c      	ldr	r2, [pc, #176]	@ (8007ee4 <TIM_Base_SetConfig+0x148>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d108      	bne.n	8007e48 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	695b      	ldr	r3, [r3, #20]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	689a      	ldr	r2, [r3, #8]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a16      	ldr	r2, [pc, #88]	@ (8007ec8 <TIM_Base_SetConfig+0x12c>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d00f      	beq.n	8007e94 <TIM_Base_SetConfig+0xf8>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a18      	ldr	r2, [pc, #96]	@ (8007ed8 <TIM_Base_SetConfig+0x13c>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d00b      	beq.n	8007e94 <TIM_Base_SetConfig+0xf8>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a17      	ldr	r2, [pc, #92]	@ (8007edc <TIM_Base_SetConfig+0x140>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d007      	beq.n	8007e94 <TIM_Base_SetConfig+0xf8>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a16      	ldr	r2, [pc, #88]	@ (8007ee0 <TIM_Base_SetConfig+0x144>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d003      	beq.n	8007e94 <TIM_Base_SetConfig+0xf8>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a15      	ldr	r2, [pc, #84]	@ (8007ee4 <TIM_Base_SetConfig+0x148>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d103      	bne.n	8007e9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	691a      	ldr	r2, [r3, #16]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d105      	bne.n	8007eba <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	f023 0201 	bic.w	r2, r3, #1
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	611a      	str	r2, [r3, #16]
  }
}
 8007eba:	bf00      	nop
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	40010000 	.word	0x40010000
 8007ecc:	40000400 	.word	0x40000400
 8007ed0:	40000800 	.word	0x40000800
 8007ed4:	40000c00 	.word	0x40000c00
 8007ed8:	40010400 	.word	0x40010400
 8007edc:	40014000 	.word	0x40014000
 8007ee0:	40014400 	.word	0x40014400
 8007ee4:	40014800 	.word	0x40014800

08007ee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d101      	bne.n	8007f00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007efc:	2302      	movs	r3, #2
 8007efe:	e06d      	b.n	8007fdc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2201      	movs	r2, #1
 8007f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2202      	movs	r2, #2
 8007f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	689b      	ldr	r3, [r3, #8]
 8007f1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a30      	ldr	r2, [pc, #192]	@ (8007fe8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d004      	beq.n	8007f34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a2f      	ldr	r2, [pc, #188]	@ (8007fec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d108      	bne.n	8007f46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007f3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	68fa      	ldr	r2, [r7, #12]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a20      	ldr	r2, [pc, #128]	@ (8007fe8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d022      	beq.n	8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f72:	d01d      	beq.n	8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a1d      	ldr	r2, [pc, #116]	@ (8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d018      	beq.n	8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a1c      	ldr	r2, [pc, #112]	@ (8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d013      	beq.n	8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8007ff8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d00e      	beq.n	8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a15      	ldr	r2, [pc, #84]	@ (8007fec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d009      	beq.n	8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a16      	ldr	r2, [pc, #88]	@ (8007ffc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d004      	beq.n	8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a15      	ldr	r2, [pc, #84]	@ (8008000 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d10c      	bne.n	8007fca <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fb6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	68ba      	ldr	r2, [r7, #8]
 8007fc8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3714      	adds	r7, #20
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr
 8007fe8:	40010000 	.word	0x40010000
 8007fec:	40010400 	.word	0x40010400
 8007ff0:	40000400 	.word	0x40000400
 8007ff4:	40000800 	.word	0x40000800
 8007ff8:	40000c00 	.word	0x40000c00
 8007ffc:	40001800 	.word	0x40001800
 8008000:	40014000 	.word	0x40014000

08008004 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d101      	bne.n	8008016 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e042      	b.n	800809c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800801c:	2b00      	cmp	r3, #0
 800801e:	d106      	bne.n	800802e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2200      	movs	r2, #0
 8008024:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f7f8 ff3b 	bl	8000ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2224      	movs	r2, #36	@ 0x24
 8008032:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f022 0201 	bic.w	r2, r2, #1
 8008044:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800804a:	2b00      	cmp	r3, #0
 800804c:	d002      	beq.n	8008054 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f001 fb52 	bl	80096f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 fce3 	bl	8008a20 <UART_SetConfig>
 800805a:	4603      	mov	r3, r0
 800805c:	2b01      	cmp	r3, #1
 800805e:	d101      	bne.n	8008064 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e01b      	b.n	800809c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	685a      	ldr	r2, [r3, #4]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008072:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	689a      	ldr	r2, [r3, #8]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008082:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f042 0201 	orr.w	r2, r2, #1
 8008092:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f001 fbd1 	bl	800983c <UART_CheckIdleState>
 800809a:	4603      	mov	r3, r0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3708      	adds	r7, #8
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b08a      	sub	sp, #40	@ 0x28
 80080a8:	af02      	add	r7, sp, #8
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	603b      	str	r3, [r7, #0]
 80080b0:	4613      	mov	r3, r2
 80080b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080ba:	2b20      	cmp	r3, #32
 80080bc:	d17b      	bne.n	80081b6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d002      	beq.n	80080ca <HAL_UART_Transmit+0x26>
 80080c4:	88fb      	ldrh	r3, [r7, #6]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d101      	bne.n	80080ce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e074      	b.n	80081b8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2221      	movs	r2, #33	@ 0x21
 80080da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080de:	f7f9 f8fb 	bl	80012d8 <HAL_GetTick>
 80080e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	88fa      	ldrh	r2, [r7, #6]
 80080e8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	88fa      	ldrh	r2, [r7, #6]
 80080f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080fc:	d108      	bne.n	8008110 <HAL_UART_Transmit+0x6c>
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d104      	bne.n	8008110 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008106:	2300      	movs	r3, #0
 8008108:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	61bb      	str	r3, [r7, #24]
 800810e:	e003      	b.n	8008118 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008114:	2300      	movs	r3, #0
 8008116:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008118:	e030      	b.n	800817c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	2200      	movs	r2, #0
 8008122:	2180      	movs	r1, #128	@ 0x80
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	f001 fc33 	bl	8009990 <UART_WaitOnFlagUntilTimeout>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d005      	beq.n	800813c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2220      	movs	r2, #32
 8008134:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008138:	2303      	movs	r3, #3
 800813a:	e03d      	b.n	80081b8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800813c:	69fb      	ldr	r3, [r7, #28]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10b      	bne.n	800815a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	881b      	ldrh	r3, [r3, #0]
 8008146:	461a      	mov	r2, r3
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008150:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	3302      	adds	r3, #2
 8008156:	61bb      	str	r3, [r7, #24]
 8008158:	e007      	b.n	800816a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800815a:	69fb      	ldr	r3, [r7, #28]
 800815c:	781a      	ldrb	r2, [r3, #0]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008164:	69fb      	ldr	r3, [r7, #28]
 8008166:	3301      	adds	r3, #1
 8008168:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008170:	b29b      	uxth	r3, r3
 8008172:	3b01      	subs	r3, #1
 8008174:	b29a      	uxth	r2, r3
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008182:	b29b      	uxth	r3, r3
 8008184:	2b00      	cmp	r3, #0
 8008186:	d1c8      	bne.n	800811a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	9300      	str	r3, [sp, #0]
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	2200      	movs	r2, #0
 8008190:	2140      	movs	r1, #64	@ 0x40
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f001 fbfc 	bl	8009990 <UART_WaitOnFlagUntilTimeout>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	d005      	beq.n	80081aa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2220      	movs	r2, #32
 80081a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e006      	b.n	80081b8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2220      	movs	r2, #32
 80081ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80081b2:	2300      	movs	r3, #0
 80081b4:	e000      	b.n	80081b8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80081b6:	2302      	movs	r3, #2
  }
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3720      	adds	r7, #32
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}

080081c0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b08a      	sub	sp, #40	@ 0x28
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	4613      	mov	r3, r2
 80081cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081d4:	2b20      	cmp	r3, #32
 80081d6:	d137      	bne.n	8008248 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d002      	beq.n	80081e4 <HAL_UART_Receive_DMA+0x24>
 80081de:	88fb      	ldrh	r3, [r7, #6]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d101      	bne.n	80081e8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e030      	b.n	800824a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2200      	movs	r2, #0
 80081ec:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a18      	ldr	r2, [pc, #96]	@ (8008254 <HAL_UART_Receive_DMA+0x94>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d01f      	beq.n	8008238 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008202:	2b00      	cmp	r3, #0
 8008204:	d018      	beq.n	8008238 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	613b      	str	r3, [r7, #16]
   return(result);
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800821a:	627b      	str	r3, [r7, #36]	@ 0x24
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	461a      	mov	r2, r3
 8008222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008224:	623b      	str	r3, [r7, #32]
 8008226:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	69f9      	ldr	r1, [r7, #28]
 800822a:	6a3a      	ldr	r2, [r7, #32]
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	61bb      	str	r3, [r7, #24]
   return(result);
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e6      	bne.n	8008206 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008238:	88fb      	ldrh	r3, [r7, #6]
 800823a:	461a      	mov	r2, r3
 800823c:	68b9      	ldr	r1, [r7, #8]
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f001 fc14 	bl	8009a6c <UART_Start_Receive_DMA>
 8008244:	4603      	mov	r3, r0
 8008246:	e000      	b.n	800824a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008248:	2302      	movs	r3, #2
  }
}
 800824a:	4618      	mov	r0, r3
 800824c:	3728      	adds	r7, #40	@ 0x28
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	58000c00 	.word	0x58000c00

08008258 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b0ba      	sub	sp, #232	@ 0xe8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	69db      	ldr	r3, [r3, #28]
 8008266:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800827e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008282:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008286:	4013      	ands	r3, r2
 8008288:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800828c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008290:	2b00      	cmp	r3, #0
 8008292:	d11b      	bne.n	80082cc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008298:	f003 0320 	and.w	r3, r3, #32
 800829c:	2b00      	cmp	r3, #0
 800829e:	d015      	beq.n	80082cc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80082a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082a4:	f003 0320 	and.w	r3, r3, #32
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d105      	bne.n	80082b8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80082ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d009      	beq.n	80082cc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082bc:	2b00      	cmp	r3, #0
 80082be:	f000 8377 	beq.w	80089b0 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	4798      	blx	r3
      }
      return;
 80082ca:	e371      	b.n	80089b0 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80082cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	f000 8123 	beq.w	800851c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80082d6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80082da:	4b8d      	ldr	r3, [pc, #564]	@ (8008510 <HAL_UART_IRQHandler+0x2b8>)
 80082dc:	4013      	ands	r3, r2
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d106      	bne.n	80082f0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80082e2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80082e6:	4b8b      	ldr	r3, [pc, #556]	@ (8008514 <HAL_UART_IRQHandler+0x2bc>)
 80082e8:	4013      	ands	r3, r2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f000 8116 	beq.w	800851c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082f4:	f003 0301 	and.w	r3, r3, #1
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d011      	beq.n	8008320 <HAL_UART_IRQHandler+0xc8>
 80082fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00b      	beq.n	8008320 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	2201      	movs	r2, #1
 800830e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008316:	f043 0201 	orr.w	r2, r3, #1
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008324:	f003 0302 	and.w	r3, r3, #2
 8008328:	2b00      	cmp	r3, #0
 800832a:	d011      	beq.n	8008350 <HAL_UART_IRQHandler+0xf8>
 800832c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008330:	f003 0301 	and.w	r3, r3, #1
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00b      	beq.n	8008350 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2202      	movs	r2, #2
 800833e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008346:	f043 0204 	orr.w	r2, r3, #4
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008354:	f003 0304 	and.w	r3, r3, #4
 8008358:	2b00      	cmp	r3, #0
 800835a:	d011      	beq.n	8008380 <HAL_UART_IRQHandler+0x128>
 800835c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008360:	f003 0301 	and.w	r3, r3, #1
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00b      	beq.n	8008380 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2204      	movs	r2, #4
 800836e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008376:	f043 0202 	orr.w	r2, r3, #2
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008384:	f003 0308 	and.w	r3, r3, #8
 8008388:	2b00      	cmp	r3, #0
 800838a:	d017      	beq.n	80083bc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800838c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008390:	f003 0320 	and.w	r3, r3, #32
 8008394:	2b00      	cmp	r3, #0
 8008396:	d105      	bne.n	80083a4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008398:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800839c:	4b5c      	ldr	r3, [pc, #368]	@ (8008510 <HAL_UART_IRQHandler+0x2b8>)
 800839e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00b      	beq.n	80083bc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2208      	movs	r2, #8
 80083aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083b2:	f043 0208 	orr.w	r2, r3, #8
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80083bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d012      	beq.n	80083ee <HAL_UART_IRQHandler+0x196>
 80083c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d00c      	beq.n	80083ee <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083e4:	f043 0220 	orr.w	r2, r3, #32
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	f000 82dd 	beq.w	80089b4 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80083fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083fe:	f003 0320 	and.w	r3, r3, #32
 8008402:	2b00      	cmp	r3, #0
 8008404:	d013      	beq.n	800842e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008406:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800840a:	f003 0320 	and.w	r3, r3, #32
 800840e:	2b00      	cmp	r3, #0
 8008410:	d105      	bne.n	800841e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008412:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800841a:	2b00      	cmp	r3, #0
 800841c:	d007      	beq.n	800842e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008422:	2b00      	cmp	r3, #0
 8008424:	d003      	beq.n	800842e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008434:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	689b      	ldr	r3, [r3, #8]
 800843e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008442:	2b40      	cmp	r3, #64	@ 0x40
 8008444:	d005      	beq.n	8008452 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008446:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800844a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800844e:	2b00      	cmp	r3, #0
 8008450:	d054      	beq.n	80084fc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f001 fbf2 	bl	8009c3c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008462:	2b40      	cmp	r3, #64	@ 0x40
 8008464:	d146      	bne.n	80084f4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	3308      	adds	r3, #8
 800846c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008470:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008474:	e853 3f00 	ldrex	r3, [r3]
 8008478:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800847c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008484:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	3308      	adds	r3, #8
 800848e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008492:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008496:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800849e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80084a2:	e841 2300 	strex	r3, r2, [r1]
 80084a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d1d9      	bne.n	8008466 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d017      	beq.n	80084ec <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084c2:	4a15      	ldr	r2, [pc, #84]	@ (8008518 <HAL_UART_IRQHandler+0x2c0>)
 80084c4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084cc:	4618      	mov	r0, r3
 80084ce:	f7fa fc63 	bl	8002d98 <HAL_DMA_Abort_IT>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d019      	beq.n	800850c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80084e6:	4610      	mov	r0, r2
 80084e8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084ea:	e00f      	b.n	800850c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f000 fa81 	bl	80089f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084f2:	e00b      	b.n	800850c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 fa7d 	bl	80089f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084fa:	e007      	b.n	800850c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fa79 	bl	80089f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800850a:	e253      	b.n	80089b4 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800850c:	bf00      	nop
    return;
 800850e:	e251      	b.n	80089b4 <HAL_UART_IRQHandler+0x75c>
 8008510:	10000001 	.word	0x10000001
 8008514:	04000120 	.word	0x04000120
 8008518:	08009eef 	.word	0x08009eef

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008520:	2b01      	cmp	r3, #1
 8008522:	f040 81e7 	bne.w	80088f4 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800852a:	f003 0310 	and.w	r3, r3, #16
 800852e:	2b00      	cmp	r3, #0
 8008530:	f000 81e0 	beq.w	80088f4 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008534:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008538:	f003 0310 	and.w	r3, r3, #16
 800853c:	2b00      	cmp	r3, #0
 800853e:	f000 81d9 	beq.w	80088f4 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2210      	movs	r2, #16
 8008548:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008554:	2b40      	cmp	r3, #64	@ 0x40
 8008556:	f040 8151 	bne.w	80087fc <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a96      	ldr	r2, [pc, #600]	@ (80087bc <HAL_UART_IRQHandler+0x564>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d068      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a93      	ldr	r2, [pc, #588]	@ (80087c0 <HAL_UART_IRQHandler+0x568>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d061      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a91      	ldr	r2, [pc, #580]	@ (80087c4 <HAL_UART_IRQHandler+0x56c>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d05a      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a8e      	ldr	r2, [pc, #568]	@ (80087c8 <HAL_UART_IRQHandler+0x570>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d053      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a8c      	ldr	r2, [pc, #560]	@ (80087cc <HAL_UART_IRQHandler+0x574>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d04c      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a89      	ldr	r2, [pc, #548]	@ (80087d0 <HAL_UART_IRQHandler+0x578>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d045      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a87      	ldr	r2, [pc, #540]	@ (80087d4 <HAL_UART_IRQHandler+0x57c>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d03e      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a84      	ldr	r2, [pc, #528]	@ (80087d8 <HAL_UART_IRQHandler+0x580>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d037      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a82      	ldr	r2, [pc, #520]	@ (80087dc <HAL_UART_IRQHandler+0x584>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d030      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a7f      	ldr	r2, [pc, #508]	@ (80087e0 <HAL_UART_IRQHandler+0x588>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d029      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a7d      	ldr	r2, [pc, #500]	@ (80087e4 <HAL_UART_IRQHandler+0x58c>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d022      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a7a      	ldr	r2, [pc, #488]	@ (80087e8 <HAL_UART_IRQHandler+0x590>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d01b      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a78      	ldr	r2, [pc, #480]	@ (80087ec <HAL_UART_IRQHandler+0x594>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d014      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a75      	ldr	r2, [pc, #468]	@ (80087f0 <HAL_UART_IRQHandler+0x598>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d00d      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a73      	ldr	r2, [pc, #460]	@ (80087f4 <HAL_UART_IRQHandler+0x59c>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d006      	beq.n	800863a <HAL_UART_IRQHandler+0x3e2>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a70      	ldr	r2, [pc, #448]	@ (80087f8 <HAL_UART_IRQHandler+0x5a0>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d106      	bne.n	8008648 <HAL_UART_IRQHandler+0x3f0>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	b29b      	uxth	r3, r3
 8008646:	e005      	b.n	8008654 <HAL_UART_IRQHandler+0x3fc>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	b29b      	uxth	r3, r3
 8008654:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008658:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800865c:	2b00      	cmp	r3, #0
 800865e:	f000 81ab 	beq.w	80089b8 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008668:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800866c:	429a      	cmp	r2, r3
 800866e:	f080 81a3 	bcs.w	80089b8 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008678:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008682:	69db      	ldr	r3, [r3, #28]
 8008684:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008688:	f000 8087 	beq.w	800879a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008694:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008698:	e853 3f00 	ldrex	r3, [r3]
 800869c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80086a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80086a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	461a      	mov	r2, r3
 80086b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80086ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80086c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80086c6:	e841 2300 	strex	r3, r2, [r1]
 80086ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80086ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1da      	bne.n	800868c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	3308      	adds	r3, #8
 80086dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086e0:	e853 3f00 	ldrex	r3, [r3]
 80086e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80086e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086e8:	f023 0301 	bic.w	r3, r3, #1
 80086ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	3308      	adds	r3, #8
 80086f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80086fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80086fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008700:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008702:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008706:	e841 2300 	strex	r3, r2, [r1]
 800870a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800870c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1e1      	bne.n	80086d6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3308      	adds	r3, #8
 8008718:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008722:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008724:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008728:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	3308      	adds	r3, #8
 8008732:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008736:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008738:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800873c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800873e:	e841 2300 	strex	r3, r2, [r1]
 8008742:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008744:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1e3      	bne.n	8008712 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2220      	movs	r2, #32
 800874e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2200      	movs	r2, #0
 8008756:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008760:	e853 3f00 	ldrex	r3, [r3]
 8008764:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008766:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008768:	f023 0310 	bic.w	r3, r3, #16
 800876c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	461a      	mov	r2, r3
 8008776:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800877a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800877c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008780:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008782:	e841 2300 	strex	r3, r2, [r1]
 8008786:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800878a:	2b00      	cmp	r3, #0
 800878c:	d1e4      	bne.n	8008758 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008794:	4618      	mov	r0, r3
 8008796:	f7f9 ffe1 	bl	800275c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2202      	movs	r2, #2
 800879e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	1ad3      	subs	r3, r2, r3
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	4619      	mov	r1, r3
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 f927 	bl	8008a08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087ba:	e0fd      	b.n	80089b8 <HAL_UART_IRQHandler+0x760>
 80087bc:	40020010 	.word	0x40020010
 80087c0:	40020028 	.word	0x40020028
 80087c4:	40020040 	.word	0x40020040
 80087c8:	40020058 	.word	0x40020058
 80087cc:	40020070 	.word	0x40020070
 80087d0:	40020088 	.word	0x40020088
 80087d4:	400200a0 	.word	0x400200a0
 80087d8:	400200b8 	.word	0x400200b8
 80087dc:	40020410 	.word	0x40020410
 80087e0:	40020428 	.word	0x40020428
 80087e4:	40020440 	.word	0x40020440
 80087e8:	40020458 	.word	0x40020458
 80087ec:	40020470 	.word	0x40020470
 80087f0:	40020488 	.word	0x40020488
 80087f4:	400204a0 	.word	0x400204a0
 80087f8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008808:	b29b      	uxth	r3, r3
 800880a:	1ad3      	subs	r3, r2, r3
 800880c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008816:	b29b      	uxth	r3, r3
 8008818:	2b00      	cmp	r3, #0
 800881a:	f000 80cf 	beq.w	80089bc <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800881e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 80ca 	beq.w	80089bc <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008830:	e853 3f00 	ldrex	r3, [r3]
 8008834:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008838:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800883c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	461a      	mov	r2, r3
 8008846:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800884a:	647b      	str	r3, [r7, #68]	@ 0x44
 800884c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008850:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008852:	e841 2300 	strex	r3, r2, [r1]
 8008856:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1e4      	bne.n	8008828 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	3308      	adds	r3, #8
 8008864:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008868:	e853 3f00 	ldrex	r3, [r3]
 800886c:	623b      	str	r3, [r7, #32]
   return(result);
 800886e:	6a3a      	ldr	r2, [r7, #32]
 8008870:	4b55      	ldr	r3, [pc, #340]	@ (80089c8 <HAL_UART_IRQHandler+0x770>)
 8008872:	4013      	ands	r3, r2
 8008874:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	3308      	adds	r3, #8
 800887e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008882:	633a      	str	r2, [r7, #48]	@ 0x30
 8008884:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008886:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008888:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800888a:	e841 2300 	strex	r3, r2, [r1]
 800888e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1e3      	bne.n	800885e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2220      	movs	r2, #32
 800889a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	e853 3f00 	ldrex	r3, [r3]
 80088b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f023 0310 	bic.w	r3, r3, #16
 80088be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	461a      	mov	r2, r3
 80088c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80088cc:	61fb      	str	r3, [r7, #28]
 80088ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d0:	69b9      	ldr	r1, [r7, #24]
 80088d2:	69fa      	ldr	r2, [r7, #28]
 80088d4:	e841 2300 	strex	r3, r2, [r1]
 80088d8:	617b      	str	r3, [r7, #20]
   return(result);
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d1e4      	bne.n	80088aa <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2202      	movs	r2, #2
 80088e4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088ea:	4619      	mov	r1, r3
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 f88b 	bl	8008a08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088f2:	e063      	b.n	80089bc <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80088f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00e      	beq.n	800891e <HAL_UART_IRQHandler+0x6c6>
 8008900:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008904:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008908:	2b00      	cmp	r3, #0
 800890a:	d008      	beq.n	800891e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008914:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f001 fb2a 	bl	8009f70 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800891c:	e051      	b.n	80089c2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800891e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008926:	2b00      	cmp	r3, #0
 8008928:	d014      	beq.n	8008954 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800892a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800892e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008932:	2b00      	cmp	r3, #0
 8008934:	d105      	bne.n	8008942 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008936:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800893a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800893e:	2b00      	cmp	r3, #0
 8008940:	d008      	beq.n	8008954 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008946:	2b00      	cmp	r3, #0
 8008948:	d03a      	beq.n	80089c0 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	4798      	blx	r3
    }
    return;
 8008952:	e035      	b.n	80089c0 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800895c:	2b00      	cmp	r3, #0
 800895e:	d009      	beq.n	8008974 <HAL_UART_IRQHandler+0x71c>
 8008960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008968:	2b00      	cmp	r3, #0
 800896a:	d003      	beq.n	8008974 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f001 fad4 	bl	8009f1a <UART_EndTransmit_IT>
    return;
 8008972:	e026      	b.n	80089c2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008978:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800897c:	2b00      	cmp	r3, #0
 800897e:	d009      	beq.n	8008994 <HAL_UART_IRQHandler+0x73c>
 8008980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008984:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008988:	2b00      	cmp	r3, #0
 800898a:	d003      	beq.n	8008994 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f001 fb03 	bl	8009f98 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008992:	e016      	b.n	80089c2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008998:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800899c:	2b00      	cmp	r3, #0
 800899e:	d010      	beq.n	80089c2 <HAL_UART_IRQHandler+0x76a>
 80089a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	da0c      	bge.n	80089c2 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f001 faeb 	bl	8009f84 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089ae:	e008      	b.n	80089c2 <HAL_UART_IRQHandler+0x76a>
      return;
 80089b0:	bf00      	nop
 80089b2:	e006      	b.n	80089c2 <HAL_UART_IRQHandler+0x76a>
    return;
 80089b4:	bf00      	nop
 80089b6:	e004      	b.n	80089c2 <HAL_UART_IRQHandler+0x76a>
      return;
 80089b8:	bf00      	nop
 80089ba:	e002      	b.n	80089c2 <HAL_UART_IRQHandler+0x76a>
      return;
 80089bc:	bf00      	nop
 80089be:	e000      	b.n	80089c2 <HAL_UART_IRQHandler+0x76a>
    return;
 80089c0:	bf00      	nop
  }
}
 80089c2:	37e8      	adds	r7, #232	@ 0xe8
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}
 80089c8:	effffffe 	.word	0xeffffffe

080089cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b083      	sub	sp, #12
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80089d4:	bf00      	nop
 80089d6:	370c      	adds	r7, #12
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80089e8:	bf00      	nop
 80089ea:	370c      	adds	r7, #12
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b083      	sub	sp, #12
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80089fc:	bf00      	nop
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b083      	sub	sp, #12
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	460b      	mov	r3, r1
 8008a12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a24:	b092      	sub	sp, #72	@ 0x48
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	689a      	ldr	r2, [r3, #8]
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	691b      	ldr	r3, [r3, #16]
 8008a38:	431a      	orrs	r2, r3
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	695b      	ldr	r3, [r3, #20]
 8008a3e:	431a      	orrs	r2, r3
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	69db      	ldr	r3, [r3, #28]
 8008a44:	4313      	orrs	r3, r2
 8008a46:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	4bbe      	ldr	r3, [pc, #760]	@ (8008d48 <UART_SetConfig+0x328>)
 8008a50:	4013      	ands	r3, r2
 8008a52:	697a      	ldr	r2, [r7, #20]
 8008a54:	6812      	ldr	r2, [r2, #0]
 8008a56:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a58:	430b      	orrs	r3, r1
 8008a5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	68da      	ldr	r2, [r3, #12]
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	430a      	orrs	r2, r1
 8008a70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	699b      	ldr	r3, [r3, #24]
 8008a76:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4ab3      	ldr	r2, [pc, #716]	@ (8008d4c <UART_SetConfig+0x32c>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d004      	beq.n	8008a8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	6a1b      	ldr	r3, [r3, #32]
 8008a86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	689a      	ldr	r2, [r3, #8]
 8008a92:	4baf      	ldr	r3, [pc, #700]	@ (8008d50 <UART_SetConfig+0x330>)
 8008a94:	4013      	ands	r3, r2
 8008a96:	697a      	ldr	r2, [r7, #20]
 8008a98:	6812      	ldr	r2, [r2, #0]
 8008a9a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a9c:	430b      	orrs	r3, r1
 8008a9e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa6:	f023 010f 	bic.w	r1, r3, #15
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4aa6      	ldr	r2, [pc, #664]	@ (8008d54 <UART_SetConfig+0x334>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d177      	bne.n	8008bb0 <UART_SetConfig+0x190>
 8008ac0:	4ba5      	ldr	r3, [pc, #660]	@ (8008d58 <UART_SetConfig+0x338>)
 8008ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ac4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ac8:	2b28      	cmp	r3, #40	@ 0x28
 8008aca:	d86d      	bhi.n	8008ba8 <UART_SetConfig+0x188>
 8008acc:	a201      	add	r2, pc, #4	@ (adr r2, 8008ad4 <UART_SetConfig+0xb4>)
 8008ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad2:	bf00      	nop
 8008ad4:	08008b79 	.word	0x08008b79
 8008ad8:	08008ba9 	.word	0x08008ba9
 8008adc:	08008ba9 	.word	0x08008ba9
 8008ae0:	08008ba9 	.word	0x08008ba9
 8008ae4:	08008ba9 	.word	0x08008ba9
 8008ae8:	08008ba9 	.word	0x08008ba9
 8008aec:	08008ba9 	.word	0x08008ba9
 8008af0:	08008ba9 	.word	0x08008ba9
 8008af4:	08008b81 	.word	0x08008b81
 8008af8:	08008ba9 	.word	0x08008ba9
 8008afc:	08008ba9 	.word	0x08008ba9
 8008b00:	08008ba9 	.word	0x08008ba9
 8008b04:	08008ba9 	.word	0x08008ba9
 8008b08:	08008ba9 	.word	0x08008ba9
 8008b0c:	08008ba9 	.word	0x08008ba9
 8008b10:	08008ba9 	.word	0x08008ba9
 8008b14:	08008b89 	.word	0x08008b89
 8008b18:	08008ba9 	.word	0x08008ba9
 8008b1c:	08008ba9 	.word	0x08008ba9
 8008b20:	08008ba9 	.word	0x08008ba9
 8008b24:	08008ba9 	.word	0x08008ba9
 8008b28:	08008ba9 	.word	0x08008ba9
 8008b2c:	08008ba9 	.word	0x08008ba9
 8008b30:	08008ba9 	.word	0x08008ba9
 8008b34:	08008b91 	.word	0x08008b91
 8008b38:	08008ba9 	.word	0x08008ba9
 8008b3c:	08008ba9 	.word	0x08008ba9
 8008b40:	08008ba9 	.word	0x08008ba9
 8008b44:	08008ba9 	.word	0x08008ba9
 8008b48:	08008ba9 	.word	0x08008ba9
 8008b4c:	08008ba9 	.word	0x08008ba9
 8008b50:	08008ba9 	.word	0x08008ba9
 8008b54:	08008b99 	.word	0x08008b99
 8008b58:	08008ba9 	.word	0x08008ba9
 8008b5c:	08008ba9 	.word	0x08008ba9
 8008b60:	08008ba9 	.word	0x08008ba9
 8008b64:	08008ba9 	.word	0x08008ba9
 8008b68:	08008ba9 	.word	0x08008ba9
 8008b6c:	08008ba9 	.word	0x08008ba9
 8008b70:	08008ba9 	.word	0x08008ba9
 8008b74:	08008ba1 	.word	0x08008ba1
 8008b78:	2301      	movs	r3, #1
 8008b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b7e:	e326      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008b80:	2304      	movs	r3, #4
 8008b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b86:	e322      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008b88:	2308      	movs	r3, #8
 8008b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b8e:	e31e      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008b90:	2310      	movs	r3, #16
 8008b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b96:	e31a      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008b98:	2320      	movs	r3, #32
 8008b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b9e:	e316      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ba0:	2340      	movs	r3, #64	@ 0x40
 8008ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ba6:	e312      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ba8:	2380      	movs	r3, #128	@ 0x80
 8008baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bae:	e30e      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a69      	ldr	r2, [pc, #420]	@ (8008d5c <UART_SetConfig+0x33c>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d130      	bne.n	8008c1c <UART_SetConfig+0x1fc>
 8008bba:	4b67      	ldr	r3, [pc, #412]	@ (8008d58 <UART_SetConfig+0x338>)
 8008bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bbe:	f003 0307 	and.w	r3, r3, #7
 8008bc2:	2b05      	cmp	r3, #5
 8008bc4:	d826      	bhi.n	8008c14 <UART_SetConfig+0x1f4>
 8008bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8008bcc <UART_SetConfig+0x1ac>)
 8008bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bcc:	08008be5 	.word	0x08008be5
 8008bd0:	08008bed 	.word	0x08008bed
 8008bd4:	08008bf5 	.word	0x08008bf5
 8008bd8:	08008bfd 	.word	0x08008bfd
 8008bdc:	08008c05 	.word	0x08008c05
 8008be0:	08008c0d 	.word	0x08008c0d
 8008be4:	2300      	movs	r3, #0
 8008be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bea:	e2f0      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008bec:	2304      	movs	r3, #4
 8008bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bf2:	e2ec      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008bf4:	2308      	movs	r3, #8
 8008bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bfa:	e2e8      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008bfc:	2310      	movs	r3, #16
 8008bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c02:	e2e4      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c04:	2320      	movs	r3, #32
 8008c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c0a:	e2e0      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c0c:	2340      	movs	r3, #64	@ 0x40
 8008c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c12:	e2dc      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c14:	2380      	movs	r3, #128	@ 0x80
 8008c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c1a:	e2d8      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a4f      	ldr	r2, [pc, #316]	@ (8008d60 <UART_SetConfig+0x340>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d130      	bne.n	8008c88 <UART_SetConfig+0x268>
 8008c26:	4b4c      	ldr	r3, [pc, #304]	@ (8008d58 <UART_SetConfig+0x338>)
 8008c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c2a:	f003 0307 	and.w	r3, r3, #7
 8008c2e:	2b05      	cmp	r3, #5
 8008c30:	d826      	bhi.n	8008c80 <UART_SetConfig+0x260>
 8008c32:	a201      	add	r2, pc, #4	@ (adr r2, 8008c38 <UART_SetConfig+0x218>)
 8008c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c38:	08008c51 	.word	0x08008c51
 8008c3c:	08008c59 	.word	0x08008c59
 8008c40:	08008c61 	.word	0x08008c61
 8008c44:	08008c69 	.word	0x08008c69
 8008c48:	08008c71 	.word	0x08008c71
 8008c4c:	08008c79 	.word	0x08008c79
 8008c50:	2300      	movs	r3, #0
 8008c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c56:	e2ba      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c58:	2304      	movs	r3, #4
 8008c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c5e:	e2b6      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c60:	2308      	movs	r3, #8
 8008c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c66:	e2b2      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c68:	2310      	movs	r3, #16
 8008c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c6e:	e2ae      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c70:	2320      	movs	r3, #32
 8008c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c76:	e2aa      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c78:	2340      	movs	r3, #64	@ 0x40
 8008c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c7e:	e2a6      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c80:	2380      	movs	r3, #128	@ 0x80
 8008c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c86:	e2a2      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a35      	ldr	r2, [pc, #212]	@ (8008d64 <UART_SetConfig+0x344>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d130      	bne.n	8008cf4 <UART_SetConfig+0x2d4>
 8008c92:	4b31      	ldr	r3, [pc, #196]	@ (8008d58 <UART_SetConfig+0x338>)
 8008c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c96:	f003 0307 	and.w	r3, r3, #7
 8008c9a:	2b05      	cmp	r3, #5
 8008c9c:	d826      	bhi.n	8008cec <UART_SetConfig+0x2cc>
 8008c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008ca4 <UART_SetConfig+0x284>)
 8008ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca4:	08008cbd 	.word	0x08008cbd
 8008ca8:	08008cc5 	.word	0x08008cc5
 8008cac:	08008ccd 	.word	0x08008ccd
 8008cb0:	08008cd5 	.word	0x08008cd5
 8008cb4:	08008cdd 	.word	0x08008cdd
 8008cb8:	08008ce5 	.word	0x08008ce5
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cc2:	e284      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008cc4:	2304      	movs	r3, #4
 8008cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cca:	e280      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ccc:	2308      	movs	r3, #8
 8008cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cd2:	e27c      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008cd4:	2310      	movs	r3, #16
 8008cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cda:	e278      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008cdc:	2320      	movs	r3, #32
 8008cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ce2:	e274      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ce4:	2340      	movs	r3, #64	@ 0x40
 8008ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cea:	e270      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008cec:	2380      	movs	r3, #128	@ 0x80
 8008cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cf2:	e26c      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8008d68 <UART_SetConfig+0x348>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d142      	bne.n	8008d84 <UART_SetConfig+0x364>
 8008cfe:	4b16      	ldr	r3, [pc, #88]	@ (8008d58 <UART_SetConfig+0x338>)
 8008d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d02:	f003 0307 	and.w	r3, r3, #7
 8008d06:	2b05      	cmp	r3, #5
 8008d08:	d838      	bhi.n	8008d7c <UART_SetConfig+0x35c>
 8008d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d10 <UART_SetConfig+0x2f0>)
 8008d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d10:	08008d29 	.word	0x08008d29
 8008d14:	08008d31 	.word	0x08008d31
 8008d18:	08008d39 	.word	0x08008d39
 8008d1c:	08008d41 	.word	0x08008d41
 8008d20:	08008d6d 	.word	0x08008d6d
 8008d24:	08008d75 	.word	0x08008d75
 8008d28:	2300      	movs	r3, #0
 8008d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d2e:	e24e      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008d30:	2304      	movs	r3, #4
 8008d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d36:	e24a      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008d38:	2308      	movs	r3, #8
 8008d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d3e:	e246      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008d40:	2310      	movs	r3, #16
 8008d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d46:	e242      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008d48:	cfff69f3 	.word	0xcfff69f3
 8008d4c:	58000c00 	.word	0x58000c00
 8008d50:	11fff4ff 	.word	0x11fff4ff
 8008d54:	40011000 	.word	0x40011000
 8008d58:	58024400 	.word	0x58024400
 8008d5c:	40004400 	.word	0x40004400
 8008d60:	40004800 	.word	0x40004800
 8008d64:	40004c00 	.word	0x40004c00
 8008d68:	40005000 	.word	0x40005000
 8008d6c:	2320      	movs	r3, #32
 8008d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d72:	e22c      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008d74:	2340      	movs	r3, #64	@ 0x40
 8008d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d7a:	e228      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008d7c:	2380      	movs	r3, #128	@ 0x80
 8008d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d82:	e224      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4ab1      	ldr	r2, [pc, #708]	@ (8009050 <UART_SetConfig+0x630>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d176      	bne.n	8008e7c <UART_SetConfig+0x45c>
 8008d8e:	4bb1      	ldr	r3, [pc, #708]	@ (8009054 <UART_SetConfig+0x634>)
 8008d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d96:	2b28      	cmp	r3, #40	@ 0x28
 8008d98:	d86c      	bhi.n	8008e74 <UART_SetConfig+0x454>
 8008d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008da0 <UART_SetConfig+0x380>)
 8008d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da0:	08008e45 	.word	0x08008e45
 8008da4:	08008e75 	.word	0x08008e75
 8008da8:	08008e75 	.word	0x08008e75
 8008dac:	08008e75 	.word	0x08008e75
 8008db0:	08008e75 	.word	0x08008e75
 8008db4:	08008e75 	.word	0x08008e75
 8008db8:	08008e75 	.word	0x08008e75
 8008dbc:	08008e75 	.word	0x08008e75
 8008dc0:	08008e4d 	.word	0x08008e4d
 8008dc4:	08008e75 	.word	0x08008e75
 8008dc8:	08008e75 	.word	0x08008e75
 8008dcc:	08008e75 	.word	0x08008e75
 8008dd0:	08008e75 	.word	0x08008e75
 8008dd4:	08008e75 	.word	0x08008e75
 8008dd8:	08008e75 	.word	0x08008e75
 8008ddc:	08008e75 	.word	0x08008e75
 8008de0:	08008e55 	.word	0x08008e55
 8008de4:	08008e75 	.word	0x08008e75
 8008de8:	08008e75 	.word	0x08008e75
 8008dec:	08008e75 	.word	0x08008e75
 8008df0:	08008e75 	.word	0x08008e75
 8008df4:	08008e75 	.word	0x08008e75
 8008df8:	08008e75 	.word	0x08008e75
 8008dfc:	08008e75 	.word	0x08008e75
 8008e00:	08008e5d 	.word	0x08008e5d
 8008e04:	08008e75 	.word	0x08008e75
 8008e08:	08008e75 	.word	0x08008e75
 8008e0c:	08008e75 	.word	0x08008e75
 8008e10:	08008e75 	.word	0x08008e75
 8008e14:	08008e75 	.word	0x08008e75
 8008e18:	08008e75 	.word	0x08008e75
 8008e1c:	08008e75 	.word	0x08008e75
 8008e20:	08008e65 	.word	0x08008e65
 8008e24:	08008e75 	.word	0x08008e75
 8008e28:	08008e75 	.word	0x08008e75
 8008e2c:	08008e75 	.word	0x08008e75
 8008e30:	08008e75 	.word	0x08008e75
 8008e34:	08008e75 	.word	0x08008e75
 8008e38:	08008e75 	.word	0x08008e75
 8008e3c:	08008e75 	.word	0x08008e75
 8008e40:	08008e6d 	.word	0x08008e6d
 8008e44:	2301      	movs	r3, #1
 8008e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e4a:	e1c0      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008e4c:	2304      	movs	r3, #4
 8008e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e52:	e1bc      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008e54:	2308      	movs	r3, #8
 8008e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e5a:	e1b8      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008e5c:	2310      	movs	r3, #16
 8008e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e62:	e1b4      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008e64:	2320      	movs	r3, #32
 8008e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e6a:	e1b0      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008e6c:	2340      	movs	r3, #64	@ 0x40
 8008e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e72:	e1ac      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008e74:	2380      	movs	r3, #128	@ 0x80
 8008e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e7a:	e1a8      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a75      	ldr	r2, [pc, #468]	@ (8009058 <UART_SetConfig+0x638>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d130      	bne.n	8008ee8 <UART_SetConfig+0x4c8>
 8008e86:	4b73      	ldr	r3, [pc, #460]	@ (8009054 <UART_SetConfig+0x634>)
 8008e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e8a:	f003 0307 	and.w	r3, r3, #7
 8008e8e:	2b05      	cmp	r3, #5
 8008e90:	d826      	bhi.n	8008ee0 <UART_SetConfig+0x4c0>
 8008e92:	a201      	add	r2, pc, #4	@ (adr r2, 8008e98 <UART_SetConfig+0x478>)
 8008e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e98:	08008eb1 	.word	0x08008eb1
 8008e9c:	08008eb9 	.word	0x08008eb9
 8008ea0:	08008ec1 	.word	0x08008ec1
 8008ea4:	08008ec9 	.word	0x08008ec9
 8008ea8:	08008ed1 	.word	0x08008ed1
 8008eac:	08008ed9 	.word	0x08008ed9
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eb6:	e18a      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008eb8:	2304      	movs	r3, #4
 8008eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ebe:	e186      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ec0:	2308      	movs	r3, #8
 8008ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ec6:	e182      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ec8:	2310      	movs	r3, #16
 8008eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ece:	e17e      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ed0:	2320      	movs	r3, #32
 8008ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ed6:	e17a      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ed8:	2340      	movs	r3, #64	@ 0x40
 8008eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ede:	e176      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ee0:	2380      	movs	r3, #128	@ 0x80
 8008ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ee6:	e172      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a5b      	ldr	r2, [pc, #364]	@ (800905c <UART_SetConfig+0x63c>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d130      	bne.n	8008f54 <UART_SetConfig+0x534>
 8008ef2:	4b58      	ldr	r3, [pc, #352]	@ (8009054 <UART_SetConfig+0x634>)
 8008ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ef6:	f003 0307 	and.w	r3, r3, #7
 8008efa:	2b05      	cmp	r3, #5
 8008efc:	d826      	bhi.n	8008f4c <UART_SetConfig+0x52c>
 8008efe:	a201      	add	r2, pc, #4	@ (adr r2, 8008f04 <UART_SetConfig+0x4e4>)
 8008f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f04:	08008f1d 	.word	0x08008f1d
 8008f08:	08008f25 	.word	0x08008f25
 8008f0c:	08008f2d 	.word	0x08008f2d
 8008f10:	08008f35 	.word	0x08008f35
 8008f14:	08008f3d 	.word	0x08008f3d
 8008f18:	08008f45 	.word	0x08008f45
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f22:	e154      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008f24:	2304      	movs	r3, #4
 8008f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f2a:	e150      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008f2c:	2308      	movs	r3, #8
 8008f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f32:	e14c      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008f34:	2310      	movs	r3, #16
 8008f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f3a:	e148      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008f3c:	2320      	movs	r3, #32
 8008f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f42:	e144      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008f44:	2340      	movs	r3, #64	@ 0x40
 8008f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f4a:	e140      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008f4c:	2380      	movs	r3, #128	@ 0x80
 8008f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f52:	e13c      	b.n	80091ce <UART_SetConfig+0x7ae>
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a41      	ldr	r2, [pc, #260]	@ (8009060 <UART_SetConfig+0x640>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	f040 8082 	bne.w	8009064 <UART_SetConfig+0x644>
 8008f60:	4b3c      	ldr	r3, [pc, #240]	@ (8009054 <UART_SetConfig+0x634>)
 8008f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f68:	2b28      	cmp	r3, #40	@ 0x28
 8008f6a:	d86d      	bhi.n	8009048 <UART_SetConfig+0x628>
 8008f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f74 <UART_SetConfig+0x554>)
 8008f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f72:	bf00      	nop
 8008f74:	08009019 	.word	0x08009019
 8008f78:	08009049 	.word	0x08009049
 8008f7c:	08009049 	.word	0x08009049
 8008f80:	08009049 	.word	0x08009049
 8008f84:	08009049 	.word	0x08009049
 8008f88:	08009049 	.word	0x08009049
 8008f8c:	08009049 	.word	0x08009049
 8008f90:	08009049 	.word	0x08009049
 8008f94:	08009021 	.word	0x08009021
 8008f98:	08009049 	.word	0x08009049
 8008f9c:	08009049 	.word	0x08009049
 8008fa0:	08009049 	.word	0x08009049
 8008fa4:	08009049 	.word	0x08009049
 8008fa8:	08009049 	.word	0x08009049
 8008fac:	08009049 	.word	0x08009049
 8008fb0:	08009049 	.word	0x08009049
 8008fb4:	08009029 	.word	0x08009029
 8008fb8:	08009049 	.word	0x08009049
 8008fbc:	08009049 	.word	0x08009049
 8008fc0:	08009049 	.word	0x08009049
 8008fc4:	08009049 	.word	0x08009049
 8008fc8:	08009049 	.word	0x08009049
 8008fcc:	08009049 	.word	0x08009049
 8008fd0:	08009049 	.word	0x08009049
 8008fd4:	08009031 	.word	0x08009031
 8008fd8:	08009049 	.word	0x08009049
 8008fdc:	08009049 	.word	0x08009049
 8008fe0:	08009049 	.word	0x08009049
 8008fe4:	08009049 	.word	0x08009049
 8008fe8:	08009049 	.word	0x08009049
 8008fec:	08009049 	.word	0x08009049
 8008ff0:	08009049 	.word	0x08009049
 8008ff4:	08009039 	.word	0x08009039
 8008ff8:	08009049 	.word	0x08009049
 8008ffc:	08009049 	.word	0x08009049
 8009000:	08009049 	.word	0x08009049
 8009004:	08009049 	.word	0x08009049
 8009008:	08009049 	.word	0x08009049
 800900c:	08009049 	.word	0x08009049
 8009010:	08009049 	.word	0x08009049
 8009014:	08009041 	.word	0x08009041
 8009018:	2301      	movs	r3, #1
 800901a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800901e:	e0d6      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009020:	2304      	movs	r3, #4
 8009022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009026:	e0d2      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009028:	2308      	movs	r3, #8
 800902a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800902e:	e0ce      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009030:	2310      	movs	r3, #16
 8009032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009036:	e0ca      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009038:	2320      	movs	r3, #32
 800903a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800903e:	e0c6      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009040:	2340      	movs	r3, #64	@ 0x40
 8009042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009046:	e0c2      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009048:	2380      	movs	r3, #128	@ 0x80
 800904a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800904e:	e0be      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009050:	40011400 	.word	0x40011400
 8009054:	58024400 	.word	0x58024400
 8009058:	40007800 	.word	0x40007800
 800905c:	40007c00 	.word	0x40007c00
 8009060:	40011800 	.word	0x40011800
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4aad      	ldr	r2, [pc, #692]	@ (8009320 <UART_SetConfig+0x900>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d176      	bne.n	800915c <UART_SetConfig+0x73c>
 800906e:	4bad      	ldr	r3, [pc, #692]	@ (8009324 <UART_SetConfig+0x904>)
 8009070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009072:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009076:	2b28      	cmp	r3, #40	@ 0x28
 8009078:	d86c      	bhi.n	8009154 <UART_SetConfig+0x734>
 800907a:	a201      	add	r2, pc, #4	@ (adr r2, 8009080 <UART_SetConfig+0x660>)
 800907c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009080:	08009125 	.word	0x08009125
 8009084:	08009155 	.word	0x08009155
 8009088:	08009155 	.word	0x08009155
 800908c:	08009155 	.word	0x08009155
 8009090:	08009155 	.word	0x08009155
 8009094:	08009155 	.word	0x08009155
 8009098:	08009155 	.word	0x08009155
 800909c:	08009155 	.word	0x08009155
 80090a0:	0800912d 	.word	0x0800912d
 80090a4:	08009155 	.word	0x08009155
 80090a8:	08009155 	.word	0x08009155
 80090ac:	08009155 	.word	0x08009155
 80090b0:	08009155 	.word	0x08009155
 80090b4:	08009155 	.word	0x08009155
 80090b8:	08009155 	.word	0x08009155
 80090bc:	08009155 	.word	0x08009155
 80090c0:	08009135 	.word	0x08009135
 80090c4:	08009155 	.word	0x08009155
 80090c8:	08009155 	.word	0x08009155
 80090cc:	08009155 	.word	0x08009155
 80090d0:	08009155 	.word	0x08009155
 80090d4:	08009155 	.word	0x08009155
 80090d8:	08009155 	.word	0x08009155
 80090dc:	08009155 	.word	0x08009155
 80090e0:	0800913d 	.word	0x0800913d
 80090e4:	08009155 	.word	0x08009155
 80090e8:	08009155 	.word	0x08009155
 80090ec:	08009155 	.word	0x08009155
 80090f0:	08009155 	.word	0x08009155
 80090f4:	08009155 	.word	0x08009155
 80090f8:	08009155 	.word	0x08009155
 80090fc:	08009155 	.word	0x08009155
 8009100:	08009145 	.word	0x08009145
 8009104:	08009155 	.word	0x08009155
 8009108:	08009155 	.word	0x08009155
 800910c:	08009155 	.word	0x08009155
 8009110:	08009155 	.word	0x08009155
 8009114:	08009155 	.word	0x08009155
 8009118:	08009155 	.word	0x08009155
 800911c:	08009155 	.word	0x08009155
 8009120:	0800914d 	.word	0x0800914d
 8009124:	2301      	movs	r3, #1
 8009126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912a:	e050      	b.n	80091ce <UART_SetConfig+0x7ae>
 800912c:	2304      	movs	r3, #4
 800912e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009132:	e04c      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009134:	2308      	movs	r3, #8
 8009136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913a:	e048      	b.n	80091ce <UART_SetConfig+0x7ae>
 800913c:	2310      	movs	r3, #16
 800913e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009142:	e044      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009144:	2320      	movs	r3, #32
 8009146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914a:	e040      	b.n	80091ce <UART_SetConfig+0x7ae>
 800914c:	2340      	movs	r3, #64	@ 0x40
 800914e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009152:	e03c      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009154:	2380      	movs	r3, #128	@ 0x80
 8009156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915a:	e038      	b.n	80091ce <UART_SetConfig+0x7ae>
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a71      	ldr	r2, [pc, #452]	@ (8009328 <UART_SetConfig+0x908>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d130      	bne.n	80091c8 <UART_SetConfig+0x7a8>
 8009166:	4b6f      	ldr	r3, [pc, #444]	@ (8009324 <UART_SetConfig+0x904>)
 8009168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800916a:	f003 0307 	and.w	r3, r3, #7
 800916e:	2b05      	cmp	r3, #5
 8009170:	d826      	bhi.n	80091c0 <UART_SetConfig+0x7a0>
 8009172:	a201      	add	r2, pc, #4	@ (adr r2, 8009178 <UART_SetConfig+0x758>)
 8009174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009178:	08009191 	.word	0x08009191
 800917c:	08009199 	.word	0x08009199
 8009180:	080091a1 	.word	0x080091a1
 8009184:	080091a9 	.word	0x080091a9
 8009188:	080091b1 	.word	0x080091b1
 800918c:	080091b9 	.word	0x080091b9
 8009190:	2302      	movs	r3, #2
 8009192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009196:	e01a      	b.n	80091ce <UART_SetConfig+0x7ae>
 8009198:	2304      	movs	r3, #4
 800919a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800919e:	e016      	b.n	80091ce <UART_SetConfig+0x7ae>
 80091a0:	2308      	movs	r3, #8
 80091a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a6:	e012      	b.n	80091ce <UART_SetConfig+0x7ae>
 80091a8:	2310      	movs	r3, #16
 80091aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ae:	e00e      	b.n	80091ce <UART_SetConfig+0x7ae>
 80091b0:	2320      	movs	r3, #32
 80091b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b6:	e00a      	b.n	80091ce <UART_SetConfig+0x7ae>
 80091b8:	2340      	movs	r3, #64	@ 0x40
 80091ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091be:	e006      	b.n	80091ce <UART_SetConfig+0x7ae>
 80091c0:	2380      	movs	r3, #128	@ 0x80
 80091c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091c6:	e002      	b.n	80091ce <UART_SetConfig+0x7ae>
 80091c8:	2380      	movs	r3, #128	@ 0x80
 80091ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4a55      	ldr	r2, [pc, #340]	@ (8009328 <UART_SetConfig+0x908>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	f040 80f8 	bne.w	80093ca <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80091da:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80091de:	2b20      	cmp	r3, #32
 80091e0:	dc46      	bgt.n	8009270 <UART_SetConfig+0x850>
 80091e2:	2b02      	cmp	r3, #2
 80091e4:	db75      	blt.n	80092d2 <UART_SetConfig+0x8b2>
 80091e6:	3b02      	subs	r3, #2
 80091e8:	2b1e      	cmp	r3, #30
 80091ea:	d872      	bhi.n	80092d2 <UART_SetConfig+0x8b2>
 80091ec:	a201      	add	r2, pc, #4	@ (adr r2, 80091f4 <UART_SetConfig+0x7d4>)
 80091ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f2:	bf00      	nop
 80091f4:	08009277 	.word	0x08009277
 80091f8:	080092d3 	.word	0x080092d3
 80091fc:	0800927f 	.word	0x0800927f
 8009200:	080092d3 	.word	0x080092d3
 8009204:	080092d3 	.word	0x080092d3
 8009208:	080092d3 	.word	0x080092d3
 800920c:	0800928f 	.word	0x0800928f
 8009210:	080092d3 	.word	0x080092d3
 8009214:	080092d3 	.word	0x080092d3
 8009218:	080092d3 	.word	0x080092d3
 800921c:	080092d3 	.word	0x080092d3
 8009220:	080092d3 	.word	0x080092d3
 8009224:	080092d3 	.word	0x080092d3
 8009228:	080092d3 	.word	0x080092d3
 800922c:	0800929f 	.word	0x0800929f
 8009230:	080092d3 	.word	0x080092d3
 8009234:	080092d3 	.word	0x080092d3
 8009238:	080092d3 	.word	0x080092d3
 800923c:	080092d3 	.word	0x080092d3
 8009240:	080092d3 	.word	0x080092d3
 8009244:	080092d3 	.word	0x080092d3
 8009248:	080092d3 	.word	0x080092d3
 800924c:	080092d3 	.word	0x080092d3
 8009250:	080092d3 	.word	0x080092d3
 8009254:	080092d3 	.word	0x080092d3
 8009258:	080092d3 	.word	0x080092d3
 800925c:	080092d3 	.word	0x080092d3
 8009260:	080092d3 	.word	0x080092d3
 8009264:	080092d3 	.word	0x080092d3
 8009268:	080092d3 	.word	0x080092d3
 800926c:	080092c5 	.word	0x080092c5
 8009270:	2b40      	cmp	r3, #64	@ 0x40
 8009272:	d02a      	beq.n	80092ca <UART_SetConfig+0x8aa>
 8009274:	e02d      	b.n	80092d2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009276:	f7fe f851 	bl	800731c <HAL_RCCEx_GetD3PCLK1Freq>
 800927a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800927c:	e02f      	b.n	80092de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800927e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009282:	4618      	mov	r0, r3
 8009284:	f7fe f860 	bl	8007348 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800928c:	e027      	b.n	80092de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800928e:	f107 0318 	add.w	r3, r7, #24
 8009292:	4618      	mov	r0, r3
 8009294:	f7fe f9ac 	bl	80075f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009298:	69fb      	ldr	r3, [r7, #28]
 800929a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800929c:	e01f      	b.n	80092de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800929e:	4b21      	ldr	r3, [pc, #132]	@ (8009324 <UART_SetConfig+0x904>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f003 0320 	and.w	r3, r3, #32
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d009      	beq.n	80092be <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80092aa:	4b1e      	ldr	r3, [pc, #120]	@ (8009324 <UART_SetConfig+0x904>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	08db      	lsrs	r3, r3, #3
 80092b0:	f003 0303 	and.w	r3, r3, #3
 80092b4:	4a1d      	ldr	r2, [pc, #116]	@ (800932c <UART_SetConfig+0x90c>)
 80092b6:	fa22 f303 	lsr.w	r3, r2, r3
 80092ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80092bc:	e00f      	b.n	80092de <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80092be:	4b1b      	ldr	r3, [pc, #108]	@ (800932c <UART_SetConfig+0x90c>)
 80092c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092c2:	e00c      	b.n	80092de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80092c4:	4b1a      	ldr	r3, [pc, #104]	@ (8009330 <UART_SetConfig+0x910>)
 80092c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092c8:	e009      	b.n	80092de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092d0:	e005      	b.n	80092de <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80092d2:	2300      	movs	r3, #0
 80092d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80092d6:	2301      	movs	r3, #1
 80092d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80092dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80092de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	f000 81ee 	beq.w	80096c2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092ea:	4a12      	ldr	r2, [pc, #72]	@ (8009334 <UART_SetConfig+0x914>)
 80092ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092f0:	461a      	mov	r2, r3
 80092f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80092f8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	685a      	ldr	r2, [r3, #4]
 80092fe:	4613      	mov	r3, r2
 8009300:	005b      	lsls	r3, r3, #1
 8009302:	4413      	add	r3, r2
 8009304:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009306:	429a      	cmp	r2, r3
 8009308:	d305      	bcc.n	8009316 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009310:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009312:	429a      	cmp	r2, r3
 8009314:	d910      	bls.n	8009338 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800931c:	e1d1      	b.n	80096c2 <UART_SetConfig+0xca2>
 800931e:	bf00      	nop
 8009320:	40011c00 	.word	0x40011c00
 8009324:	58024400 	.word	0x58024400
 8009328:	58000c00 	.word	0x58000c00
 800932c:	03d09000 	.word	0x03d09000
 8009330:	003d0900 	.word	0x003d0900
 8009334:	0800bb18 	.word	0x0800bb18
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800933a:	2200      	movs	r2, #0
 800933c:	60bb      	str	r3, [r7, #8]
 800933e:	60fa      	str	r2, [r7, #12]
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009344:	4ac0      	ldr	r2, [pc, #768]	@ (8009648 <UART_SetConfig+0xc28>)
 8009346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800934a:	b29b      	uxth	r3, r3
 800934c:	2200      	movs	r2, #0
 800934e:	603b      	str	r3, [r7, #0]
 8009350:	607a      	str	r2, [r7, #4]
 8009352:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009356:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800935a:	f7f6 ffc9 	bl	80002f0 <__aeabi_uldivmod>
 800935e:	4602      	mov	r2, r0
 8009360:	460b      	mov	r3, r1
 8009362:	4610      	mov	r0, r2
 8009364:	4619      	mov	r1, r3
 8009366:	f04f 0200 	mov.w	r2, #0
 800936a:	f04f 0300 	mov.w	r3, #0
 800936e:	020b      	lsls	r3, r1, #8
 8009370:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009374:	0202      	lsls	r2, r0, #8
 8009376:	6979      	ldr	r1, [r7, #20]
 8009378:	6849      	ldr	r1, [r1, #4]
 800937a:	0849      	lsrs	r1, r1, #1
 800937c:	2000      	movs	r0, #0
 800937e:	460c      	mov	r4, r1
 8009380:	4605      	mov	r5, r0
 8009382:	eb12 0804 	adds.w	r8, r2, r4
 8009386:	eb43 0905 	adc.w	r9, r3, r5
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	2200      	movs	r2, #0
 8009390:	469a      	mov	sl, r3
 8009392:	4693      	mov	fp, r2
 8009394:	4652      	mov	r2, sl
 8009396:	465b      	mov	r3, fp
 8009398:	4640      	mov	r0, r8
 800939a:	4649      	mov	r1, r9
 800939c:	f7f6 ffa8 	bl	80002f0 <__aeabi_uldivmod>
 80093a0:	4602      	mov	r2, r0
 80093a2:	460b      	mov	r3, r1
 80093a4:	4613      	mov	r3, r2
 80093a6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80093a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093ae:	d308      	bcc.n	80093c2 <UART_SetConfig+0x9a2>
 80093b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093b6:	d204      	bcs.n	80093c2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093be:	60da      	str	r2, [r3, #12]
 80093c0:	e17f      	b.n	80096c2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80093c2:	2301      	movs	r3, #1
 80093c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80093c8:	e17b      	b.n	80096c2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	69db      	ldr	r3, [r3, #28]
 80093ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093d2:	f040 80bd 	bne.w	8009550 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80093d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80093da:	2b20      	cmp	r3, #32
 80093dc:	dc48      	bgt.n	8009470 <UART_SetConfig+0xa50>
 80093de:	2b00      	cmp	r3, #0
 80093e0:	db7b      	blt.n	80094da <UART_SetConfig+0xaba>
 80093e2:	2b20      	cmp	r3, #32
 80093e4:	d879      	bhi.n	80094da <UART_SetConfig+0xaba>
 80093e6:	a201      	add	r2, pc, #4	@ (adr r2, 80093ec <UART_SetConfig+0x9cc>)
 80093e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ec:	08009477 	.word	0x08009477
 80093f0:	0800947f 	.word	0x0800947f
 80093f4:	080094db 	.word	0x080094db
 80093f8:	080094db 	.word	0x080094db
 80093fc:	08009487 	.word	0x08009487
 8009400:	080094db 	.word	0x080094db
 8009404:	080094db 	.word	0x080094db
 8009408:	080094db 	.word	0x080094db
 800940c:	08009497 	.word	0x08009497
 8009410:	080094db 	.word	0x080094db
 8009414:	080094db 	.word	0x080094db
 8009418:	080094db 	.word	0x080094db
 800941c:	080094db 	.word	0x080094db
 8009420:	080094db 	.word	0x080094db
 8009424:	080094db 	.word	0x080094db
 8009428:	080094db 	.word	0x080094db
 800942c:	080094a7 	.word	0x080094a7
 8009430:	080094db 	.word	0x080094db
 8009434:	080094db 	.word	0x080094db
 8009438:	080094db 	.word	0x080094db
 800943c:	080094db 	.word	0x080094db
 8009440:	080094db 	.word	0x080094db
 8009444:	080094db 	.word	0x080094db
 8009448:	080094db 	.word	0x080094db
 800944c:	080094db 	.word	0x080094db
 8009450:	080094db 	.word	0x080094db
 8009454:	080094db 	.word	0x080094db
 8009458:	080094db 	.word	0x080094db
 800945c:	080094db 	.word	0x080094db
 8009460:	080094db 	.word	0x080094db
 8009464:	080094db 	.word	0x080094db
 8009468:	080094db 	.word	0x080094db
 800946c:	080094cd 	.word	0x080094cd
 8009470:	2b40      	cmp	r3, #64	@ 0x40
 8009472:	d02e      	beq.n	80094d2 <UART_SetConfig+0xab2>
 8009474:	e031      	b.n	80094da <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009476:	f7fc fd67 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 800947a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800947c:	e033      	b.n	80094e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800947e:	f7fc fd79 	bl	8005f74 <HAL_RCC_GetPCLK2Freq>
 8009482:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009484:	e02f      	b.n	80094e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800948a:	4618      	mov	r0, r3
 800948c:	f7fd ff5c 	bl	8007348 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009494:	e027      	b.n	80094e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009496:	f107 0318 	add.w	r3, r7, #24
 800949a:	4618      	mov	r0, r3
 800949c:	f7fe f8a8 	bl	80075f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094a4:	e01f      	b.n	80094e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094a6:	4b69      	ldr	r3, [pc, #420]	@ (800964c <UART_SetConfig+0xc2c>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f003 0320 	and.w	r3, r3, #32
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d009      	beq.n	80094c6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80094b2:	4b66      	ldr	r3, [pc, #408]	@ (800964c <UART_SetConfig+0xc2c>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	08db      	lsrs	r3, r3, #3
 80094b8:	f003 0303 	and.w	r3, r3, #3
 80094bc:	4a64      	ldr	r2, [pc, #400]	@ (8009650 <UART_SetConfig+0xc30>)
 80094be:	fa22 f303 	lsr.w	r3, r2, r3
 80094c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80094c4:	e00f      	b.n	80094e6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80094c6:	4b62      	ldr	r3, [pc, #392]	@ (8009650 <UART_SetConfig+0xc30>)
 80094c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094ca:	e00c      	b.n	80094e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80094cc:	4b61      	ldr	r3, [pc, #388]	@ (8009654 <UART_SetConfig+0xc34>)
 80094ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094d0:	e009      	b.n	80094e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094d8:	e005      	b.n	80094e6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80094da:	2300      	movs	r3, #0
 80094dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80094e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80094e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	f000 80ea 	beq.w	80096c2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f2:	4a55      	ldr	r2, [pc, #340]	@ (8009648 <UART_SetConfig+0xc28>)
 80094f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094f8:	461a      	mov	r2, r3
 80094fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8009500:	005a      	lsls	r2, r3, #1
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	085b      	lsrs	r3, r3, #1
 8009508:	441a      	add	r2, r3
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009512:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009516:	2b0f      	cmp	r3, #15
 8009518:	d916      	bls.n	8009548 <UART_SetConfig+0xb28>
 800951a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009520:	d212      	bcs.n	8009548 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009524:	b29b      	uxth	r3, r3
 8009526:	f023 030f 	bic.w	r3, r3, #15
 800952a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800952c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952e:	085b      	lsrs	r3, r3, #1
 8009530:	b29b      	uxth	r3, r3
 8009532:	f003 0307 	and.w	r3, r3, #7
 8009536:	b29a      	uxth	r2, r3
 8009538:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800953a:	4313      	orrs	r3, r2
 800953c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009544:	60da      	str	r2, [r3, #12]
 8009546:	e0bc      	b.n	80096c2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009548:	2301      	movs	r3, #1
 800954a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800954e:	e0b8      	b.n	80096c2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009550:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009554:	2b20      	cmp	r3, #32
 8009556:	dc4b      	bgt.n	80095f0 <UART_SetConfig+0xbd0>
 8009558:	2b00      	cmp	r3, #0
 800955a:	f2c0 8087 	blt.w	800966c <UART_SetConfig+0xc4c>
 800955e:	2b20      	cmp	r3, #32
 8009560:	f200 8084 	bhi.w	800966c <UART_SetConfig+0xc4c>
 8009564:	a201      	add	r2, pc, #4	@ (adr r2, 800956c <UART_SetConfig+0xb4c>)
 8009566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800956a:	bf00      	nop
 800956c:	080095f7 	.word	0x080095f7
 8009570:	080095ff 	.word	0x080095ff
 8009574:	0800966d 	.word	0x0800966d
 8009578:	0800966d 	.word	0x0800966d
 800957c:	08009607 	.word	0x08009607
 8009580:	0800966d 	.word	0x0800966d
 8009584:	0800966d 	.word	0x0800966d
 8009588:	0800966d 	.word	0x0800966d
 800958c:	08009617 	.word	0x08009617
 8009590:	0800966d 	.word	0x0800966d
 8009594:	0800966d 	.word	0x0800966d
 8009598:	0800966d 	.word	0x0800966d
 800959c:	0800966d 	.word	0x0800966d
 80095a0:	0800966d 	.word	0x0800966d
 80095a4:	0800966d 	.word	0x0800966d
 80095a8:	0800966d 	.word	0x0800966d
 80095ac:	08009627 	.word	0x08009627
 80095b0:	0800966d 	.word	0x0800966d
 80095b4:	0800966d 	.word	0x0800966d
 80095b8:	0800966d 	.word	0x0800966d
 80095bc:	0800966d 	.word	0x0800966d
 80095c0:	0800966d 	.word	0x0800966d
 80095c4:	0800966d 	.word	0x0800966d
 80095c8:	0800966d 	.word	0x0800966d
 80095cc:	0800966d 	.word	0x0800966d
 80095d0:	0800966d 	.word	0x0800966d
 80095d4:	0800966d 	.word	0x0800966d
 80095d8:	0800966d 	.word	0x0800966d
 80095dc:	0800966d 	.word	0x0800966d
 80095e0:	0800966d 	.word	0x0800966d
 80095e4:	0800966d 	.word	0x0800966d
 80095e8:	0800966d 	.word	0x0800966d
 80095ec:	0800965f 	.word	0x0800965f
 80095f0:	2b40      	cmp	r3, #64	@ 0x40
 80095f2:	d037      	beq.n	8009664 <UART_SetConfig+0xc44>
 80095f4:	e03a      	b.n	800966c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095f6:	f7fc fca7 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 80095fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80095fc:	e03c      	b.n	8009678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095fe:	f7fc fcb9 	bl	8005f74 <HAL_RCC_GetPCLK2Freq>
 8009602:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009604:	e038      	b.n	8009678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009606:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800960a:	4618      	mov	r0, r3
 800960c:	f7fd fe9c 	bl	8007348 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009614:	e030      	b.n	8009678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009616:	f107 0318 	add.w	r3, r7, #24
 800961a:	4618      	mov	r0, r3
 800961c:	f7fd ffe8 	bl	80075f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009624:	e028      	b.n	8009678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009626:	4b09      	ldr	r3, [pc, #36]	@ (800964c <UART_SetConfig+0xc2c>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f003 0320 	and.w	r3, r3, #32
 800962e:	2b00      	cmp	r3, #0
 8009630:	d012      	beq.n	8009658 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009632:	4b06      	ldr	r3, [pc, #24]	@ (800964c <UART_SetConfig+0xc2c>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	08db      	lsrs	r3, r3, #3
 8009638:	f003 0303 	and.w	r3, r3, #3
 800963c:	4a04      	ldr	r2, [pc, #16]	@ (8009650 <UART_SetConfig+0xc30>)
 800963e:	fa22 f303 	lsr.w	r3, r2, r3
 8009642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009644:	e018      	b.n	8009678 <UART_SetConfig+0xc58>
 8009646:	bf00      	nop
 8009648:	0800bb18 	.word	0x0800bb18
 800964c:	58024400 	.word	0x58024400
 8009650:	03d09000 	.word	0x03d09000
 8009654:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009658:	4b24      	ldr	r3, [pc, #144]	@ (80096ec <UART_SetConfig+0xccc>)
 800965a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800965c:	e00c      	b.n	8009678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800965e:	4b24      	ldr	r3, [pc, #144]	@ (80096f0 <UART_SetConfig+0xcd0>)
 8009660:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009662:	e009      	b.n	8009678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009664:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800966a:	e005      	b.n	8009678 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800966c:	2300      	movs	r3, #0
 800966e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009670:	2301      	movs	r3, #1
 8009672:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009676:	bf00      	nop
    }

    if (pclk != 0U)
 8009678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800967a:	2b00      	cmp	r3, #0
 800967c:	d021      	beq.n	80096c2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009682:	4a1c      	ldr	r2, [pc, #112]	@ (80096f4 <UART_SetConfig+0xcd4>)
 8009684:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009688:	461a      	mov	r2, r3
 800968a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800968c:	fbb3 f2f2 	udiv	r2, r3, r2
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	085b      	lsrs	r3, r3, #1
 8009696:	441a      	add	r2, r3
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	fbb2 f3f3 	udiv	r3, r2, r3
 80096a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a4:	2b0f      	cmp	r3, #15
 80096a6:	d909      	bls.n	80096bc <UART_SetConfig+0xc9c>
 80096a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096ae:	d205      	bcs.n	80096bc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80096b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b2:	b29a      	uxth	r2, r3
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	60da      	str	r2, [r3, #12]
 80096ba:	e002      	b.n	80096c2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80096bc:	2301      	movs	r3, #1
 80096be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	2201      	movs	r2, #1
 80096c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	2201      	movs	r2, #1
 80096ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2200      	movs	r2, #0
 80096d6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	2200      	movs	r2, #0
 80096dc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80096de:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3748      	adds	r7, #72	@ 0x48
 80096e6:	46bd      	mov	sp, r7
 80096e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096ec:	03d09000 	.word	0x03d09000
 80096f0:	003d0900 	.word	0x003d0900
 80096f4:	0800bb18 	.word	0x0800bb18

080096f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b083      	sub	sp, #12
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009704:	f003 0308 	and.w	r3, r3, #8
 8009708:	2b00      	cmp	r3, #0
 800970a:	d00a      	beq.n	8009722 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	685b      	ldr	r3, [r3, #4]
 8009712:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	430a      	orrs	r2, r1
 8009720:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009726:	f003 0301 	and.w	r3, r3, #1
 800972a:	2b00      	cmp	r3, #0
 800972c:	d00a      	beq.n	8009744 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	430a      	orrs	r2, r1
 8009742:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009748:	f003 0302 	and.w	r3, r3, #2
 800974c:	2b00      	cmp	r3, #0
 800974e:	d00a      	beq.n	8009766 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	685b      	ldr	r3, [r3, #4]
 8009756:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	430a      	orrs	r2, r1
 8009764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800976a:	f003 0304 	and.w	r3, r3, #4
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00a      	beq.n	8009788 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	685b      	ldr	r3, [r3, #4]
 8009778:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	430a      	orrs	r2, r1
 8009786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800978c:	f003 0310 	and.w	r3, r3, #16
 8009790:	2b00      	cmp	r3, #0
 8009792:	d00a      	beq.n	80097aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	689b      	ldr	r3, [r3, #8]
 800979a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	430a      	orrs	r2, r1
 80097a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ae:	f003 0320 	and.w	r3, r3, #32
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d00a      	beq.n	80097cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	430a      	orrs	r2, r1
 80097ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d01a      	beq.n	800980e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	430a      	orrs	r2, r1
 80097ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097f6:	d10a      	bne.n	800980e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	430a      	orrs	r2, r1
 800980c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009816:	2b00      	cmp	r3, #0
 8009818:	d00a      	beq.n	8009830 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	430a      	orrs	r2, r1
 800982e:	605a      	str	r2, [r3, #4]
  }
}
 8009830:	bf00      	nop
 8009832:	370c      	adds	r7, #12
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b098      	sub	sp, #96	@ 0x60
 8009840:	af02      	add	r7, sp, #8
 8009842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800984c:	f7f7 fd44 	bl	80012d8 <HAL_GetTick>
 8009850:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f003 0308 	and.w	r3, r3, #8
 800985c:	2b08      	cmp	r3, #8
 800985e:	d12f      	bne.n	80098c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009860:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009864:	9300      	str	r3, [sp, #0]
 8009866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009868:	2200      	movs	r2, #0
 800986a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 f88e 	bl	8009990 <UART_WaitOnFlagUntilTimeout>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d022      	beq.n	80098c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009882:	e853 3f00 	ldrex	r3, [r3]
 8009886:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800988a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800988e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	461a      	mov	r2, r3
 8009896:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009898:	647b      	str	r3, [r7, #68]	@ 0x44
 800989a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800989e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098a0:	e841 2300 	strex	r3, r2, [r1]
 80098a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80098a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1e6      	bne.n	800987a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2220      	movs	r2, #32
 80098b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2200      	movs	r2, #0
 80098b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098bc:	2303      	movs	r3, #3
 80098be:	e063      	b.n	8009988 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f003 0304 	and.w	r3, r3, #4
 80098ca:	2b04      	cmp	r3, #4
 80098cc:	d149      	bne.n	8009962 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098d6:	2200      	movs	r2, #0
 80098d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 f857 	bl	8009990 <UART_WaitOnFlagUntilTimeout>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d03c      	beq.n	8009962 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f0:	e853 3f00 	ldrex	r3, [r3]
 80098f4:	623b      	str	r3, [r7, #32]
   return(result);
 80098f6:	6a3b      	ldr	r3, [r7, #32]
 80098f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	461a      	mov	r2, r3
 8009904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009906:	633b      	str	r3, [r7, #48]	@ 0x30
 8009908:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800990c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800990e:	e841 2300 	strex	r3, r2, [r1]
 8009912:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009916:	2b00      	cmp	r3, #0
 8009918:	d1e6      	bne.n	80098e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	3308      	adds	r3, #8
 8009920:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	e853 3f00 	ldrex	r3, [r3]
 8009928:	60fb      	str	r3, [r7, #12]
   return(result);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f023 0301 	bic.w	r3, r3, #1
 8009930:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	3308      	adds	r3, #8
 8009938:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800993a:	61fa      	str	r2, [r7, #28]
 800993c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993e:	69b9      	ldr	r1, [r7, #24]
 8009940:	69fa      	ldr	r2, [r7, #28]
 8009942:	e841 2300 	strex	r3, r2, [r1]
 8009946:	617b      	str	r3, [r7, #20]
   return(result);
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1e5      	bne.n	800991a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2220      	movs	r2, #32
 8009952:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800995e:	2303      	movs	r3, #3
 8009960:	e012      	b.n	8009988 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2220      	movs	r2, #32
 8009966:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2220      	movs	r2, #32
 800996e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2200      	movs	r2, #0
 8009976:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3758      	adds	r7, #88	@ 0x58
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	60f8      	str	r0, [r7, #12]
 8009998:	60b9      	str	r1, [r7, #8]
 800999a:	603b      	str	r3, [r7, #0]
 800999c:	4613      	mov	r3, r2
 800999e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099a0:	e04f      	b.n	8009a42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099a8:	d04b      	beq.n	8009a42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099aa:	f7f7 fc95 	bl	80012d8 <HAL_GetTick>
 80099ae:	4602      	mov	r2, r0
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	1ad3      	subs	r3, r2, r3
 80099b4:	69ba      	ldr	r2, [r7, #24]
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d302      	bcc.n	80099c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80099ba:	69bb      	ldr	r3, [r7, #24]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80099c0:	2303      	movs	r3, #3
 80099c2:	e04e      	b.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f003 0304 	and.w	r3, r3, #4
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d037      	beq.n	8009a42 <UART_WaitOnFlagUntilTimeout+0xb2>
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	2b80      	cmp	r3, #128	@ 0x80
 80099d6:	d034      	beq.n	8009a42 <UART_WaitOnFlagUntilTimeout+0xb2>
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	2b40      	cmp	r3, #64	@ 0x40
 80099dc:	d031      	beq.n	8009a42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	69db      	ldr	r3, [r3, #28]
 80099e4:	f003 0308 	and.w	r3, r3, #8
 80099e8:	2b08      	cmp	r3, #8
 80099ea:	d110      	bne.n	8009a0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2208      	movs	r2, #8
 80099f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f000 f921 	bl	8009c3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2208      	movs	r2, #8
 80099fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e029      	b.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	69db      	ldr	r3, [r3, #28]
 8009a14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a1c:	d111      	bne.n	8009a42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009a26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a28:	68f8      	ldr	r0, [r7, #12]
 8009a2a:	f000 f907 	bl	8009c3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2220      	movs	r2, #32
 8009a32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	e00f      	b.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	69da      	ldr	r2, [r3, #28]
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	4013      	ands	r3, r2
 8009a4c:	68ba      	ldr	r2, [r7, #8]
 8009a4e:	429a      	cmp	r2, r3
 8009a50:	bf0c      	ite	eq
 8009a52:	2301      	moveq	r3, #1
 8009a54:	2300      	movne	r3, #0
 8009a56:	b2db      	uxtb	r3, r3
 8009a58:	461a      	mov	r2, r3
 8009a5a:	79fb      	ldrb	r3, [r7, #7]
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	d0a0      	beq.n	80099a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a60:	2300      	movs	r3, #0
}
 8009a62:	4618      	mov	r0, r3
 8009a64:	3710      	adds	r7, #16
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}
	...

08009a6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b096      	sub	sp, #88	@ 0x58
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	60b9      	str	r1, [r7, #8]
 8009a76:	4613      	mov	r3, r2
 8009a78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	68ba      	ldr	r2, [r7, #8]
 8009a7e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	88fa      	ldrh	r2, [r7, #6]
 8009a84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2222      	movs	r2, #34	@ 0x22
 8009a94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d02d      	beq.n	8009afe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009aa8:	4a40      	ldr	r2, [pc, #256]	@ (8009bac <UART_Start_Receive_DMA+0x140>)
 8009aaa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ab2:	4a3f      	ldr	r2, [pc, #252]	@ (8009bb0 <UART_Start_Receive_DMA+0x144>)
 8009ab4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009abc:	4a3d      	ldr	r2, [pc, #244]	@ (8009bb4 <UART_Start_Receive_DMA+0x148>)
 8009abe:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	3324      	adds	r3, #36	@ 0x24
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009adc:	461a      	mov	r2, r3
 8009ade:	88fb      	ldrh	r3, [r7, #6]
 8009ae0:	f7f8 fbd2 	bl	8002288 <HAL_DMA_Start_IT>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d009      	beq.n	8009afe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2210      	movs	r2, #16
 8009aee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2220      	movs	r2, #32
 8009af6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009afa:	2301      	movs	r3, #1
 8009afc:	e051      	b.n	8009ba2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	691b      	ldr	r3, [r3, #16]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d018      	beq.n	8009b38 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b0e:	e853 3f00 	ldrex	r3, [r3]
 8009b12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	461a      	mov	r2, r3
 8009b22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b26:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b28:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b2c:	e841 2300 	strex	r3, r2, [r1]
 8009b30:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d1e6      	bne.n	8009b06 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	3308      	adds	r3, #8
 8009b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b42:	e853 3f00 	ldrex	r3, [r3]
 8009b46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4a:	f043 0301 	orr.w	r3, r3, #1
 8009b4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	3308      	adds	r3, #8
 8009b56:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009b58:	637a      	str	r2, [r7, #52]	@ 0x34
 8009b5a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b60:	e841 2300 	strex	r3, r2, [r1]
 8009b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d1e5      	bne.n	8009b38 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	3308      	adds	r3, #8
 8009b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	e853 3f00 	ldrex	r3, [r3]
 8009b7a:	613b      	str	r3, [r7, #16]
   return(result);
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	3308      	adds	r3, #8
 8009b8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b8c:	623a      	str	r2, [r7, #32]
 8009b8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b90:	69f9      	ldr	r1, [r7, #28]
 8009b92:	6a3a      	ldr	r2, [r7, #32]
 8009b94:	e841 2300 	strex	r3, r2, [r1]
 8009b98:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d1e5      	bne.n	8009b6c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3758      	adds	r7, #88	@ 0x58
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	08009d09 	.word	0x08009d09
 8009bb0:	08009e31 	.word	0x08009e31
 8009bb4:	08009e6f 	.word	0x08009e6f

08009bb8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b08f      	sub	sp, #60	@ 0x3c
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc6:	6a3b      	ldr	r3, [r7, #32]
 8009bc8:	e853 3f00 	ldrex	r3, [r3]
 8009bcc:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bce:	69fb      	ldr	r3, [r7, #28]
 8009bd0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009be0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009be4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009be6:	e841 2300 	strex	r3, r2, [r1]
 8009bea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d1e6      	bne.n	8009bc0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3308      	adds	r3, #8
 8009bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	e853 3f00 	ldrex	r3, [r3]
 8009c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009c08:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	3308      	adds	r3, #8
 8009c10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c12:	61ba      	str	r2, [r7, #24]
 8009c14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c16:	6979      	ldr	r1, [r7, #20]
 8009c18:	69ba      	ldr	r2, [r7, #24]
 8009c1a:	e841 2300 	strex	r3, r2, [r1]
 8009c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1e5      	bne.n	8009bf2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2220      	movs	r2, #32
 8009c2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009c2e:	bf00      	nop
 8009c30:	373c      	adds	r7, #60	@ 0x3c
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr
	...

08009c3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b095      	sub	sp, #84	@ 0x54
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c4c:	e853 3f00 	ldrex	r3, [r3]
 8009c50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	461a      	mov	r2, r3
 8009c60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c62:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c64:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c6a:	e841 2300 	strex	r3, r2, [r1]
 8009c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1e6      	bne.n	8009c44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	3308      	adds	r3, #8
 8009c7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c7e:	6a3b      	ldr	r3, [r7, #32]
 8009c80:	e853 3f00 	ldrex	r3, [r3]
 8009c84:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c86:	69fa      	ldr	r2, [r7, #28]
 8009c88:	4b1e      	ldr	r3, [pc, #120]	@ (8009d04 <UART_EndRxTransfer+0xc8>)
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	3308      	adds	r3, #8
 8009c94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c9e:	e841 2300 	strex	r3, r2, [r1]
 8009ca2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d1e5      	bne.n	8009c76 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	d118      	bne.n	8009ce4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	e853 3f00 	ldrex	r3, [r3]
 8009cbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	f023 0310 	bic.w	r3, r3, #16
 8009cc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	461a      	mov	r2, r3
 8009cce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cd0:	61bb      	str	r3, [r7, #24]
 8009cd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cd4:	6979      	ldr	r1, [r7, #20]
 8009cd6:	69ba      	ldr	r2, [r7, #24]
 8009cd8:	e841 2300 	strex	r3, r2, [r1]
 8009cdc:	613b      	str	r3, [r7, #16]
   return(result);
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d1e6      	bne.n	8009cb2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2220      	movs	r2, #32
 8009ce8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009cf8:	bf00      	nop
 8009cfa:	3754      	adds	r7, #84	@ 0x54
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr
 8009d04:	effffffe 	.word	0xeffffffe

08009d08 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b09c      	sub	sp, #112	@ 0x70
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d14:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	69db      	ldr	r3, [r3, #28]
 8009d1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d1e:	d071      	beq.n	8009e04 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009d20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d22:	2200      	movs	r2, #0
 8009d24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d30:	e853 3f00 	ldrex	r3, [r3]
 8009d34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	461a      	mov	r2, r3
 8009d44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d48:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d4e:	e841 2300 	strex	r3, r2, [r1]
 8009d52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d1e6      	bne.n	8009d28 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	3308      	adds	r3, #8
 8009d60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d64:	e853 3f00 	ldrex	r3, [r3]
 8009d68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d6c:	f023 0301 	bic.w	r3, r3, #1
 8009d70:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	3308      	adds	r3, #8
 8009d78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009d7a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009d7c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d82:	e841 2300 	strex	r3, r2, [r1]
 8009d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d1e5      	bne.n	8009d5a <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	3308      	adds	r3, #8
 8009d94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d98:	e853 3f00 	ldrex	r3, [r3]
 8009d9c:	623b      	str	r3, [r7, #32]
   return(result);
 8009d9e:	6a3b      	ldr	r3, [r7, #32]
 8009da0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009da4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	3308      	adds	r3, #8
 8009dac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009dae:	633a      	str	r2, [r7, #48]	@ 0x30
 8009db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009db4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009db6:	e841 2300 	strex	r3, r2, [r1]
 8009dba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d1e5      	bne.n	8009d8e <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009dc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dc4:	2220      	movs	r2, #32
 8009dc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d118      	bne.n	8009e04 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	e853 3f00 	ldrex	r3, [r3]
 8009dde:	60fb      	str	r3, [r7, #12]
   return(result);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	f023 0310 	bic.w	r3, r3, #16
 8009de6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009de8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	461a      	mov	r2, r3
 8009dee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009df0:	61fb      	str	r3, [r7, #28]
 8009df2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df4:	69b9      	ldr	r1, [r7, #24]
 8009df6:	69fa      	ldr	r2, [r7, #28]
 8009df8:	e841 2300 	strex	r3, r2, [r1]
 8009dfc:	617b      	str	r3, [r7, #20]
   return(result);
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d1e6      	bne.n	8009dd2 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e06:	2200      	movs	r2, #0
 8009e08:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d107      	bne.n	8009e22 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e18:	4619      	mov	r1, r3
 8009e1a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e1c:	f7fe fdf4 	bl	8008a08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e20:	e002      	b.n	8009e28 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009e22:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e24:	f7f6 ff4a 	bl	8000cbc <HAL_UART_RxCpltCallback>
}
 8009e28:	bf00      	nop
 8009e2a:	3770      	adds	r7, #112	@ 0x70
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b084      	sub	sp, #16
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e3c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2201      	movs	r2, #1
 8009e42:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d109      	bne.n	8009e60 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e52:	085b      	lsrs	r3, r3, #1
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	4619      	mov	r1, r3
 8009e58:	68f8      	ldr	r0, [r7, #12]
 8009e5a:	f7fe fdd5 	bl	8008a08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e5e:	e002      	b.n	8009e66 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f7fe fdbd 	bl	80089e0 <HAL_UART_RxHalfCpltCallback>
}
 8009e66:	bf00      	nop
 8009e68:	3710      	adds	r7, #16
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}

08009e6e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e6e:	b580      	push	{r7, lr}
 8009e70:	b086      	sub	sp, #24
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e7a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e82:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e8a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e96:	2b80      	cmp	r3, #128	@ 0x80
 8009e98:	d109      	bne.n	8009eae <UART_DMAError+0x40>
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	2b21      	cmp	r3, #33	@ 0x21
 8009e9e:	d106      	bne.n	8009eae <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009ea8:	6978      	ldr	r0, [r7, #20]
 8009eaa:	f7ff fe85 	bl	8009bb8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009eb8:	2b40      	cmp	r3, #64	@ 0x40
 8009eba:	d109      	bne.n	8009ed0 <UART_DMAError+0x62>
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	2b22      	cmp	r3, #34	@ 0x22
 8009ec0:	d106      	bne.n	8009ed0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009eca:	6978      	ldr	r0, [r7, #20]
 8009ecc:	f7ff feb6 	bl	8009c3c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ed6:	f043 0210 	orr.w	r2, r3, #16
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ee0:	6978      	ldr	r0, [r7, #20]
 8009ee2:	f7fe fd87 	bl	80089f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ee6:	bf00      	nop
 8009ee8:	3718      	adds	r7, #24
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b084      	sub	sp, #16
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009efa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2200      	movs	r2, #0
 8009f00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f0c:	68f8      	ldr	r0, [r7, #12]
 8009f0e:	f7fe fd71 	bl	80089f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f12:	bf00      	nop
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}

08009f1a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b088      	sub	sp, #32
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	e853 3f00 	ldrex	r3, [r3]
 8009f2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f36:	61fb      	str	r3, [r7, #28]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	69fb      	ldr	r3, [r7, #28]
 8009f40:	61bb      	str	r3, [r7, #24]
 8009f42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f44:	6979      	ldr	r1, [r7, #20]
 8009f46:	69ba      	ldr	r2, [r7, #24]
 8009f48:	e841 2300 	strex	r3, r2, [r1]
 8009f4c:	613b      	str	r3, [r7, #16]
   return(result);
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d1e6      	bne.n	8009f22 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2220      	movs	r2, #32
 8009f58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f7fe fd32 	bl	80089cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f68:	bf00      	nop
 8009f6a:	3720      	adds	r7, #32
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f78:	bf00      	nop
 8009f7a:	370c      	adds	r7, #12
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr

08009f84 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009f8c:	bf00      	nop
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b085      	sub	sp, #20
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d101      	bne.n	8009fc2 <HAL_UARTEx_DisableFifoMode+0x16>
 8009fbe:	2302      	movs	r3, #2
 8009fc0:	e027      	b.n	800a012 <HAL_UARTEx_DisableFifoMode+0x66>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2224      	movs	r2, #36	@ 0x24
 8009fce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	681a      	ldr	r2, [r3, #0]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f022 0201 	bic.w	r2, r2, #1
 8009fe8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009ff0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	68fa      	ldr	r2, [r7, #12]
 8009ffe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2220      	movs	r2, #32
 800a004:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2200      	movs	r2, #0
 800a00c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a010:	2300      	movs	r3, #0
}
 800a012:	4618      	mov	r0, r3
 800a014:	3714      	adds	r7, #20
 800a016:	46bd      	mov	sp, r7
 800a018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01c:	4770      	bx	lr

0800a01e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a01e:	b580      	push	{r7, lr}
 800a020:	b084      	sub	sp, #16
 800a022:	af00      	add	r7, sp, #0
 800a024:	6078      	str	r0, [r7, #4]
 800a026:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d101      	bne.n	800a036 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a032:	2302      	movs	r3, #2
 800a034:	e02d      	b.n	800a092 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2201      	movs	r2, #1
 800a03a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2224      	movs	r2, #36	@ 0x24
 800a042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	681a      	ldr	r2, [r3, #0]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f022 0201 	bic.w	r2, r2, #1
 800a05c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	683a      	ldr	r2, [r7, #0]
 800a06e:	430a      	orrs	r2, r1
 800a070:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a072:	6878      	ldr	r0, [r7, #4]
 800a074:	f000 f850 	bl	800a118 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	68fa      	ldr	r2, [r7, #12]
 800a07e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2220      	movs	r2, #32
 800a084:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2200      	movs	r2, #0
 800a08c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a090:	2300      	movs	r3, #0
}
 800a092:	4618      	mov	r0, r3
 800a094:	3710      	adds	r7, #16
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b084      	sub	sp, #16
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
 800a0a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d101      	bne.n	800a0b2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0ae:	2302      	movs	r3, #2
 800a0b0:	e02d      	b.n	800a10e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2224      	movs	r2, #36	@ 0x24
 800a0be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	681a      	ldr	r2, [r3, #0]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f022 0201 	bic.w	r2, r2, #1
 800a0d8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	689b      	ldr	r3, [r3, #8]
 800a0e0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	683a      	ldr	r2, [r7, #0]
 800a0ea:	430a      	orrs	r2, r1
 800a0ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 f812 	bl	800a118 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	68fa      	ldr	r2, [r7, #12]
 800a0fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2220      	movs	r2, #32
 800a100:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2200      	movs	r2, #0
 800a108:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a10c:	2300      	movs	r3, #0
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
	...

0800a118 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a118:	b480      	push	{r7}
 800a11a:	b085      	sub	sp, #20
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a124:	2b00      	cmp	r3, #0
 800a126:	d108      	bne.n	800a13a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2201      	movs	r2, #1
 800a12c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2201      	movs	r2, #1
 800a134:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a138:	e031      	b.n	800a19e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a13a:	2310      	movs	r3, #16
 800a13c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a13e:	2310      	movs	r3, #16
 800a140:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	0e5b      	lsrs	r3, r3, #25
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	f003 0307 	and.w	r3, r3, #7
 800a150:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	0f5b      	lsrs	r3, r3, #29
 800a15a:	b2db      	uxtb	r3, r3
 800a15c:	f003 0307 	and.w	r3, r3, #7
 800a160:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a162:	7bbb      	ldrb	r3, [r7, #14]
 800a164:	7b3a      	ldrb	r2, [r7, #12]
 800a166:	4911      	ldr	r1, [pc, #68]	@ (800a1ac <UARTEx_SetNbDataToProcess+0x94>)
 800a168:	5c8a      	ldrb	r2, [r1, r2]
 800a16a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a16e:	7b3a      	ldrb	r2, [r7, #12]
 800a170:	490f      	ldr	r1, [pc, #60]	@ (800a1b0 <UARTEx_SetNbDataToProcess+0x98>)
 800a172:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a174:	fb93 f3f2 	sdiv	r3, r3, r2
 800a178:	b29a      	uxth	r2, r3
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a180:	7bfb      	ldrb	r3, [r7, #15]
 800a182:	7b7a      	ldrb	r2, [r7, #13]
 800a184:	4909      	ldr	r1, [pc, #36]	@ (800a1ac <UARTEx_SetNbDataToProcess+0x94>)
 800a186:	5c8a      	ldrb	r2, [r1, r2]
 800a188:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a18c:	7b7a      	ldrb	r2, [r7, #13]
 800a18e:	4908      	ldr	r1, [pc, #32]	@ (800a1b0 <UARTEx_SetNbDataToProcess+0x98>)
 800a190:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a192:	fb93 f3f2 	sdiv	r3, r3, r2
 800a196:	b29a      	uxth	r2, r3
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a19e:	bf00      	nop
 800a1a0:	3714      	adds	r7, #20
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a8:	4770      	bx	lr
 800a1aa:	bf00      	nop
 800a1ac:	0800bb30 	.word	0x0800bb30
 800a1b0:	0800bb38 	.word	0x0800bb38

0800a1b4 <arm_conv_f32>:
 800a1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b8:	b08b      	sub	sp, #44	@ 0x2c
 800a1ba:	4299      	cmp	r1, r3
 800a1bc:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a1be:	d205      	bcs.n	800a1cc <arm_conv_f32+0x18>
 800a1c0:	4606      	mov	r6, r0
 800a1c2:	460c      	mov	r4, r1
 800a1c4:	4610      	mov	r0, r2
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	4632      	mov	r2, r6
 800a1ca:	4623      	mov	r3, r4
 800a1cc:	f103 4b80 	add.w	fp, r3, #1073741824	@ 0x40000000
 800a1d0:	3101      	adds	r1, #1
 800a1d2:	1ac9      	subs	r1, r1, r3
 800a1d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a1d8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800a1dc:	9101      	str	r1, [sp, #4]
 800a1de:	1e59      	subs	r1, r3, #1
 800a1e0:	eb02 070b 	add.w	r7, r2, fp
 800a1e4:	f000 8277 	beq.w	800a6d6 <arm_conv_f32+0x522>
 800a1e8:	eddf 7aaf 	vldr	s15, [pc, #700]	@ 800a4a8 <arm_conv_f32+0x2f4>
 800a1ec:	f102 0904 	add.w	r9, r2, #4
 800a1f0:	46aa      	mov	sl, r5
 800a1f2:	4680      	mov	r8, r0
 800a1f4:	2401      	movs	r4, #1
 800a1f6:	f014 0603 	ands.w	r6, r4, #3
 800a1fa:	d01b      	beq.n	800a234 <arm_conv_f32+0x80>
 800a1fc:	ed92 7a00 	vldr	s14, [r2]
 800a200:	edd8 6a00 	vldr	s13, [r8]
 800a204:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a208:	3e01      	subs	r6, #1
 800a20a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a20e:	d011      	beq.n	800a234 <arm_conv_f32+0x80>
 800a210:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a214:	edd8 6a01 	vldr	s13, [r8, #4]
 800a218:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a21c:	2e01      	cmp	r6, #1
 800a21e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a222:	d007      	beq.n	800a234 <arm_conv_f32+0x80>
 800a224:	ed98 7a02 	vldr	s14, [r8, #8]
 800a228:	ed52 6a02 	vldr	s13, [r2, #-8]
 800a22c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a230:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a234:	3401      	adds	r4, #1
 800a236:	42a3      	cmp	r3, r4
 800a238:	ecea 7a01 	vstmia	sl!, {s15}
 800a23c:	464a      	mov	r2, r9
 800a23e:	d03a      	beq.n	800a2b6 <arm_conv_f32+0x102>
 800a240:	ea5f 0e94 	movs.w	lr, r4, lsr #2
 800a244:	f000 824c 	beq.w	800a6e0 <arm_conv_f32+0x52c>
 800a248:	f100 0210 	add.w	r2, r0, #16
 800a24c:	ea4f 180e 	mov.w	r8, lr, lsl #4
 800a250:	eddf 7a95 	vldr	s15, [pc, #596]	@ 800a4a8 <arm_conv_f32+0x2f4>
 800a254:	eb02 0c08 	add.w	ip, r2, r8
 800a258:	f1a9 0610 	sub.w	r6, r9, #16
 800a25c:	ed12 7a04 	vldr	s14, [r2, #-16]
 800a260:	edd6 3a04 	vldr	s7, [r6, #16]
 800a264:	ed12 6a03 	vldr	s12, [r2, #-12]
 800a268:	ed96 4a03 	vldr	s8, [r6, #12]
 800a26c:	ed52 6a02 	vldr	s13, [r2, #-8]
 800a270:	edd6 4a02 	vldr	s9, [r6, #8]
 800a274:	ed52 5a01 	vldr	s11, [r2, #-4]
 800a278:	ed96 5a01 	vldr	s10, [r6, #4]
 800a27c:	ee27 7a23 	vmul.f32	s14, s14, s7
 800a280:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a284:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a288:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800a28c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a290:	ee65 6a85 	vmul.f32	s13, s11, s10
 800a294:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a298:	3210      	adds	r2, #16
 800a29a:	4594      	cmp	ip, r2
 800a29c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2a0:	f1a6 0610 	sub.w	r6, r6, #16
 800a2a4:	d1da      	bne.n	800a25c <arm_conv_f32+0xa8>
 800a2a6:	ebce 7e0e 	rsb	lr, lr, lr, lsl #28
 800a2aa:	eb09 120e 	add.w	r2, r9, lr, lsl #4
 800a2ae:	4480      	add	r8, r0
 800a2b0:	f109 0904 	add.w	r9, r9, #4
 800a2b4:	e79f      	b.n	800a1f6 <arm_conv_f32+0x42>
 800a2b6:	2b03      	cmp	r3, #3
 800a2b8:	445d      	add	r5, fp
 800a2ba:	f240 80e9 	bls.w	800a490 <arm_conv_f32+0x2dc>
 800a2be:	9b01      	ldr	r3, [sp, #4]
 800a2c0:	089a      	lsrs	r2, r3, #2
 800a2c2:	9202      	str	r2, [sp, #8]
 800a2c4:	f000 8203 	beq.w	800a6ce <arm_conv_f32+0x51a>
 800a2c8:	ea4f 0894 	mov.w	r8, r4, lsr #2
 800a2cc:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800a2d0:	0112      	lsls	r2, r2, #4
 800a2d2:	f004 0603 	and.w	r6, r4, #3
 800a2d6:	9203      	str	r2, [sp, #12]
 800a2d8:	f1a3 0a10 	sub.w	sl, r3, #16
 800a2dc:	f1a3 020c 	sub.w	r2, r3, #12
 800a2e0:	3b08      	subs	r3, #8
 800a2e2:	9204      	str	r2, [sp, #16]
 800a2e4:	9305      	str	r3, [sp, #20]
 800a2e6:	f106 39ff 	add.w	r9, r6, #4294967295
 800a2ea:	e9cd 7008 	strd	r7, r0, [sp, #32]
 800a2ee:	9a03      	ldr	r2, [sp, #12]
 800a2f0:	f100 0c1c 	add.w	ip, r0, #28
 800a2f4:	e9cd 4106 	strd	r4, r1, [sp, #24]
 800a2f8:	464c      	mov	r4, r9
 800a2fa:	e9dd 9004 	ldrd	r9, r0, [sp, #16]
 800a2fe:	ebc8 7e08 	rsb	lr, r8, r8, lsl #28
 800a302:	f1a7 0310 	sub.w	r3, r7, #16
 800a306:	eb07 1e0e 	add.w	lr, r7, lr, lsl #4
 800a30a:	eb05 0b02 	add.w	fp, r5, r2
 800a30e:	461f      	mov	r7, r3
 800a310:	3510      	adds	r5, #16
 800a312:	ed9f 6a65 	vldr	s12, [pc, #404]	@ 800a4a8 <arm_conv_f32+0x2f4>
 800a316:	ed1c 1a07 	vldr	s2, [ip, #-28]	@ 0xffffffe4
 800a31a:	ed5c 1a06 	vldr	s3, [ip, #-24]	@ 0xffffffe8
 800a31e:	ed1c 2a05 	vldr	s4, [ip, #-20]	@ 0xffffffec
 800a322:	eeb0 5a46 	vmov.f32	s10, s12
 800a326:	eef0 4a46 	vmov.f32	s9, s12
 800a32a:	eef0 5a46 	vmov.f32	s11, s12
 800a32e:	463a      	mov	r2, r7
 800a330:	4663      	mov	r3, ip
 800a332:	4641      	mov	r1, r8
 800a334:	edd2 6a04 	vldr	s13, [r2, #16]
 800a338:	ed13 0a04 	vldr	s0, [r3, #-16]
 800a33c:	ed92 7a03 	vldr	s14, [r2, #12]
 800a340:	edd2 7a02 	vldr	s15, [r2, #8]
 800a344:	edd2 0a01 	vldr	s1, [r2, #4]
 800a348:	ee21 3aa6 	vmul.f32	s6, s3, s13
 800a34c:	ee62 3a26 	vmul.f32	s7, s4, s13
 800a350:	ee61 2a26 	vmul.f32	s5, s2, s13
 800a354:	ed13 1a03 	vldr	s2, [r3, #-12]
 800a358:	ee66 6a80 	vmul.f32	s13, s13, s0
 800a35c:	ee21 4a87 	vmul.f32	s8, s3, s14
 800a360:	ee73 4a24 	vadd.f32	s9, s6, s9
 800a364:	ee33 5a85 	vadd.f32	s10, s7, s10
 800a368:	ee22 3a07 	vmul.f32	s6, s4, s14
 800a36c:	ed53 1a02 	vldr	s3, [r3, #-8]
 800a370:	ee72 2aa5 	vadd.f32	s5, s5, s11
 800a374:	ee36 6a86 	vadd.f32	s12, s13, s12
 800a378:	ee60 3a07 	vmul.f32	s7, s0, s14
 800a37c:	ee27 7a01 	vmul.f32	s14, s14, s2
 800a380:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a384:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a388:	ee74 2a22 	vadd.f32	s5, s8, s5
 800a38c:	ee60 4a27 	vmul.f32	s9, s0, s15
 800a390:	ee22 4a27 	vmul.f32	s8, s4, s15
 800a394:	ee73 3a85 	vadd.f32	s7, s7, s10
 800a398:	ed13 2a01 	vldr	s4, [r3, #-4]
 800a39c:	ee21 5a27 	vmul.f32	s10, s2, s15
 800a3a0:	ee67 7aa1 	vmul.f32	s15, s15, s3
 800a3a4:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a3a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a3ac:	ee34 4a22 	vadd.f32	s8, s8, s5
 800a3b0:	ee60 5a20 	vmul.f32	s11, s0, s1
 800a3b4:	ee21 3a20 	vmul.f32	s6, s2, s1
 800a3b8:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a3bc:	ee21 7aa0 	vmul.f32	s14, s3, s1
 800a3c0:	ee20 6a82 	vmul.f32	s12, s1, s4
 800a3c4:	3901      	subs	r1, #1
 800a3c6:	f1a2 0210 	sub.w	r2, r2, #16
 800a3ca:	ee75 5a84 	vadd.f32	s11, s11, s8
 800a3ce:	ee73 4a24 	vadd.f32	s9, s6, s9
 800a3d2:	ee37 5a05 	vadd.f32	s10, s14, s10
 800a3d6:	ee36 6a27 	vadd.f32	s12, s12, s15
 800a3da:	f103 0310 	add.w	r3, r3, #16
 800a3de:	d1a9      	bne.n	800a334 <arm_conv_f32+0x180>
 800a3e0:	eb0a 030c 	add.w	r3, sl, ip
 800a3e4:	2e00      	cmp	r6, #0
 800a3e6:	d042      	beq.n	800a46e <arm_conv_f32+0x2ba>
 800a3e8:	edde 7a00 	vldr	s15, [lr]
 800a3ec:	ed93 4a00 	vldr	s8, [r3]
 800a3f0:	ee61 6a27 	vmul.f32	s13, s2, s15
 800a3f4:	ee61 3aa7 	vmul.f32	s7, s3, s15
 800a3f8:	ee22 7a27 	vmul.f32	s14, s4, s15
 800a3fc:	ee64 7a27 	vmul.f32	s15, s8, s15
 800a400:	ee75 5aa6 	vadd.f32	s11, s11, s13
 800a404:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a408:	ee35 5a07 	vadd.f32	s10, s10, s14
 800a40c:	ee36 6a27 	vadd.f32	s12, s12, s15
 800a410:	eb09 030c 	add.w	r3, r9, ip
 800a414:	b35c      	cbz	r4, 800a46e <arm_conv_f32+0x2ba>
 800a416:	ed5e 7a01 	vldr	s15, [lr, #-4]
 800a41a:	edd3 6a00 	vldr	s13, [r3]
 800a41e:	ee21 7aa7 	vmul.f32	s14, s3, s15
 800a422:	ee22 3a27 	vmul.f32	s6, s4, s15
 800a426:	ee67 3a84 	vmul.f32	s7, s15, s8
 800a42a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a42e:	2c01      	cmp	r4, #1
 800a430:	ee75 5a87 	vadd.f32	s11, s11, s14
 800a434:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a438:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a43c:	ee36 6a27 	vadd.f32	s12, s12, s15
 800a440:	eb00 030c 	add.w	r3, r0, ip
 800a444:	d013      	beq.n	800a46e <arm_conv_f32+0x2ba>
 800a446:	ed1e 7a02 	vldr	s14, [lr, #-8]
 800a44a:	edd3 3a00 	vldr	s7, [r3]
 800a44e:	ee62 7a07 	vmul.f32	s15, s4, s14
 800a452:	ee27 4a04 	vmul.f32	s8, s14, s8
 800a456:	ee67 6a26 	vmul.f32	s13, s14, s13
 800a45a:	ee27 7a23 	vmul.f32	s14, s14, s7
 800a45e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800a462:	ee74 4a84 	vadd.f32	s9, s9, s8
 800a466:	ee35 5a26 	vadd.f32	s10, s10, s13
 800a46a:	ee36 6a07 	vadd.f32	s12, s12, s14
 800a46e:	45ab      	cmp	fp, r5
 800a470:	ed45 5a04 	vstr	s11, [r5, #-16]
 800a474:	ed45 4a03 	vstr	s9, [r5, #-12]
 800a478:	ed05 5a02 	vstr	s10, [r5, #-8]
 800a47c:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a480:	f10c 0c10 	add.w	ip, ip, #16
 800a484:	f105 0310 	add.w	r3, r5, #16
 800a488:	f000 809e 	beq.w	800a5c8 <arm_conv_f32+0x414>
 800a48c:	461d      	mov	r5, r3
 800a48e:	e740      	b.n	800a312 <arm_conv_f32+0x15e>
 800a490:	9a01      	ldr	r2, [sp, #4]
 800a492:	46ac      	mov	ip, r5
 800a494:	2a00      	cmp	r2, #0
 800a496:	d037      	beq.n	800a508 <arm_conv_f32+0x354>
 800a498:	9a01      	ldr	r2, [sp, #4]
 800a49a:	ed9f 6a03 	vldr	s12, [pc, #12]	@ 800a4a8 <arm_conv_f32+0x2f4>
 800a49e:	0096      	lsls	r6, r2, #2
 800a4a0:	eb05 0c06 	add.w	ip, r5, r6
 800a4a4:	4604      	mov	r4, r0
 800a4a6:	e021      	b.n	800a4ec <arm_conv_f32+0x338>
 800a4a8:	00000000 	.word	0x00000000
 800a4ac:	edd7 7a00 	vldr	s15, [r7]
 800a4b0:	ecb2 7a01 	vldmia	r2!, {s14}
 800a4b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a4b8:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a4bc:	b189      	cbz	r1, 800a4e2 <arm_conv_f32+0x32e>
 800a4be:	ed17 7a01 	vldr	s14, [r7, #-4]
 800a4c2:	edd4 6a01 	vldr	s13, [r4, #4]
 800a4c6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a4ca:	2b02      	cmp	r3, #2
 800a4cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a4d0:	d007      	beq.n	800a4e2 <arm_conv_f32+0x32e>
 800a4d2:	ed94 7a02 	vldr	s14, [r4, #8]
 800a4d6:	ed57 6a02 	vldr	s13, [r7, #-8]
 800a4da:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a4de:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a4e2:	ece5 7a01 	vstmia	r5!, {s15}
 800a4e6:	4565      	cmp	r5, ip
 800a4e8:	4614      	mov	r4, r2
 800a4ea:	d00a      	beq.n	800a502 <arm_conv_f32+0x34e>
 800a4ec:	4622      	mov	r2, r4
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d1dc      	bne.n	800a4ac <arm_conv_f32+0x2f8>
 800a4f2:	ed5f 7a13 	vldr	s15, [pc, #-76]	@ 800a4a8 <arm_conv_f32+0x2f4>
 800a4f6:	ece5 7a01 	vstmia	r5!, {s15}
 800a4fa:	1d22      	adds	r2, r4, #4
 800a4fc:	4565      	cmp	r5, ip
 800a4fe:	4614      	mov	r4, r2
 800a500:	d1f4      	bne.n	800a4ec <arm_conv_f32+0x338>
 800a502:	4430      	add	r0, r6
 800a504:	2900      	cmp	r1, #0
 800a506:	d059      	beq.n	800a5bc <arm_conv_f32+0x408>
 800a508:	088d      	lsrs	r5, r1, #2
 800a50a:	ed5f 5a19 	vldr	s11, [pc, #-100]	@ 800a4a8 <arm_conv_f32+0x2f4>
 800a50e:	d058      	beq.n	800a5c2 <arm_conv_f32+0x40e>
 800a510:	f100 0210 	add.w	r2, r0, #16
 800a514:	f1a7 0310 	sub.w	r3, r7, #16
 800a518:	462c      	mov	r4, r5
 800a51a:	ed52 6a04 	vldr	s13, [r2, #-16]
 800a51e:	edd3 3a04 	vldr	s7, [r3, #16]
 800a522:	ed12 7a03 	vldr	s14, [r2, #-12]
 800a526:	ed93 4a03 	vldr	s8, [r3, #12]
 800a52a:	ed52 7a02 	vldr	s15, [r2, #-8]
 800a52e:	edd3 4a02 	vldr	s9, [r3, #8]
 800a532:	ed12 6a01 	vldr	s12, [r2, #-4]
 800a536:	ed93 5a01 	vldr	s10, [r3, #4]
 800a53a:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800a53e:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a542:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800a546:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800a54a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a54e:	ee66 6a05 	vmul.f32	s13, s12, s10
 800a552:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a556:	3c01      	subs	r4, #1
 800a558:	f102 0210 	add.w	r2, r2, #16
 800a55c:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800a560:	f1a3 0310 	sub.w	r3, r3, #16
 800a564:	d1d9      	bne.n	800a51a <arm_conv_f32+0x366>
 800a566:	ebc5 7305 	rsb	r3, r5, r5, lsl #28
 800a56a:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 800a56e:	eb00 1505 	add.w	r5, r0, r5, lsl #4
 800a572:	f011 0203 	ands.w	r2, r1, #3
 800a576:	d01b      	beq.n	800a5b0 <arm_conv_f32+0x3fc>
 800a578:	edd3 7a00 	vldr	s15, [r3]
 800a57c:	ed95 7a00 	vldr	s14, [r5]
 800a580:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a584:	3a01      	subs	r2, #1
 800a586:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800a58a:	d011      	beq.n	800a5b0 <arm_conv_f32+0x3fc>
 800a58c:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a590:	ed95 7a01 	vldr	s14, [r5, #4]
 800a594:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a598:	2a01      	cmp	r2, #1
 800a59a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800a59e:	d007      	beq.n	800a5b0 <arm_conv_f32+0x3fc>
 800a5a0:	edd5 7a02 	vldr	s15, [r5, #8]
 800a5a4:	ed13 7a02 	vldr	s14, [r3, #-8]
 800a5a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a5ac:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800a5b0:	3901      	subs	r1, #1
 800a5b2:	ecec 5a01 	vstmia	ip!, {s11}
 800a5b6:	f100 0004 	add.w	r0, r0, #4
 800a5ba:	d1a5      	bne.n	800a508 <arm_conv_f32+0x354>
 800a5bc:	b00b      	add	sp, #44	@ 0x2c
 800a5be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c2:	463b      	mov	r3, r7
 800a5c4:	4605      	mov	r5, r0
 800a5c6:	e7d4      	b.n	800a572 <arm_conv_f32+0x3be>
 800a5c8:	9b02      	ldr	r3, [sp, #8]
 800a5ca:	e9dd 7008 	ldrd	r7, r0, [sp, #32]
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	9302      	str	r3, [sp, #8]
 800a5d2:	9b03      	ldr	r3, [sp, #12]
 800a5d4:	e9dd 4106 	ldrd	r4, r1, [sp, #24]
 800a5d8:	4403      	add	r3, r0
 800a5da:	465d      	mov	r5, fp
 800a5dc:	469e      	mov	lr, r3
 800a5de:	9b01      	ldr	r3, [sp, #4]
 800a5e0:	f013 0c03 	ands.w	ip, r3, #3
 800a5e4:	d075      	beq.n	800a6d2 <arm_conv_f32+0x51e>
 800a5e6:	9b02      	ldr	r3, [sp, #8]
 800a5e8:	ea4f 0a94 	mov.w	sl, r4, lsr #2
 800a5ec:	f004 0403 	and.w	r4, r4, #3
 800a5f0:	f104 3bff 	add.w	fp, r4, #4294967295
 800a5f4:	f103 0801 	add.w	r8, r3, #1
 800a5f8:	ea4f 130a 	mov.w	r3, sl, lsl #4
 800a5fc:	e9cd 7002 	strd	r7, r0, [sp, #8]
 800a600:	ebca 790a 	rsb	r9, sl, sl, lsl #28
 800a604:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 800a608:	f1a7 0210 	sub.w	r2, r7, #16
 800a60c:	4618      	mov	r0, r3
 800a60e:	465b      	mov	r3, fp
 800a610:	eb07 1909 	add.w	r9, r7, r9, lsl #4
 800a614:	468b      	mov	fp, r1
 800a616:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 800a61a:	4621      	mov	r1, r4
 800a61c:	4617      	mov	r7, r2
 800a61e:	461c      	mov	r4, r3
 800a620:	ed5f 7a5f 	vldr	s15, [pc, #-380]	@ 800a4a8 <arm_conv_f32+0x2f4>
 800a624:	f10e 0210 	add.w	r2, lr, #16
 800a628:	463b      	mov	r3, r7
 800a62a:	4656      	mov	r6, sl
 800a62c:	ed12 7a04 	vldr	s14, [r2, #-16]
 800a630:	edd3 3a04 	vldr	s7, [r3, #16]
 800a634:	ed12 6a03 	vldr	s12, [r2, #-12]
 800a638:	ed93 4a03 	vldr	s8, [r3, #12]
 800a63c:	ed52 6a02 	vldr	s13, [r2, #-8]
 800a640:	edd3 4a02 	vldr	s9, [r3, #8]
 800a644:	ed52 5a01 	vldr	s11, [r2, #-4]
 800a648:	ed93 5a01 	vldr	s10, [r3, #4]
 800a64c:	ee27 7a23 	vmul.f32	s14, s14, s7
 800a650:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a654:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a658:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800a65c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a660:	ee65 6a85 	vmul.f32	s13, s11, s10
 800a664:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a668:	3e01      	subs	r6, #1
 800a66a:	f102 0210 	add.w	r2, r2, #16
 800a66e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a672:	f1a3 0310 	sub.w	r3, r3, #16
 800a676:	d1d9      	bne.n	800a62c <arm_conv_f32+0x478>
 800a678:	4486      	add	lr, r0
 800a67a:	b1d1      	cbz	r1, 800a6b2 <arm_conv_f32+0x4fe>
 800a67c:	ed99 7a00 	vldr	s14, [r9]
 800a680:	edde 6a00 	vldr	s13, [lr]
 800a684:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a688:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a68c:	b18c      	cbz	r4, 800a6b2 <arm_conv_f32+0x4fe>
 800a68e:	ed19 7a01 	vldr	s14, [r9, #-4]
 800a692:	edde 6a01 	vldr	s13, [lr, #4]
 800a696:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a69a:	2c01      	cmp	r4, #1
 800a69c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a6a0:	d007      	beq.n	800a6b2 <arm_conv_f32+0x4fe>
 800a6a2:	ed9e 7a02 	vldr	s14, [lr, #8]
 800a6a6:	ed59 6a02 	vldr	s13, [r9, #-8]
 800a6aa:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a6ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a6b2:	ece5 7a01 	vstmia	r5!, {s15}
 800a6b6:	4565      	cmp	r5, ip
 800a6b8:	46c6      	mov	lr, r8
 800a6ba:	f108 0804 	add.w	r8, r8, #4
 800a6be:	d1af      	bne.n	800a620 <arm_conv_f32+0x46c>
 800a6c0:	e9dd 7002 	ldrd	r7, r0, [sp, #8]
 800a6c4:	4659      	mov	r1, fp
 800a6c6:	9b01      	ldr	r3, [sp, #4]
 800a6c8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a6cc:	e71c      	b.n	800a508 <arm_conv_f32+0x354>
 800a6ce:	4686      	mov	lr, r0
 800a6d0:	e785      	b.n	800a5de <arm_conv_f32+0x42a>
 800a6d2:	46ac      	mov	ip, r5
 800a6d4:	e7f7      	b.n	800a6c6 <arm_conv_f32+0x512>
 800a6d6:	9a01      	ldr	r2, [sp, #4]
 800a6d8:	2a00      	cmp	r2, #0
 800a6da:	f47f aedd 	bne.w	800a498 <arm_conv_f32+0x2e4>
 800a6de:	e76d      	b.n	800a5bc <arm_conv_f32+0x408>
 800a6e0:	ed5f 7a8f 	vldr	s15, [pc, #-572]	@ 800a4a8 <arm_conv_f32+0x2f4>
 800a6e4:	4680      	mov	r8, r0
 800a6e6:	e5e3      	b.n	800a2b0 <arm_conv_f32+0xfc>

0800a6e8 <memset>:
 800a6e8:	4402      	add	r2, r0
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d100      	bne.n	800a6f2 <memset+0xa>
 800a6f0:	4770      	bx	lr
 800a6f2:	f803 1b01 	strb.w	r1, [r3], #1
 800a6f6:	e7f9      	b.n	800a6ec <memset+0x4>

0800a6f8 <__libc_init_array>:
 800a6f8:	b570      	push	{r4, r5, r6, lr}
 800a6fa:	4d0d      	ldr	r5, [pc, #52]	@ (800a730 <__libc_init_array+0x38>)
 800a6fc:	4c0d      	ldr	r4, [pc, #52]	@ (800a734 <__libc_init_array+0x3c>)
 800a6fe:	1b64      	subs	r4, r4, r5
 800a700:	10a4      	asrs	r4, r4, #2
 800a702:	2600      	movs	r6, #0
 800a704:	42a6      	cmp	r6, r4
 800a706:	d109      	bne.n	800a71c <__libc_init_array+0x24>
 800a708:	4d0b      	ldr	r5, [pc, #44]	@ (800a738 <__libc_init_array+0x40>)
 800a70a:	4c0c      	ldr	r4, [pc, #48]	@ (800a73c <__libc_init_array+0x44>)
 800a70c:	f000 fde4 	bl	800b2d8 <_init>
 800a710:	1b64      	subs	r4, r4, r5
 800a712:	10a4      	asrs	r4, r4, #2
 800a714:	2600      	movs	r6, #0
 800a716:	42a6      	cmp	r6, r4
 800a718:	d105      	bne.n	800a726 <__libc_init_array+0x2e>
 800a71a:	bd70      	pop	{r4, r5, r6, pc}
 800a71c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a720:	4798      	blx	r3
 800a722:	3601      	adds	r6, #1
 800a724:	e7ee      	b.n	800a704 <__libc_init_array+0xc>
 800a726:	f855 3b04 	ldr.w	r3, [r5], #4
 800a72a:	4798      	blx	r3
 800a72c:	3601      	adds	r6, #1
 800a72e:	e7f2      	b.n	800a716 <__libc_init_array+0x1e>
 800a730:	0800bd20 	.word	0x0800bd20
 800a734:	0800bd20 	.word	0x0800bd20
 800a738:	0800bd20 	.word	0x0800bd20
 800a73c:	0800bd24 	.word	0x0800bd24

0800a740 <cos>:
 800a740:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a742:	eeb0 7b40 	vmov.f64	d7, d0
 800a746:	ee17 3a90 	vmov	r3, s15
 800a74a:	4a21      	ldr	r2, [pc, #132]	@ (800a7d0 <cos+0x90>)
 800a74c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a750:	4293      	cmp	r3, r2
 800a752:	d806      	bhi.n	800a762 <cos+0x22>
 800a754:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 800a7c8 <cos+0x88>
 800a758:	b005      	add	sp, #20
 800a75a:	f85d eb04 	ldr.w	lr, [sp], #4
 800a75e:	f000 b83b 	b.w	800a7d8 <__kernel_cos>
 800a762:	4a1c      	ldr	r2, [pc, #112]	@ (800a7d4 <cos+0x94>)
 800a764:	4293      	cmp	r3, r2
 800a766:	d904      	bls.n	800a772 <cos+0x32>
 800a768:	ee30 0b40 	vsub.f64	d0, d0, d0
 800a76c:	b005      	add	sp, #20
 800a76e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a772:	4668      	mov	r0, sp
 800a774:	f000 f8f0 	bl	800a958 <__ieee754_rem_pio2>
 800a778:	f000 0003 	and.w	r0, r0, #3
 800a77c:	2801      	cmp	r0, #1
 800a77e:	d009      	beq.n	800a794 <cos+0x54>
 800a780:	2802      	cmp	r0, #2
 800a782:	d010      	beq.n	800a7a6 <cos+0x66>
 800a784:	b9b0      	cbnz	r0, 800a7b4 <cos+0x74>
 800a786:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a78a:	ed9d 0b00 	vldr	d0, [sp]
 800a78e:	f000 f823 	bl	800a7d8 <__kernel_cos>
 800a792:	e7eb      	b.n	800a76c <cos+0x2c>
 800a794:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a798:	ed9d 0b00 	vldr	d0, [sp]
 800a79c:	f000 f884 	bl	800a8a8 <__kernel_sin>
 800a7a0:	eeb1 0b40 	vneg.f64	d0, d0
 800a7a4:	e7e2      	b.n	800a76c <cos+0x2c>
 800a7a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a7aa:	ed9d 0b00 	vldr	d0, [sp]
 800a7ae:	f000 f813 	bl	800a7d8 <__kernel_cos>
 800a7b2:	e7f5      	b.n	800a7a0 <cos+0x60>
 800a7b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a7b8:	ed9d 0b00 	vldr	d0, [sp]
 800a7bc:	2001      	movs	r0, #1
 800a7be:	f000 f873 	bl	800a8a8 <__kernel_sin>
 800a7c2:	e7d3      	b.n	800a76c <cos+0x2c>
 800a7c4:	f3af 8000 	nop.w
	...
 800a7d0:	3fe921fb 	.word	0x3fe921fb
 800a7d4:	7fefffff 	.word	0x7fefffff

0800a7d8 <__kernel_cos>:
 800a7d8:	eeb0 5b40 	vmov.f64	d5, d0
 800a7dc:	ee15 1a90 	vmov	r1, s11
 800a7e0:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800a7e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800a7e8:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 800a7ec:	d204      	bcs.n	800a7f8 <__kernel_cos+0x20>
 800a7ee:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 800a7f2:	ee17 3a90 	vmov	r3, s15
 800a7f6:	b343      	cbz	r3, 800a84a <__kernel_cos+0x72>
 800a7f8:	ee25 6b05 	vmul.f64	d6, d5, d5
 800a7fc:	ee21 1b45 	vnmul.f64	d1, d1, d5
 800a800:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 800a870 <__kernel_cos+0x98>
 800a804:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800a878 <__kernel_cos+0xa0>
 800a808:	eea6 4b07 	vfma.f64	d4, d6, d7
 800a80c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800a880 <__kernel_cos+0xa8>
 800a810:	eea4 7b06 	vfma.f64	d7, d4, d6
 800a814:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800a888 <__kernel_cos+0xb0>
 800a818:	eea7 4b06 	vfma.f64	d4, d7, d6
 800a81c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800a890 <__kernel_cos+0xb8>
 800a820:	4b1f      	ldr	r3, [pc, #124]	@ (800a8a0 <__kernel_cos+0xc8>)
 800a822:	eea4 7b06 	vfma.f64	d7, d4, d6
 800a826:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800a898 <__kernel_cos+0xc0>
 800a82a:	4299      	cmp	r1, r3
 800a82c:	eea7 4b06 	vfma.f64	d4, d7, d6
 800a830:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800a834:	ee24 4b06 	vmul.f64	d4, d4, d6
 800a838:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a83c:	eea6 1b04 	vfma.f64	d1, d6, d4
 800a840:	d804      	bhi.n	800a84c <__kernel_cos+0x74>
 800a842:	ee37 7b41 	vsub.f64	d7, d7, d1
 800a846:	ee30 0b47 	vsub.f64	d0, d0, d7
 800a84a:	4770      	bx	lr
 800a84c:	4b15      	ldr	r3, [pc, #84]	@ (800a8a4 <__kernel_cos+0xcc>)
 800a84e:	4299      	cmp	r1, r3
 800a850:	d809      	bhi.n	800a866 <__kernel_cos+0x8e>
 800a852:	2200      	movs	r2, #0
 800a854:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 800a858:	ec43 2b16 	vmov	d6, r2, r3
 800a85c:	ee30 0b46 	vsub.f64	d0, d0, d6
 800a860:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a864:	e7ed      	b.n	800a842 <__kernel_cos+0x6a>
 800a866:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 800a86a:	e7f7      	b.n	800a85c <__kernel_cos+0x84>
 800a86c:	f3af 8000 	nop.w
 800a870:	be8838d4 	.word	0xbe8838d4
 800a874:	bda8fae9 	.word	0xbda8fae9
 800a878:	bdb4b1c4 	.word	0xbdb4b1c4
 800a87c:	3e21ee9e 	.word	0x3e21ee9e
 800a880:	809c52ad 	.word	0x809c52ad
 800a884:	be927e4f 	.word	0xbe927e4f
 800a888:	19cb1590 	.word	0x19cb1590
 800a88c:	3efa01a0 	.word	0x3efa01a0
 800a890:	16c15177 	.word	0x16c15177
 800a894:	bf56c16c 	.word	0xbf56c16c
 800a898:	5555554c 	.word	0x5555554c
 800a89c:	3fa55555 	.word	0x3fa55555
 800a8a0:	3fd33332 	.word	0x3fd33332
 800a8a4:	3fe90000 	.word	0x3fe90000

0800a8a8 <__kernel_sin>:
 800a8a8:	ee10 3a90 	vmov	r3, s1
 800a8ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8b0:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800a8b4:	d204      	bcs.n	800a8c0 <__kernel_sin+0x18>
 800a8b6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800a8ba:	ee17 3a90 	vmov	r3, s15
 800a8be:	b35b      	cbz	r3, 800a918 <__kernel_sin+0x70>
 800a8c0:	ee20 6b00 	vmul.f64	d6, d0, d0
 800a8c4:	ee20 5b06 	vmul.f64	d5, d0, d6
 800a8c8:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 800a920 <__kernel_sin+0x78>
 800a8cc:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800a928 <__kernel_sin+0x80>
 800a8d0:	eea6 4b07 	vfma.f64	d4, d6, d7
 800a8d4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800a930 <__kernel_sin+0x88>
 800a8d8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800a8dc:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800a938 <__kernel_sin+0x90>
 800a8e0:	eea7 4b06 	vfma.f64	d4, d7, d6
 800a8e4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800a940 <__kernel_sin+0x98>
 800a8e8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800a8ec:	b930      	cbnz	r0, 800a8fc <__kernel_sin+0x54>
 800a8ee:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800a948 <__kernel_sin+0xa0>
 800a8f2:	eea6 4b07 	vfma.f64	d4, d6, d7
 800a8f6:	eea4 0b05 	vfma.f64	d0, d4, d5
 800a8fa:	4770      	bx	lr
 800a8fc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800a900:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 800a904:	eea1 7b04 	vfma.f64	d7, d1, d4
 800a908:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800a90c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800a950 <__kernel_sin+0xa8>
 800a910:	eea5 1b07 	vfma.f64	d1, d5, d7
 800a914:	ee30 0b41 	vsub.f64	d0, d0, d1
 800a918:	4770      	bx	lr
 800a91a:	bf00      	nop
 800a91c:	f3af 8000 	nop.w
 800a920:	5acfd57c 	.word	0x5acfd57c
 800a924:	3de5d93a 	.word	0x3de5d93a
 800a928:	8a2b9ceb 	.word	0x8a2b9ceb
 800a92c:	be5ae5e6 	.word	0xbe5ae5e6
 800a930:	57b1fe7d 	.word	0x57b1fe7d
 800a934:	3ec71de3 	.word	0x3ec71de3
 800a938:	19c161d5 	.word	0x19c161d5
 800a93c:	bf2a01a0 	.word	0xbf2a01a0
 800a940:	1110f8a6 	.word	0x1110f8a6
 800a944:	3f811111 	.word	0x3f811111
 800a948:	55555549 	.word	0x55555549
 800a94c:	bfc55555 	.word	0xbfc55555
 800a950:	55555549 	.word	0x55555549
 800a954:	3fc55555 	.word	0x3fc55555

0800a958 <__ieee754_rem_pio2>:
 800a958:	b570      	push	{r4, r5, r6, lr}
 800a95a:	eeb0 7b40 	vmov.f64	d7, d0
 800a95e:	ee17 5a90 	vmov	r5, s15
 800a962:	4b99      	ldr	r3, [pc, #612]	@ (800abc8 <__ieee754_rem_pio2+0x270>)
 800a964:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800a968:	429e      	cmp	r6, r3
 800a96a:	b088      	sub	sp, #32
 800a96c:	4604      	mov	r4, r0
 800a96e:	d807      	bhi.n	800a980 <__ieee754_rem_pio2+0x28>
 800a970:	2200      	movs	r2, #0
 800a972:	2300      	movs	r3, #0
 800a974:	ed84 0b00 	vstr	d0, [r4]
 800a978:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a97c:	2000      	movs	r0, #0
 800a97e:	e01b      	b.n	800a9b8 <__ieee754_rem_pio2+0x60>
 800a980:	4b92      	ldr	r3, [pc, #584]	@ (800abcc <__ieee754_rem_pio2+0x274>)
 800a982:	429e      	cmp	r6, r3
 800a984:	d83b      	bhi.n	800a9fe <__ieee754_rem_pio2+0xa6>
 800a986:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 800a98a:	2d00      	cmp	r5, #0
 800a98c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 800ab88 <__ieee754_rem_pio2+0x230>
 800a990:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 800a994:	dd19      	ble.n	800a9ca <__ieee754_rem_pio2+0x72>
 800a996:	ee30 7b46 	vsub.f64	d7, d0, d6
 800a99a:	429e      	cmp	r6, r3
 800a99c:	d00e      	beq.n	800a9bc <__ieee754_rem_pio2+0x64>
 800a99e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 800ab90 <__ieee754_rem_pio2+0x238>
 800a9a2:	ee37 6b45 	vsub.f64	d6, d7, d5
 800a9a6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a9aa:	ed84 6b00 	vstr	d6, [r4]
 800a9ae:	ee37 7b45 	vsub.f64	d7, d7, d5
 800a9b2:	ed84 7b02 	vstr	d7, [r4, #8]
 800a9b6:	2001      	movs	r0, #1
 800a9b8:	b008      	add	sp, #32
 800a9ba:	bd70      	pop	{r4, r5, r6, pc}
 800a9bc:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 800ab98 <__ieee754_rem_pio2+0x240>
 800a9c0:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 800aba0 <__ieee754_rem_pio2+0x248>
 800a9c4:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a9c8:	e7eb      	b.n	800a9a2 <__ieee754_rem_pio2+0x4a>
 800a9ca:	429e      	cmp	r6, r3
 800a9cc:	ee30 7b06 	vadd.f64	d7, d0, d6
 800a9d0:	d00e      	beq.n	800a9f0 <__ieee754_rem_pio2+0x98>
 800a9d2:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 800ab90 <__ieee754_rem_pio2+0x238>
 800a9d6:	ee37 6b05 	vadd.f64	d6, d7, d5
 800a9da:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a9de:	ed84 6b00 	vstr	d6, [r4]
 800a9e2:	ee37 7b05 	vadd.f64	d7, d7, d5
 800a9e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ea:	ed84 7b02 	vstr	d7, [r4, #8]
 800a9ee:	e7e3      	b.n	800a9b8 <__ieee754_rem_pio2+0x60>
 800a9f0:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 800ab98 <__ieee754_rem_pio2+0x240>
 800a9f4:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 800aba0 <__ieee754_rem_pio2+0x248>
 800a9f8:	ee37 7b06 	vadd.f64	d7, d7, d6
 800a9fc:	e7eb      	b.n	800a9d6 <__ieee754_rem_pio2+0x7e>
 800a9fe:	4b74      	ldr	r3, [pc, #464]	@ (800abd0 <__ieee754_rem_pio2+0x278>)
 800aa00:	429e      	cmp	r6, r3
 800aa02:	d870      	bhi.n	800aae6 <__ieee754_rem_pio2+0x18e>
 800aa04:	f000 f8ec 	bl	800abe0 <fabs>
 800aa08:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800aa0c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800aba8 <__ieee754_rem_pio2+0x250>
 800aa10:	eea0 7b06 	vfma.f64	d7, d0, d6
 800aa14:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800aa18:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800aa1c:	ee17 0a90 	vmov	r0, s15
 800aa20:	eeb1 4b45 	vneg.f64	d4, d5
 800aa24:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 800ab88 <__ieee754_rem_pio2+0x230>
 800aa28:	eea5 0b47 	vfms.f64	d0, d5, d7
 800aa2c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 800ab90 <__ieee754_rem_pio2+0x238>
 800aa30:	281f      	cmp	r0, #31
 800aa32:	ee25 7b07 	vmul.f64	d7, d5, d7
 800aa36:	ee30 6b47 	vsub.f64	d6, d0, d7
 800aa3a:	dc05      	bgt.n	800aa48 <__ieee754_rem_pio2+0xf0>
 800aa3c:	4b65      	ldr	r3, [pc, #404]	@ (800abd4 <__ieee754_rem_pio2+0x27c>)
 800aa3e:	1e42      	subs	r2, r0, #1
 800aa40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa44:	42b3      	cmp	r3, r6
 800aa46:	d109      	bne.n	800aa5c <__ieee754_rem_pio2+0x104>
 800aa48:	ee16 3a90 	vmov	r3, s13
 800aa4c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800aa50:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 800aa54:	2b10      	cmp	r3, #16
 800aa56:	ea4f 5226 	mov.w	r2, r6, asr #20
 800aa5a:	dc02      	bgt.n	800aa62 <__ieee754_rem_pio2+0x10a>
 800aa5c:	ed84 6b00 	vstr	d6, [r4]
 800aa60:	e01a      	b.n	800aa98 <__ieee754_rem_pio2+0x140>
 800aa62:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 800ab98 <__ieee754_rem_pio2+0x240>
 800aa66:	eeb0 6b40 	vmov.f64	d6, d0
 800aa6a:	eea4 6b03 	vfma.f64	d6, d4, d3
 800aa6e:	ee30 7b46 	vsub.f64	d7, d0, d6
 800aa72:	eea4 7b03 	vfma.f64	d7, d4, d3
 800aa76:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 800aba0 <__ieee754_rem_pio2+0x248>
 800aa7a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 800aa7e:	ee36 3b47 	vsub.f64	d3, d6, d7
 800aa82:	ee13 3a90 	vmov	r3, s7
 800aa86:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800aa8a:	1ad3      	subs	r3, r2, r3
 800aa8c:	2b31      	cmp	r3, #49	@ 0x31
 800aa8e:	dc17      	bgt.n	800aac0 <__ieee754_rem_pio2+0x168>
 800aa90:	eeb0 0b46 	vmov.f64	d0, d6
 800aa94:	ed84 3b00 	vstr	d3, [r4]
 800aa98:	ed94 6b00 	vldr	d6, [r4]
 800aa9c:	2d00      	cmp	r5, #0
 800aa9e:	ee30 0b46 	vsub.f64	d0, d0, d6
 800aaa2:	ee30 0b47 	vsub.f64	d0, d0, d7
 800aaa6:	ed84 0b02 	vstr	d0, [r4, #8]
 800aaaa:	da85      	bge.n	800a9b8 <__ieee754_rem_pio2+0x60>
 800aaac:	eeb1 6b46 	vneg.f64	d6, d6
 800aab0:	eeb1 0b40 	vneg.f64	d0, d0
 800aab4:	ed84 6b00 	vstr	d6, [r4]
 800aab8:	ed84 0b02 	vstr	d0, [r4, #8]
 800aabc:	4240      	negs	r0, r0
 800aabe:	e77b      	b.n	800a9b8 <__ieee754_rem_pio2+0x60>
 800aac0:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 800abb0 <__ieee754_rem_pio2+0x258>
 800aac4:	eeb0 0b46 	vmov.f64	d0, d6
 800aac8:	eea4 0b07 	vfma.f64	d0, d4, d7
 800aacc:	ee36 6b40 	vsub.f64	d6, d6, d0
 800aad0:	eea4 6b07 	vfma.f64	d6, d4, d7
 800aad4:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 800abb8 <__ieee754_rem_pio2+0x260>
 800aad8:	eeb0 7b46 	vmov.f64	d7, d6
 800aadc:	ee95 7b04 	vfnms.f64	d7, d5, d4
 800aae0:	ee30 6b47 	vsub.f64	d6, d0, d7
 800aae4:	e7ba      	b.n	800aa5c <__ieee754_rem_pio2+0x104>
 800aae6:	4b3c      	ldr	r3, [pc, #240]	@ (800abd8 <__ieee754_rem_pio2+0x280>)
 800aae8:	429e      	cmp	r6, r3
 800aaea:	d906      	bls.n	800aafa <__ieee754_rem_pio2+0x1a2>
 800aaec:	ee30 7b40 	vsub.f64	d7, d0, d0
 800aaf0:	ed80 7b02 	vstr	d7, [r0, #8]
 800aaf4:	ed80 7b00 	vstr	d7, [r0]
 800aaf8:	e740      	b.n	800a97c <__ieee754_rem_pio2+0x24>
 800aafa:	ee10 3a10 	vmov	r3, s0
 800aafe:	1532      	asrs	r2, r6, #20
 800ab00:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 800ab04:	4618      	mov	r0, r3
 800ab06:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800ab0a:	ec41 0b17 	vmov	d7, r0, r1
 800ab0e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800ab12:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 800abc0 <__ieee754_rem_pio2+0x268>
 800ab16:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800ab1a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ab1e:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ab22:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ab26:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800ab2a:	a808      	add	r0, sp, #32
 800ab2c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800ab30:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ab34:	ed8d 6b04 	vstr	d6, [sp, #16]
 800ab38:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ab3c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ab40:	2103      	movs	r1, #3
 800ab42:	ed30 7b02 	vldmdb	r0!, {d7}
 800ab46:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ab4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab4e:	460b      	mov	r3, r1
 800ab50:	f101 31ff 	add.w	r1, r1, #4294967295
 800ab54:	d0f5      	beq.n	800ab42 <__ieee754_rem_pio2+0x1ea>
 800ab56:	4921      	ldr	r1, [pc, #132]	@ (800abdc <__ieee754_rem_pio2+0x284>)
 800ab58:	9101      	str	r1, [sp, #4]
 800ab5a:	2102      	movs	r1, #2
 800ab5c:	9100      	str	r1, [sp, #0]
 800ab5e:	a802      	add	r0, sp, #8
 800ab60:	4621      	mov	r1, r4
 800ab62:	f000 f845 	bl	800abf0 <__kernel_rem_pio2>
 800ab66:	2d00      	cmp	r5, #0
 800ab68:	f6bf af26 	bge.w	800a9b8 <__ieee754_rem_pio2+0x60>
 800ab6c:	ed94 7b00 	vldr	d7, [r4]
 800ab70:	eeb1 7b47 	vneg.f64	d7, d7
 800ab74:	ed84 7b00 	vstr	d7, [r4]
 800ab78:	ed94 7b02 	vldr	d7, [r4, #8]
 800ab7c:	eeb1 7b47 	vneg.f64	d7, d7
 800ab80:	ed84 7b02 	vstr	d7, [r4, #8]
 800ab84:	e79a      	b.n	800aabc <__ieee754_rem_pio2+0x164>
 800ab86:	bf00      	nop
 800ab88:	54400000 	.word	0x54400000
 800ab8c:	3ff921fb 	.word	0x3ff921fb
 800ab90:	1a626331 	.word	0x1a626331
 800ab94:	3dd0b461 	.word	0x3dd0b461
 800ab98:	1a600000 	.word	0x1a600000
 800ab9c:	3dd0b461 	.word	0x3dd0b461
 800aba0:	2e037073 	.word	0x2e037073
 800aba4:	3ba3198a 	.word	0x3ba3198a
 800aba8:	6dc9c883 	.word	0x6dc9c883
 800abac:	3fe45f30 	.word	0x3fe45f30
 800abb0:	2e000000 	.word	0x2e000000
 800abb4:	3ba3198a 	.word	0x3ba3198a
 800abb8:	252049c1 	.word	0x252049c1
 800abbc:	397b839a 	.word	0x397b839a
 800abc0:	00000000 	.word	0x00000000
 800abc4:	41700000 	.word	0x41700000
 800abc8:	3fe921fb 	.word	0x3fe921fb
 800abcc:	4002d97b 	.word	0x4002d97b
 800abd0:	413921fb 	.word	0x413921fb
 800abd4:	0800bb40 	.word	0x0800bb40
 800abd8:	7fefffff 	.word	0x7fefffff
 800abdc:	0800bbc0 	.word	0x0800bbc0

0800abe0 <fabs>:
 800abe0:	ec51 0b10 	vmov	r0, r1, d0
 800abe4:	4602      	mov	r2, r0
 800abe6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800abea:	ec43 2b10 	vmov	d0, r2, r3
 800abee:	4770      	bx	lr

0800abf0 <__kernel_rem_pio2>:
 800abf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf4:	ed2d 8b06 	vpush	{d8-d10}
 800abf8:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 800abfc:	469b      	mov	fp, r3
 800abfe:	9001      	str	r0, [sp, #4]
 800ac00:	4bbb      	ldr	r3, [pc, #748]	@ (800aef0 <__kernel_rem_pio2+0x300>)
 800ac02:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 800ac04:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 800ac08:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 800ac0c:	f112 0f14 	cmn.w	r2, #20
 800ac10:	bfa8      	it	ge
 800ac12:	1ed3      	subge	r3, r2, #3
 800ac14:	f10b 3aff 	add.w	sl, fp, #4294967295
 800ac18:	bfb8      	it	lt
 800ac1a:	2300      	movlt	r3, #0
 800ac1c:	f06f 0517 	mvn.w	r5, #23
 800ac20:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 800aed8 <__kernel_rem_pio2+0x2e8>
 800ac24:	bfa4      	itt	ge
 800ac26:	2018      	movge	r0, #24
 800ac28:	fb93 f3f0 	sdivge	r3, r3, r0
 800ac2c:	fb03 5505 	mla	r5, r3, r5, r5
 800ac30:	eba3 040a 	sub.w	r4, r3, sl
 800ac34:	4415      	add	r5, r2
 800ac36:	460f      	mov	r7, r1
 800ac38:	eb09 060a 	add.w	r6, r9, sl
 800ac3c:	a81a      	add	r0, sp, #104	@ 0x68
 800ac3e:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 800ac42:	2200      	movs	r2, #0
 800ac44:	42b2      	cmp	r2, r6
 800ac46:	dd0e      	ble.n	800ac66 <__kernel_rem_pio2+0x76>
 800ac48:	aa1a      	add	r2, sp, #104	@ 0x68
 800ac4a:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 800ac4e:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 800ac52:	2600      	movs	r6, #0
 800ac54:	454e      	cmp	r6, r9
 800ac56:	dc25      	bgt.n	800aca4 <__kernel_rem_pio2+0xb4>
 800ac58:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 800aed8 <__kernel_rem_pio2+0x2e8>
 800ac5c:	f8dd c004 	ldr.w	ip, [sp, #4]
 800ac60:	4614      	mov	r4, r2
 800ac62:	2000      	movs	r0, #0
 800ac64:	e015      	b.n	800ac92 <__kernel_rem_pio2+0xa2>
 800ac66:	42d4      	cmn	r4, r2
 800ac68:	d409      	bmi.n	800ac7e <__kernel_rem_pio2+0x8e>
 800ac6a:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 800ac6e:	ee07 1a90 	vmov	s15, r1
 800ac72:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ac76:	eca0 7b02 	vstmia	r0!, {d7}
 800ac7a:	3201      	adds	r2, #1
 800ac7c:	e7e2      	b.n	800ac44 <__kernel_rem_pio2+0x54>
 800ac7e:	eeb0 7b46 	vmov.f64	d7, d6
 800ac82:	e7f8      	b.n	800ac76 <__kernel_rem_pio2+0x86>
 800ac84:	ecbc 5b02 	vldmia	ip!, {d5}
 800ac88:	ed94 6b00 	vldr	d6, [r4]
 800ac8c:	3001      	adds	r0, #1
 800ac8e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800ac92:	4550      	cmp	r0, sl
 800ac94:	f1a4 0408 	sub.w	r4, r4, #8
 800ac98:	ddf4      	ble.n	800ac84 <__kernel_rem_pio2+0x94>
 800ac9a:	ecae 7b02 	vstmia	lr!, {d7}
 800ac9e:	3601      	adds	r6, #1
 800aca0:	3208      	adds	r2, #8
 800aca2:	e7d7      	b.n	800ac54 <__kernel_rem_pio2+0x64>
 800aca4:	aa06      	add	r2, sp, #24
 800aca6:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 800aee0 <__kernel_rem_pio2+0x2f0>
 800acaa:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 800aee8 <__kernel_rem_pio2+0x2f8>
 800acae:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 800acb2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800acb6:	9203      	str	r2, [sp, #12]
 800acb8:	9302      	str	r3, [sp, #8]
 800acba:	464c      	mov	r4, r9
 800acbc:	00e3      	lsls	r3, r4, #3
 800acbe:	9304      	str	r3, [sp, #16]
 800acc0:	ab92      	add	r3, sp, #584	@ 0x248
 800acc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800acc6:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 800acca:	aa6a      	add	r2, sp, #424	@ 0x1a8
 800accc:	ab06      	add	r3, sp, #24
 800acce:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800acd2:	461e      	mov	r6, r3
 800acd4:	4620      	mov	r0, r4
 800acd6:	2800      	cmp	r0, #0
 800acd8:	f1a2 0208 	sub.w	r2, r2, #8
 800acdc:	dc4a      	bgt.n	800ad74 <__kernel_rem_pio2+0x184>
 800acde:	4628      	mov	r0, r5
 800ace0:	9305      	str	r3, [sp, #20]
 800ace2:	f000 fa01 	bl	800b0e8 <scalbn>
 800ace6:	eeb0 8b40 	vmov.f64	d8, d0
 800acea:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 800acee:	ee28 0b00 	vmul.f64	d0, d8, d0
 800acf2:	f000 fa79 	bl	800b1e8 <floor>
 800acf6:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 800acfa:	eea0 8b47 	vfms.f64	d8, d0, d7
 800acfe:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800ad02:	2d00      	cmp	r5, #0
 800ad04:	ee17 8a90 	vmov	r8, s15
 800ad08:	9b05      	ldr	r3, [sp, #20]
 800ad0a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ad0e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800ad12:	dd41      	ble.n	800ad98 <__kernel_rem_pio2+0x1a8>
 800ad14:	1e60      	subs	r0, r4, #1
 800ad16:	aa06      	add	r2, sp, #24
 800ad18:	f1c5 0c18 	rsb	ip, r5, #24
 800ad1c:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 800ad20:	fa46 f20c 	asr.w	r2, r6, ip
 800ad24:	4490      	add	r8, r2
 800ad26:	fa02 f20c 	lsl.w	r2, r2, ip
 800ad2a:	1ab6      	subs	r6, r6, r2
 800ad2c:	aa06      	add	r2, sp, #24
 800ad2e:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 800ad32:	f1c5 0217 	rsb	r2, r5, #23
 800ad36:	4116      	asrs	r6, r2
 800ad38:	2e00      	cmp	r6, #0
 800ad3a:	dd3c      	ble.n	800adb6 <__kernel_rem_pio2+0x1c6>
 800ad3c:	f04f 0c00 	mov.w	ip, #0
 800ad40:	f108 0801 	add.w	r8, r8, #1
 800ad44:	4660      	mov	r0, ip
 800ad46:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 800ad4a:	4564      	cmp	r4, ip
 800ad4c:	dc66      	bgt.n	800ae1c <__kernel_rem_pio2+0x22c>
 800ad4e:	2d00      	cmp	r5, #0
 800ad50:	dd03      	ble.n	800ad5a <__kernel_rem_pio2+0x16a>
 800ad52:	2d01      	cmp	r5, #1
 800ad54:	d072      	beq.n	800ae3c <__kernel_rem_pio2+0x24c>
 800ad56:	2d02      	cmp	r5, #2
 800ad58:	d07a      	beq.n	800ae50 <__kernel_rem_pio2+0x260>
 800ad5a:	2e02      	cmp	r6, #2
 800ad5c:	d12b      	bne.n	800adb6 <__kernel_rem_pio2+0x1c6>
 800ad5e:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800ad62:	ee30 8b48 	vsub.f64	d8, d0, d8
 800ad66:	b330      	cbz	r0, 800adb6 <__kernel_rem_pio2+0x1c6>
 800ad68:	4628      	mov	r0, r5
 800ad6a:	f000 f9bd 	bl	800b0e8 <scalbn>
 800ad6e:	ee38 8b40 	vsub.f64	d8, d8, d0
 800ad72:	e020      	b.n	800adb6 <__kernel_rem_pio2+0x1c6>
 800ad74:	ee20 7b09 	vmul.f64	d7, d0, d9
 800ad78:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800ad7c:	3801      	subs	r0, #1
 800ad7e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800ad82:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800ad86:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800ad8a:	eca6 0a01 	vstmia	r6!, {s0}
 800ad8e:	ed92 0b00 	vldr	d0, [r2]
 800ad92:	ee37 0b00 	vadd.f64	d0, d7, d0
 800ad96:	e79e      	b.n	800acd6 <__kernel_rem_pio2+0xe6>
 800ad98:	d105      	bne.n	800ada6 <__kernel_rem_pio2+0x1b6>
 800ad9a:	1e62      	subs	r2, r4, #1
 800ad9c:	a906      	add	r1, sp, #24
 800ad9e:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800ada2:	15f6      	asrs	r6, r6, #23
 800ada4:	e7c8      	b.n	800ad38 <__kernel_rem_pio2+0x148>
 800ada6:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800adaa:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800adae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adb2:	da31      	bge.n	800ae18 <__kernel_rem_pio2+0x228>
 800adb4:	2600      	movs	r6, #0
 800adb6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800adba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adbe:	f040 809b 	bne.w	800aef8 <__kernel_rem_pio2+0x308>
 800adc2:	1e62      	subs	r2, r4, #1
 800adc4:	2000      	movs	r0, #0
 800adc6:	454a      	cmp	r2, r9
 800adc8:	da49      	bge.n	800ae5e <__kernel_rem_pio2+0x26e>
 800adca:	2800      	cmp	r0, #0
 800adcc:	d062      	beq.n	800ae94 <__kernel_rem_pio2+0x2a4>
 800adce:	3c01      	subs	r4, #1
 800add0:	ab06      	add	r3, sp, #24
 800add2:	3d18      	subs	r5, #24
 800add4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d0f8      	beq.n	800adce <__kernel_rem_pio2+0x1de>
 800addc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800ade0:	4628      	mov	r0, r5
 800ade2:	f000 f981 	bl	800b0e8 <scalbn>
 800ade6:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 800aee0 <__kernel_rem_pio2+0x2f0>
 800adea:	1c62      	adds	r2, r4, #1
 800adec:	a96a      	add	r1, sp, #424	@ 0x1a8
 800adee:	00d3      	lsls	r3, r2, #3
 800adf0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800adf4:	4622      	mov	r2, r4
 800adf6:	2a00      	cmp	r2, #0
 800adf8:	f280 80a8 	bge.w	800af4c <__kernel_rem_pio2+0x35c>
 800adfc:	4622      	mov	r2, r4
 800adfe:	2a00      	cmp	r2, #0
 800ae00:	f2c0 80c6 	blt.w	800af90 <__kernel_rem_pio2+0x3a0>
 800ae04:	a96a      	add	r1, sp, #424	@ 0x1a8
 800ae06:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800ae0a:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 800aed8 <__kernel_rem_pio2+0x2e8>
 800ae0e:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 800aef4 <__kernel_rem_pio2+0x304>
 800ae12:	2000      	movs	r0, #0
 800ae14:	1aa1      	subs	r1, r4, r2
 800ae16:	e0b0      	b.n	800af7a <__kernel_rem_pio2+0x38a>
 800ae18:	2602      	movs	r6, #2
 800ae1a:	e78f      	b.n	800ad3c <__kernel_rem_pio2+0x14c>
 800ae1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae20:	b948      	cbnz	r0, 800ae36 <__kernel_rem_pio2+0x246>
 800ae22:	b122      	cbz	r2, 800ae2e <__kernel_rem_pio2+0x23e>
 800ae24:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 800ae28:	f843 2c04 	str.w	r2, [r3, #-4]
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	f10c 0c01 	add.w	ip, ip, #1
 800ae32:	4610      	mov	r0, r2
 800ae34:	e789      	b.n	800ad4a <__kernel_rem_pio2+0x15a>
 800ae36:	ebae 0202 	sub.w	r2, lr, r2
 800ae3a:	e7f5      	b.n	800ae28 <__kernel_rem_pio2+0x238>
 800ae3c:	1e62      	subs	r2, r4, #1
 800ae3e:	ab06      	add	r3, sp, #24
 800ae40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae44:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ae48:	a906      	add	r1, sp, #24
 800ae4a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ae4e:	e784      	b.n	800ad5a <__kernel_rem_pio2+0x16a>
 800ae50:	1e62      	subs	r2, r4, #1
 800ae52:	ab06      	add	r3, sp, #24
 800ae54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae58:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ae5c:	e7f4      	b.n	800ae48 <__kernel_rem_pio2+0x258>
 800ae5e:	ab06      	add	r3, sp, #24
 800ae60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae64:	3a01      	subs	r2, #1
 800ae66:	4318      	orrs	r0, r3
 800ae68:	e7ad      	b.n	800adc6 <__kernel_rem_pio2+0x1d6>
 800ae6a:	3301      	adds	r3, #1
 800ae6c:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 800ae70:	2800      	cmp	r0, #0
 800ae72:	d0fa      	beq.n	800ae6a <__kernel_rem_pio2+0x27a>
 800ae74:	9a04      	ldr	r2, [sp, #16]
 800ae76:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 800ae7a:	446a      	add	r2, sp
 800ae7c:	eb04 000b 	add.w	r0, r4, fp
 800ae80:	a91a      	add	r1, sp, #104	@ 0x68
 800ae82:	1c66      	adds	r6, r4, #1
 800ae84:	3a98      	subs	r2, #152	@ 0x98
 800ae86:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800ae8a:	4423      	add	r3, r4
 800ae8c:	42b3      	cmp	r3, r6
 800ae8e:	da04      	bge.n	800ae9a <__kernel_rem_pio2+0x2aa>
 800ae90:	461c      	mov	r4, r3
 800ae92:	e713      	b.n	800acbc <__kernel_rem_pio2+0xcc>
 800ae94:	9a03      	ldr	r2, [sp, #12]
 800ae96:	2301      	movs	r3, #1
 800ae98:	e7e8      	b.n	800ae6c <__kernel_rem_pio2+0x27c>
 800ae9a:	9902      	ldr	r1, [sp, #8]
 800ae9c:	f8dd c004 	ldr.w	ip, [sp, #4]
 800aea0:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 800aea4:	9104      	str	r1, [sp, #16]
 800aea6:	ee07 1a90 	vmov	s15, r1
 800aeaa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800aeae:	2400      	movs	r4, #0
 800aeb0:	eca0 7b02 	vstmia	r0!, {d7}
 800aeb4:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 800aed8 <__kernel_rem_pio2+0x2e8>
 800aeb8:	4686      	mov	lr, r0
 800aeba:	4554      	cmp	r4, sl
 800aebc:	dd03      	ble.n	800aec6 <__kernel_rem_pio2+0x2d6>
 800aebe:	eca2 7b02 	vstmia	r2!, {d7}
 800aec2:	3601      	adds	r6, #1
 800aec4:	e7e2      	b.n	800ae8c <__kernel_rem_pio2+0x29c>
 800aec6:	ecbc 5b02 	vldmia	ip!, {d5}
 800aeca:	ed3e 6b02 	vldmdb	lr!, {d6}
 800aece:	3401      	adds	r4, #1
 800aed0:	eea5 7b06 	vfma.f64	d7, d5, d6
 800aed4:	e7f1      	b.n	800aeba <__kernel_rem_pio2+0x2ca>
 800aed6:	bf00      	nop
	...
 800aee4:	3e700000 	.word	0x3e700000
 800aee8:	00000000 	.word	0x00000000
 800aeec:	41700000 	.word	0x41700000
 800aef0:	0800bd08 	.word	0x0800bd08
 800aef4:	0800bcc8 	.word	0x0800bcc8
 800aef8:	4268      	negs	r0, r5
 800aefa:	eeb0 0b48 	vmov.f64	d0, d8
 800aefe:	f000 f8f3 	bl	800b0e8 <scalbn>
 800af02:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 800b0d0 <__kernel_rem_pio2+0x4e0>
 800af06:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800af0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af0e:	db17      	blt.n	800af40 <__kernel_rem_pio2+0x350>
 800af10:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 800b0d8 <__kernel_rem_pio2+0x4e8>
 800af14:	ee20 7b07 	vmul.f64	d7, d0, d7
 800af18:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800af1c:	aa06      	add	r2, sp, #24
 800af1e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800af22:	eea5 0b46 	vfms.f64	d0, d5, d6
 800af26:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800af2a:	3518      	adds	r5, #24
 800af2c:	ee10 3a10 	vmov	r3, s0
 800af30:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800af34:	ee17 3a10 	vmov	r3, s14
 800af38:	3401      	adds	r4, #1
 800af3a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800af3e:	e74d      	b.n	800addc <__kernel_rem_pio2+0x1ec>
 800af40:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800af44:	aa06      	add	r2, sp, #24
 800af46:	ee10 3a10 	vmov	r3, s0
 800af4a:	e7f6      	b.n	800af3a <__kernel_rem_pio2+0x34a>
 800af4c:	a806      	add	r0, sp, #24
 800af4e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800af52:	9001      	str	r0, [sp, #4]
 800af54:	ee07 0a90 	vmov	s15, r0
 800af58:	3a01      	subs	r2, #1
 800af5a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800af5e:	ee27 7b00 	vmul.f64	d7, d7, d0
 800af62:	ee20 0b06 	vmul.f64	d0, d0, d6
 800af66:	ed21 7b02 	vstmdb	r1!, {d7}
 800af6a:	e744      	b.n	800adf6 <__kernel_rem_pio2+0x206>
 800af6c:	ecbc 5b02 	vldmia	ip!, {d5}
 800af70:	ecb5 6b02 	vldmia	r5!, {d6}
 800af74:	3001      	adds	r0, #1
 800af76:	eea5 7b06 	vfma.f64	d7, d5, d6
 800af7a:	4548      	cmp	r0, r9
 800af7c:	dc01      	bgt.n	800af82 <__kernel_rem_pio2+0x392>
 800af7e:	4281      	cmp	r1, r0
 800af80:	daf4      	bge.n	800af6c <__kernel_rem_pio2+0x37c>
 800af82:	a842      	add	r0, sp, #264	@ 0x108
 800af84:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800af88:	ed81 7b00 	vstr	d7, [r1]
 800af8c:	3a01      	subs	r2, #1
 800af8e:	e736      	b.n	800adfe <__kernel_rem_pio2+0x20e>
 800af90:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800af92:	2a02      	cmp	r2, #2
 800af94:	dc0a      	bgt.n	800afac <__kernel_rem_pio2+0x3bc>
 800af96:	2a00      	cmp	r2, #0
 800af98:	dc2d      	bgt.n	800aff6 <__kernel_rem_pio2+0x406>
 800af9a:	d046      	beq.n	800b02a <__kernel_rem_pio2+0x43a>
 800af9c:	f008 0007 	and.w	r0, r8, #7
 800afa0:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 800afa4:	ecbd 8b06 	vpop	{d8-d10}
 800afa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afac:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800afae:	2a03      	cmp	r2, #3
 800afb0:	d1f4      	bne.n	800af9c <__kernel_rem_pio2+0x3ac>
 800afb2:	a942      	add	r1, sp, #264	@ 0x108
 800afb4:	f1a3 0208 	sub.w	r2, r3, #8
 800afb8:	440a      	add	r2, r1
 800afba:	4611      	mov	r1, r2
 800afbc:	4620      	mov	r0, r4
 800afbe:	2800      	cmp	r0, #0
 800afc0:	f1a1 0108 	sub.w	r1, r1, #8
 800afc4:	dc52      	bgt.n	800b06c <__kernel_rem_pio2+0x47c>
 800afc6:	4621      	mov	r1, r4
 800afc8:	2901      	cmp	r1, #1
 800afca:	f1a2 0208 	sub.w	r2, r2, #8
 800afce:	dc5d      	bgt.n	800b08c <__kernel_rem_pio2+0x49c>
 800afd0:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 800b0e0 <__kernel_rem_pio2+0x4f0>
 800afd4:	aa42      	add	r2, sp, #264	@ 0x108
 800afd6:	4413      	add	r3, r2
 800afd8:	2c01      	cmp	r4, #1
 800afda:	dc67      	bgt.n	800b0ac <__kernel_rem_pio2+0x4bc>
 800afdc:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 800afe0:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 800afe4:	2e00      	cmp	r6, #0
 800afe6:	d167      	bne.n	800b0b8 <__kernel_rem_pio2+0x4c8>
 800afe8:	ed87 5b00 	vstr	d5, [r7]
 800afec:	ed87 6b02 	vstr	d6, [r7, #8]
 800aff0:	ed87 7b04 	vstr	d7, [r7, #16]
 800aff4:	e7d2      	b.n	800af9c <__kernel_rem_pio2+0x3ac>
 800aff6:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 800b0e0 <__kernel_rem_pio2+0x4f0>
 800affa:	aa42      	add	r2, sp, #264	@ 0x108
 800affc:	4413      	add	r3, r2
 800affe:	4622      	mov	r2, r4
 800b000:	2a00      	cmp	r2, #0
 800b002:	da24      	bge.n	800b04e <__kernel_rem_pio2+0x45e>
 800b004:	b34e      	cbz	r6, 800b05a <__kernel_rem_pio2+0x46a>
 800b006:	eeb1 7b46 	vneg.f64	d7, d6
 800b00a:	ed87 7b00 	vstr	d7, [r7]
 800b00e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 800b012:	aa44      	add	r2, sp, #272	@ 0x110
 800b014:	2301      	movs	r3, #1
 800b016:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b01a:	429c      	cmp	r4, r3
 800b01c:	da20      	bge.n	800b060 <__kernel_rem_pio2+0x470>
 800b01e:	b10e      	cbz	r6, 800b024 <__kernel_rem_pio2+0x434>
 800b020:	eeb1 7b47 	vneg.f64	d7, d7
 800b024:	ed87 7b02 	vstr	d7, [r7, #8]
 800b028:	e7b8      	b.n	800af9c <__kernel_rem_pio2+0x3ac>
 800b02a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 800b0e0 <__kernel_rem_pio2+0x4f0>
 800b02e:	aa42      	add	r2, sp, #264	@ 0x108
 800b030:	4413      	add	r3, r2
 800b032:	2c00      	cmp	r4, #0
 800b034:	da05      	bge.n	800b042 <__kernel_rem_pio2+0x452>
 800b036:	b10e      	cbz	r6, 800b03c <__kernel_rem_pio2+0x44c>
 800b038:	eeb1 7b47 	vneg.f64	d7, d7
 800b03c:	ed87 7b00 	vstr	d7, [r7]
 800b040:	e7ac      	b.n	800af9c <__kernel_rem_pio2+0x3ac>
 800b042:	ed33 6b02 	vldmdb	r3!, {d6}
 800b046:	3c01      	subs	r4, #1
 800b048:	ee37 7b06 	vadd.f64	d7, d7, d6
 800b04c:	e7f1      	b.n	800b032 <__kernel_rem_pio2+0x442>
 800b04e:	ed33 7b02 	vldmdb	r3!, {d7}
 800b052:	3a01      	subs	r2, #1
 800b054:	ee36 6b07 	vadd.f64	d6, d6, d7
 800b058:	e7d2      	b.n	800b000 <__kernel_rem_pio2+0x410>
 800b05a:	eeb0 7b46 	vmov.f64	d7, d6
 800b05e:	e7d4      	b.n	800b00a <__kernel_rem_pio2+0x41a>
 800b060:	ecb2 6b02 	vldmia	r2!, {d6}
 800b064:	3301      	adds	r3, #1
 800b066:	ee37 7b06 	vadd.f64	d7, d7, d6
 800b06a:	e7d6      	b.n	800b01a <__kernel_rem_pio2+0x42a>
 800b06c:	ed91 7b00 	vldr	d7, [r1]
 800b070:	ed91 5b02 	vldr	d5, [r1, #8]
 800b074:	3801      	subs	r0, #1
 800b076:	ee37 6b05 	vadd.f64	d6, d7, d5
 800b07a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b07e:	ed81 6b00 	vstr	d6, [r1]
 800b082:	ee37 7b05 	vadd.f64	d7, d7, d5
 800b086:	ed81 7b02 	vstr	d7, [r1, #8]
 800b08a:	e798      	b.n	800afbe <__kernel_rem_pio2+0x3ce>
 800b08c:	ed92 7b00 	vldr	d7, [r2]
 800b090:	ed92 5b02 	vldr	d5, [r2, #8]
 800b094:	3901      	subs	r1, #1
 800b096:	ee37 6b05 	vadd.f64	d6, d7, d5
 800b09a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b09e:	ed82 6b00 	vstr	d6, [r2]
 800b0a2:	ee37 7b05 	vadd.f64	d7, d7, d5
 800b0a6:	ed82 7b02 	vstr	d7, [r2, #8]
 800b0aa:	e78d      	b.n	800afc8 <__kernel_rem_pio2+0x3d8>
 800b0ac:	ed33 6b02 	vldmdb	r3!, {d6}
 800b0b0:	3c01      	subs	r4, #1
 800b0b2:	ee37 7b06 	vadd.f64	d7, d7, d6
 800b0b6:	e78f      	b.n	800afd8 <__kernel_rem_pio2+0x3e8>
 800b0b8:	eeb1 5b45 	vneg.f64	d5, d5
 800b0bc:	eeb1 6b46 	vneg.f64	d6, d6
 800b0c0:	ed87 5b00 	vstr	d5, [r7]
 800b0c4:	eeb1 7b47 	vneg.f64	d7, d7
 800b0c8:	ed87 6b02 	vstr	d6, [r7, #8]
 800b0cc:	e790      	b.n	800aff0 <__kernel_rem_pio2+0x400>
 800b0ce:	bf00      	nop
 800b0d0:	00000000 	.word	0x00000000
 800b0d4:	41700000 	.word	0x41700000
 800b0d8:	00000000 	.word	0x00000000
 800b0dc:	3e700000 	.word	0x3e700000
	...

0800b0e8 <scalbn>:
 800b0e8:	ee10 1a90 	vmov	r1, s1
 800b0ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b0f0:	b98b      	cbnz	r3, 800b116 <scalbn+0x2e>
 800b0f2:	ee10 3a10 	vmov	r3, s0
 800b0f6:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800b0fa:	4319      	orrs	r1, r3
 800b0fc:	d00a      	beq.n	800b114 <scalbn+0x2c>
 800b0fe:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800b1b0 <scalbn+0xc8>
 800b102:	4b37      	ldr	r3, [pc, #220]	@ (800b1e0 <scalbn+0xf8>)
 800b104:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b108:	4298      	cmp	r0, r3
 800b10a:	da0b      	bge.n	800b124 <scalbn+0x3c>
 800b10c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800b1b8 <scalbn+0xd0>
 800b110:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b114:	4770      	bx	lr
 800b116:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b11a:	4293      	cmp	r3, r2
 800b11c:	d107      	bne.n	800b12e <scalbn+0x46>
 800b11e:	ee30 0b00 	vadd.f64	d0, d0, d0
 800b122:	4770      	bx	lr
 800b124:	ee10 1a90 	vmov	r1, s1
 800b128:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b12c:	3b36      	subs	r3, #54	@ 0x36
 800b12e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b132:	4290      	cmp	r0, r2
 800b134:	dd0d      	ble.n	800b152 <scalbn+0x6a>
 800b136:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800b1c0 <scalbn+0xd8>
 800b13a:	ee10 3a90 	vmov	r3, s1
 800b13e:	eeb0 6b47 	vmov.f64	d6, d7
 800b142:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 800b1c8 <scalbn+0xe0>
 800b146:	2b00      	cmp	r3, #0
 800b148:	fe27 7b05 	vselge.f64	d7, d7, d5
 800b14c:	ee27 0b06 	vmul.f64	d0, d7, d6
 800b150:	4770      	bx	lr
 800b152:	4418      	add	r0, r3
 800b154:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 800b158:	4298      	cmp	r0, r3
 800b15a:	dcec      	bgt.n	800b136 <scalbn+0x4e>
 800b15c:	2800      	cmp	r0, #0
 800b15e:	dd0a      	ble.n	800b176 <scalbn+0x8e>
 800b160:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 800b164:	ec53 2b10 	vmov	r2, r3, d0
 800b168:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 800b16c:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800b170:	ec43 2b10 	vmov	d0, r2, r3
 800b174:	4770      	bx	lr
 800b176:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 800b17a:	da09      	bge.n	800b190 <scalbn+0xa8>
 800b17c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 800b1b8 <scalbn+0xd0>
 800b180:	ee10 3a90 	vmov	r3, s1
 800b184:	eeb0 6b47 	vmov.f64	d6, d7
 800b188:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 800b1d0 <scalbn+0xe8>
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	e7db      	b.n	800b148 <scalbn+0x60>
 800b190:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 800b194:	ec53 2b10 	vmov	r2, r3, d0
 800b198:	3036      	adds	r0, #54	@ 0x36
 800b19a:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 800b19e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800b1a2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800b1d8 <scalbn+0xf0>
 800b1a6:	ec43 2b10 	vmov	d0, r2, r3
 800b1aa:	e7b1      	b.n	800b110 <scalbn+0x28>
 800b1ac:	f3af 8000 	nop.w
 800b1b0:	00000000 	.word	0x00000000
 800b1b4:	43500000 	.word	0x43500000
 800b1b8:	c2f8f359 	.word	0xc2f8f359
 800b1bc:	01a56e1f 	.word	0x01a56e1f
 800b1c0:	8800759c 	.word	0x8800759c
 800b1c4:	7e37e43c 	.word	0x7e37e43c
 800b1c8:	8800759c 	.word	0x8800759c
 800b1cc:	fe37e43c 	.word	0xfe37e43c
 800b1d0:	c2f8f359 	.word	0xc2f8f359
 800b1d4:	81a56e1f 	.word	0x81a56e1f
 800b1d8:	00000000 	.word	0x00000000
 800b1dc:	3c900000 	.word	0x3c900000
 800b1e0:	ffff3cb0 	.word	0xffff3cb0
 800b1e4:	00000000 	.word	0x00000000

0800b1e8 <floor>:
 800b1e8:	ee10 3a90 	vmov	r3, s1
 800b1ec:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800b1f0:	ee10 2a10 	vmov	r2, s0
 800b1f4:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 800b1f8:	2913      	cmp	r1, #19
 800b1fa:	b530      	push	{r4, r5, lr}
 800b1fc:	4615      	mov	r5, r2
 800b1fe:	dc33      	bgt.n	800b268 <floor+0x80>
 800b200:	2900      	cmp	r1, #0
 800b202:	da18      	bge.n	800b236 <floor+0x4e>
 800b204:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 800b2c8 <floor+0xe0>
 800b208:	ee30 0b07 	vadd.f64	d0, d0, d7
 800b20c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b214:	dd0a      	ble.n	800b22c <floor+0x44>
 800b216:	2b00      	cmp	r3, #0
 800b218:	da50      	bge.n	800b2bc <floor+0xd4>
 800b21a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b21e:	4313      	orrs	r3, r2
 800b220:	2200      	movs	r2, #0
 800b222:	4293      	cmp	r3, r2
 800b224:	4b2a      	ldr	r3, [pc, #168]	@ (800b2d0 <floor+0xe8>)
 800b226:	bf08      	it	eq
 800b228:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b22c:	4619      	mov	r1, r3
 800b22e:	4610      	mov	r0, r2
 800b230:	ec41 0b10 	vmov	d0, r0, r1
 800b234:	e01f      	b.n	800b276 <floor+0x8e>
 800b236:	4827      	ldr	r0, [pc, #156]	@ (800b2d4 <floor+0xec>)
 800b238:	4108      	asrs	r0, r1
 800b23a:	ea03 0400 	and.w	r4, r3, r0
 800b23e:	4314      	orrs	r4, r2
 800b240:	d019      	beq.n	800b276 <floor+0x8e>
 800b242:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b2c8 <floor+0xe0>
 800b246:	ee30 0b07 	vadd.f64	d0, d0, d7
 800b24a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b24e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b252:	ddeb      	ble.n	800b22c <floor+0x44>
 800b254:	2b00      	cmp	r3, #0
 800b256:	bfbe      	ittt	lt
 800b258:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 800b25c:	410a      	asrlt	r2, r1
 800b25e:	189b      	addlt	r3, r3, r2
 800b260:	ea23 0300 	bic.w	r3, r3, r0
 800b264:	2200      	movs	r2, #0
 800b266:	e7e1      	b.n	800b22c <floor+0x44>
 800b268:	2933      	cmp	r1, #51	@ 0x33
 800b26a:	dd05      	ble.n	800b278 <floor+0x90>
 800b26c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b270:	d101      	bne.n	800b276 <floor+0x8e>
 800b272:	ee30 0b00 	vadd.f64	d0, d0, d0
 800b276:	bd30      	pop	{r4, r5, pc}
 800b278:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 800b27c:	f04f 30ff 	mov.w	r0, #4294967295
 800b280:	40e0      	lsrs	r0, r4
 800b282:	4210      	tst	r0, r2
 800b284:	d0f7      	beq.n	800b276 <floor+0x8e>
 800b286:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800b2c8 <floor+0xe0>
 800b28a:	ee30 0b07 	vadd.f64	d0, d0, d7
 800b28e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b296:	ddc9      	ble.n	800b22c <floor+0x44>
 800b298:	2b00      	cmp	r3, #0
 800b29a:	da02      	bge.n	800b2a2 <floor+0xba>
 800b29c:	2914      	cmp	r1, #20
 800b29e:	d103      	bne.n	800b2a8 <floor+0xc0>
 800b2a0:	3301      	adds	r3, #1
 800b2a2:	ea22 0200 	bic.w	r2, r2, r0
 800b2a6:	e7c1      	b.n	800b22c <floor+0x44>
 800b2a8:	2401      	movs	r4, #1
 800b2aa:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 800b2ae:	fa04 f101 	lsl.w	r1, r4, r1
 800b2b2:	440a      	add	r2, r1
 800b2b4:	42aa      	cmp	r2, r5
 800b2b6:	bf38      	it	cc
 800b2b8:	191b      	addcc	r3, r3, r4
 800b2ba:	e7f2      	b.n	800b2a2 <floor+0xba>
 800b2bc:	2200      	movs	r2, #0
 800b2be:	4613      	mov	r3, r2
 800b2c0:	e7b4      	b.n	800b22c <floor+0x44>
 800b2c2:	bf00      	nop
 800b2c4:	f3af 8000 	nop.w
 800b2c8:	8800759c 	.word	0x8800759c
 800b2cc:	7e37e43c 	.word	0x7e37e43c
 800b2d0:	bff00000 	.word	0xbff00000
 800b2d4:	000fffff 	.word	0x000fffff

0800b2d8 <_init>:
 800b2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2da:	bf00      	nop
 800b2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2de:	bc08      	pop	{r3}
 800b2e0:	469e      	mov	lr, r3
 800b2e2:	4770      	bx	lr

0800b2e4 <_fini>:
 800b2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2e6:	bf00      	nop
 800b2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ea:	bc08      	pop	{r3}
 800b2ec:	469e      	mov	lr, r3
 800b2ee:	4770      	bx	lr
