library ieee;
use ieee.std_logic_arith.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;
use ieee.std_logic_textio.all;

entity uart_top_test is
end uart_top_test;

--------------------------------------------------------------------------------------
------------------------ Simple Testbench .-------------------------------------------
--------------------------------------------------------------------------------------
architecture TB_SIMPLE of uart_top_test is
  component controller is
    port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           sw : in STD_LOGIC_VECTOR (2 downto 0);
           led : out STD_LOGIC_VECTOR (2 downto 0);
           uart_rx : in STD_LOGIC;
           uart_tx : out STD_LOGIC
    );
  end component controller;
	
	signal sw, led : std_logic_vector (2 downto 0);

  -- Stimulus signals - signals mapped to the input and inout ports of tested entity
  signal lclk     : std_logic := '0';
  signal reset_l  : std_logic := '0';
  signal RX       : std_logic := '1';
  signal TX       : std_logic;	

  signal data_in  : std_logic_vector(31 downto 0) := x"FFFFFFFF";

  -- Add your code here ...
  constant freq : time := 10 ns;
  constant baud : time := 8680 ns; -- 115200 baud => 8680 ns per bit

begin
  -- Unit Under Test port map
  UUT : controller
  port map (
    clk       => lclk,
    rst       => reset_l,
    sw        => sw,
    led       => led,
    uart_rx   => RX,
    uart_tx   => TX
  );
	
  sim_proc : process
  begin
    reset_l <= '0';
    RX       <= '1';
    wait for 300 ns;
    reset_l <= '1';
    wait for 300 ns;
    reset_l <= '0';
    wait for 30000 ns;
    -- write "10101010"
--    RX       <= '0'; --start bit
--    wait for baud;

    for i in 0 to 3 loop
      RX <= '0';  -- start bit
      wait for baud;

      -- send next byte
      for j in 0 to 7 loop
        RX <= data_in(i*8+j);
        wait for baud;
      end loop;

      RX <= '1';  -- stop bit
      wait for baud;
    end loop;

-----------------------------------------
    RX       <= '1'; --"1
    wait for baud;
    RX       <= '0'; --"10
    wait for baud;
    RX       <= '1'; --"101
    wait for baud;
    RX       <= '0'; --"1010
    wait for baud;
    RX       <= '1'; --"10101
    wait for baud;
    RX       <= '0'; --"101010
    wait for baud;
    RX       <= '1'; --"1010101
    wait for baud;
    RX       <= '0'; --"10101010"
    wait for baud;
    RX       <= '1'; -- stop bit
-----------------------------------------
    wait for 500000 ns;
  end process;
	
  clk_update : process(lclk)
  begin
    lclk <= not lclk after freq/2;
  end process;
	
end TB_SIMPLE;
