// Seed: 2714687538
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = id_4;
endmodule
macromodule module_1 (
    output supply1 id_0
    , id_16,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input wire id_10,
    output logic id_11,
    output tri0 id_12,
    output tri1 id_13,
    output tri0 id_14
);
  always id_11 <= 1;
  wire id_17;
  module_0(
      id_17, id_17, id_17
  );
  wire id_18;
endmodule
