#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                    11.137    11.137
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    12.530
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                       3.686    16.216
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        0.909    17.125
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                      0.000    17.125
data arrival time                                                                                           17.125

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                    12.866    12.866
clock uncertainty                                                                                  0.000    12.866
cell hold time                                                                                     0.571    13.437
data required time                                                                                          13.437
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -13.437
data arrival time                                                                                           17.125
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  3.688


#Path 2
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                 11.997    11.997
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.393    13.389
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.386    15.775
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    16.816
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                   0.000    16.816
data arrival time                                                                                        16.816

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                 11.997    11.997
clock uncertainty                                                                               0.000    11.997
cell hold time                                                                                  0.571    12.568
data required time                                                                                       12.568
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -12.568
data arrival time                                                                                        16.816
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.248


#Path 3
Startpoint: delay_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                   12.033    12.033
delay_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    13.426
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                       2.498    15.924
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                        1.041    16.965
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                     0.000    16.965
data arrival time                                                                                          16.965

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                   12.033    12.033
clock uncertainty                                                                                 0.000    12.033
cell hold time                                                                                    0.571    12.604
data required time                                                                                         12.604
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -12.604
data arrival time                                                                                          16.965
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.361


#Path 4
Startpoint: delay_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                   13.726    13.726
delay_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    15.119
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                       2.498    17.616
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                        1.041    18.658
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                     0.000    18.658
data arrival time                                                                                          18.658

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                   13.726    13.726
clock uncertainty                                                                                 0.000    13.726
cell hold time                                                                                    0.571    14.297
data required time                                                                                         14.297
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.297
data arrival time                                                                                          18.658
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.361


#Path 5
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                   12.127    12.127
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    13.520
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                       2.498    16.018
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                        1.041    17.059
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                     0.000    17.059
data arrival time                                                                                          17.059

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                   12.127    12.127
clock uncertainty                                                                                 0.000    12.127
cell hold time                                                                                    0.571    12.698
data required time                                                                                         12.698
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -12.698
data arrival time                                                                                          17.059
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.361


#Path 6
Startpoint: delay_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                   12.893    12.893
delay_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    14.285
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                       2.508    16.793
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                        1.041    17.835
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                     0.000    17.835
data arrival time                                                                                          17.835

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                   12.893    12.893
clock uncertainty                                                                                 0.000    12.893
cell hold time                                                                                    0.571    13.464
data required time                                                                                         13.464
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -13.464
data arrival time                                                                                          17.835
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.371


#Path 7
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                   12.267    12.267
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    13.660
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                       2.508    16.168
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                        1.041    17.209
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                     0.000    17.209
data arrival time                                                                                          17.209

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                   12.267    12.267
clock uncertainty                                                                                 0.000    12.267
cell hold time                                                                                    0.571    12.838
data required time                                                                                         12.838
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -12.838
data arrival time                                                                                          17.209
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.371


#Path 8
Startpoint: delay_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                    14.586    14.586
delay_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    15.979
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                       2.508    18.487
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                        1.041    19.528
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                      0.000    19.528
data arrival time                                                                                          19.528

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                    14.586    14.586
clock uncertainty                                                                                 0.000    14.586
cell hold time                                                                                    0.571    15.157
data required time                                                                                         15.157
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -15.157
data arrival time                                                                                          19.528
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.371


#Path 9
Startpoint: delay_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                    12.102    12.102
delay_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    13.495
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XB2[0] (T_FRAG)                       2.288    15.783
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                        1.378    17.162
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                      0.000    17.162
data arrival time                                                                                           17.162

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                    12.102    12.102
clock uncertainty                                                                                  0.000    12.102
cell hold time                                                                                     0.571    12.673
data required time                                                                                          12.673
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -12.673
data arrival time                                                                                           17.162
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  4.489


#Path 10
Startpoint: delay_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                   12.180    12.180
delay_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    13.572
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XB2[0] (T_FRAG)                       2.288    15.861
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.378    17.239
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                     0.000    17.239
data arrival time                                                                                          17.239

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                   12.180    12.180
clock uncertainty                                                                                 0.000    12.180
cell hold time                                                                                    0.571    12.751
data required time                                                                                         12.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -12.751
data arrival time                                                                                          17.239
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.489


#Path 11
Startpoint: delay_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_1.QCK[0] (Q_FRAG)                                                         14.887    14.887
delay_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                         1.393    16.280
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_I2.t_frag.XB2[0] (T_FRAG)                       2.288    18.568
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.378    19.947
delay_dff_Q_1.QD[0] (Q_FRAG)                                                           0.000    19.947
data arrival time                                                                               19.947

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_1.QCK[0] (Q_FRAG)                                                         14.887    14.887
clock uncertainty                                                                      0.000    14.887
cell hold time                                                                         0.571    15.458
data required time                                                                              15.458
------------------------------------------------------------------------------------------------------
data required time                                                                             -15.458
data arrival time                                                                               19.947
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      4.489


#Path 12
Startpoint: delay_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                 13.852    13.852
delay_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.393    15.245
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT4_O.c_frag.BB2[0] (C_FRAG)                       2.246    17.490
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.378    18.869
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                   2.478    21.347
data arrival time                                                                                        21.347

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                 13.852    13.852
clock uncertainty                                                                               0.000    13.852
cell hold time                                                                                  0.571    14.423
data required time                                                                                       14.423
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -14.423
data arrival time                                                                                        21.347
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               6.924


#Path 13
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.019    13.019
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.412
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                2.863    17.274
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.698    17.973
led_dffe_Q.QD[0] (Q_FRAG)                                        3.084    21.057
data arrival time                                                         21.057

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.019    13.019
clock uncertainty                                                0.000    13.019
cell hold time                                                   0.571    13.590
data required time                                                        13.590
--------------------------------------------------------------------------------
data required time                                                       -13.590
data arrival time                                                         21.057
--------------------------------------------------------------------------------
slack (MET)                                                                7.467


#Path 14
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    17.110
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_1_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    19.376
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    20.229
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XB1[0] (T_FRAG)                                 2.337    22.565
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.418    23.984
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                0.000    23.984
data arrival time                                                                                                    23.984

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                              15.717    15.717
clock uncertainty                                                                                           0.000    15.717
cell hold time                                                                                              0.571    16.288
data required time                                                                                                   16.288
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.288
data arrival time                                                                                                    23.984
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           7.696


#Path 15
Startpoint: delay_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                     13.100    13.100
delay_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.393    14.493
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XA2[0] (T_FRAG)                       2.659    17.151
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        1.346    18.497
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                       2.974    21.472
data arrival time                                                                                           21.472

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                     13.100    13.100
clock uncertainty                                                                                  0.000    13.100
cell hold time                                                                                     0.571    13.671
data required time                                                                                          13.671
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -13.671
data arrival time                                                                                           21.472
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  7.801


#Path 16
Startpoint: delay_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                             14.053    14.053
delay_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    15.446
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.383    17.829
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.803
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XA1[0] (T_FRAG)                                 2.390    21.193
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                  1.392    22.585
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                               0.000    22.585
data arrival time                                                                                                    22.585

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                             14.053    14.053
clock uncertainty                                                                                           0.000    14.053
cell hold time                                                                                              0.571    14.624
data required time                                                                                                   14.624
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -14.624
data arrival time                                                                                                    22.585
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           7.961


#Path 17
Startpoint: delay_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                   12.033    12.033
delay_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    13.426
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                       2.383    15.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                        0.975    16.784
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                     5.573    22.357
data arrival time                                                                                          22.357

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                   13.754    13.754
clock uncertainty                                                                                 0.000    13.754
cell hold time                                                                                    0.571    14.325
data required time                                                                                         14.325
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.325
data arrival time                                                                                          22.357
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 8.032


#Path 18
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                             12.189    12.189
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    13.581
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.276    15.857
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    17.203
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XB1[0] (T_FRAG)                                 2.309    19.512
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                  1.418    20.930
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                               0.000    20.930
data arrival time                                                                                                    20.930

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                             12.189    12.189
clock uncertainty                                                                                           0.000    12.189
cell hold time                                                                                              0.571    12.760
data required time                                                                                                   12.760
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.760
data arrival time                                                                                                    20.930
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           8.171


#Path 19
Startpoint: delay_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                         15.761    15.761
delay_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.393    17.154
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                        2.233    19.387
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.333    20.720
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                       2.407    23.127
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.392    24.519
delay_dff_Q_3.QD[0] (Q_FRAG)                                                           0.000    24.519
data arrival time                                                                               24.519

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                         15.761    15.761
clock uncertainty                                                                      0.000    15.761
cell hold time                                                                         0.571    16.332
data required time                                                                              16.332
------------------------------------------------------------------------------------------------------
data required time                                                                             -16.332
data arrival time                                                                               24.519
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      8.187


#Path 20
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                  13.960    13.960
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                  1.393    15.353
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BAB[0] (C_FRAG)                                           3.656    19.009
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.909    19.918
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.569    24.487
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    25.528
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                    0.000    25.528
data arrival time                                                                                        25.528

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                  15.837    15.837
clock uncertainty                                                                               0.000    15.837
cell hold time                                                                                  0.571    16.408
data required time                                                                                       16.408
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -16.408
data arrival time                                                                                        25.528
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               9.121


#Path 21
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                             12.189    12.189
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    13.581
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                       4.080    17.662
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.108    18.769
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XB1[0] (T_FRAG)                                 3.280    22.049
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                  1.418    23.468
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                               0.000    23.468
data arrival time                                                                                                    23.468

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                             13.040    13.040
clock uncertainty                                                                                           0.000    13.040
cell hold time                                                                                              0.571    13.611
data required time                                                                                                   13.611
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.611
data arrival time                                                                                                    23.468
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           9.857


#Path 22
Startpoint: delay_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                            13.100    13.100
delay_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.393    14.493
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       2.383    16.876
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.108    17.983
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XB1[0] (T_FRAG)                               4.729    22.712
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                1.418    24.130
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                              0.000    24.130
data arrival time                                                                                                  24.130

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                            13.253    13.253
clock uncertainty                                                                                         0.000    13.253
cell hold time                                                                                            0.571    13.824
data required time                                                                                                 13.824
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -13.824
data arrival time                                                                                                  24.130
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        10.307


#Path 23
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                         13.960    13.960
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.393    15.353
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BAB[0] (C_FRAG)                                  3.656    19.009
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.909    19.918
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT3_I0.t_frag.XSL[0] (T_FRAG)                       3.948    23.866
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.041    24.907
delay_dff_Q_2.QD[0] (Q_FRAG)                                                           0.000    24.907
data arrival time                                                                               24.907

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                         13.960    13.960
clock uncertainty                                                                      0.000    13.960
cell hold time                                                                         0.571    14.531
data required time                                                                              14.531
------------------------------------------------------------------------------------------------------
data required time                                                                             -14.531
data arrival time                                                                               24.907
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                     10.376


#Path 24
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    13.960    13.960
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    15.353
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BAB[0] (C_FRAG)                                             3.656    19.009
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.909    19.918
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                       5.249    25.167
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.041    26.208
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                      0.000    26.208
data arrival time                                                                                          26.208

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                    14.884    14.884
clock uncertainty                                                                                 0.000    14.884
cell hold time                                                                                    0.571    15.455
data required time                                                                                         15.455
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -15.455
data arrival time                                                                                          26.208
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                10.753


#Path 25
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    13.960    13.960
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    15.353
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BAB[0] (C_FRAG)                                             3.656    19.009
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.909    19.918
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                       5.210    25.128
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    26.169
delay_dff_Q.QD[0] (Q_FRAG)                                                                        0.000    26.169
data arrival time                                                                                          26.169

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                      14.754    14.754
clock uncertainty                                                                                 0.000    14.754
cell hold time                                                                                    0.571    15.325
data required time                                                                                         15.325
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -15.325
data arrival time                                                                                          26.169
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                10.845


#Path 26
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    13.960    13.960
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    15.353
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BAB[0] (C_FRAG)                                             3.656    19.009
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.909    19.918
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                       4.342    24.260
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.041    25.301
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                     0.000    25.301
data arrival time                                                                                          25.301

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                   13.753    13.753
clock uncertainty                                                                                 0.000    13.753
cell hold time                                                                                    0.571    14.324
data required time                                                                                         14.324
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.324
data arrival time                                                                                          25.301
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                10.977


#Path 27
Startpoint: delay_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                              12.963    12.963
delay_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.355
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.437    19.793
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    20.767
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XA1[0] (T_FRAG)                                 3.896    24.664
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                  1.392    26.055
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                0.000    26.055
data arrival time                                                                                                     26.055

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                              12.963    12.963
clock uncertainty                                                                                            0.000    12.963
cell hold time                                                                                               0.571    13.534
data required time                                                                                                    13.534
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.534
data arrival time                                                                                                     26.055
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           12.522


#Path 28
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                11.137    11.137
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                1.393    12.530
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT1_O.f_frag.FS[0] (F_FRAG)                       5.925    18.455
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.698    19.153
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                  7.388    26.542
data arrival time                                                                                       26.542

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                11.137    11.137
clock uncertainty                                                                              0.000    11.137
cell hold time                                                                                 0.571    11.708
data required time                                                                                      11.708
--------------------------------------------------------------------------------------------------------------
data required time                                                                                     -11.708
data arrival time                                                                                       26.542
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             14.834


#Path 29
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              13.960    13.960
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    15.353
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BAB[0] (C_FRAG)                       3.656    19.009
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.909    19.918
led_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 5.977    25.894
led_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  0.852    26.747
led_dffe_Q.QEN[0] (Q_FRAG)                                                  3.067    29.813
data arrival time                                                                    29.813

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                 13.019    13.019
clock uncertainty                                                           0.000    13.019
cell hold time                                                             -0.394    12.625
data required time                                                                   12.625
-------------------------------------------------------------------------------------------
data required time                                                                  -12.625
data arrival time                                                                    29.813
-------------------------------------------------------------------------------------------
slack (MET)                                                                          17.188


#Path 30
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      13.019    13.019
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.393    14.412
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            8.359    22.770
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    32.496
out:redled.outpad[0] (.output)                                                   0.000    32.496
data arrival time                                                                         32.496

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         32.496
------------------------------------------------------------------------------------------------
slack (MET)                                                                               32.496


#End of timing report
