Info (10281): Verilog HDL Declaration information at controller.sv(10): object "Wait" differs only in case from object "WAIT" in the same scope File: C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/controller.sv Line: 10
