#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c19e5c7380 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55c19e62e3f0_0 .var "clk", 0 0;
v0x55c19e62e490_0 .var "reset", 0 0;
S_0x55c19e5fe710 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x55c19e5c7380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
o0x7f375fff9ca8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55c19e62db50_0 .net "Datos", 15 0, o0x7f375fff9ca8;  0 drivers
o0x7f375fffa068 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55c19e62dc30_0 .net "Direcciones", 15 0, o0x7f375fffa068;  0 drivers
v0x55c19e62dcf0_0 .net "clk", 0 0, v0x55c19e62e3f0_0;  1 drivers
v0x55c19e62dd90_0 .net "op_alu", 2 0, v0x55c19e62d260_0;  1 drivers
v0x55c19e62de30_0 .net "opcode", 5 0, L_0x55c19e640110;  1 drivers
v0x55c19e62df70_0 .net "reset", 0 0, v0x55c19e62e490_0;  1 drivers
v0x55c19e62e010_0 .net "s_inc", 0 0, v0x55c19e62d450_0;  1 drivers
v0x55c19e62e0b0_0 .net "s_inm", 0 0, v0x55c19e62d540_0;  1 drivers
v0x55c19e62e150_0 .net "s_mux_datos", 0 0, v0x55c19e62d630_0;  1 drivers
v0x55c19e62e1f0_0 .net "we3", 0 0, v0x55c19e62d770_0;  1 drivers
v0x55c19e62e290_0 .net "wez", 0 0, v0x55c19e62d860_0;  1 drivers
v0x55c19e62e330_0 .net "z", 0 0, v0x55c19e628f00_0;  1 drivers
S_0x55c19e5cffd0 .scope module, "cam_dat" "cd" 3 9, 4 1 0, S_0x55c19e5fe710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s_inc";
    .port_info 3 /INPUT 1 "s_mux_alu";
    .port_info 4 /INPUT 1 "s_mux_datos";
    .port_info 5 /INPUT 1 "we3";
    .port_info 6 /INPUT 1 "wez";
    .port_info 7 /INPUT 16 "Datos";
    .port_info 8 /INPUT 3 "op_alu";
    .port_info 9 /OUTPUT 16 "Direcciones";
    .port_info 10 /OUTPUT 1 "z";
    .port_info 11 /OUTPUT 6 "opcode";
v0x55c19e62bb60_0 .net "Datos", 15 0, o0x7f375fff9ca8;  alias, 0 drivers
v0x55c19e62bc50_0 .net "Direcciones", 15 0, o0x7f375fffa068;  alias, 0 drivers
v0x55c19e62bd10_0 .net "alu_mux", 15 0, v0x55c19e626db0_0;  1 drivers
v0x55c19e62be30_0 .net "aluffz", 0 0, L_0x55c19e63fd10;  1 drivers
v0x55c19e62bf20_0 .net "clk", 0 0, v0x55c19e62e3f0_0;  alias, 1 drivers
v0x55c19e62c010_0 .net "instruccion", 31 0, L_0x55c19e5c7d00;  1 drivers
v0x55c19e62c0d0_0 .net "mux_alu", 15 0, L_0x55c19e63feb0;  1 drivers
v0x55c19e62c170_0 .net "mux_pc", 9 0, L_0x55c19e63e9b0;  1 drivers
v0x55c19e62c280_0 .net "op_alu", 2 0, v0x55c19e62d260_0;  alias, 1 drivers
v0x55c19e62c3d0_0 .net "opcode", 5 0, L_0x55c19e640110;  alias, 1 drivers
v0x55c19e62c490_0 .net "rd1", 15 0, L_0x55c19e63f110;  1 drivers
v0x55c19e62c550_0 .net "rd2", 15 0, L_0x55c19e63f820;  1 drivers
v0x55c19e62c660_0 .net "reset", 0 0, v0x55c19e62e490_0;  alias, 1 drivers
v0x55c19e62c750_0 .net "s_inc", 0 0, v0x55c19e62d450_0;  alias, 1 drivers
v0x55c19e62c7f0_0 .net "s_mux_alu", 0 0, v0x55c19e62d540_0;  alias, 1 drivers
v0x55c19e62c890_0 .net "s_mux_datos", 0 0, v0x55c19e62d630_0;  alias, 1 drivers
v0x55c19e62c930_0 .net "salida_pc", 9 0, v0x55c19e62b430_0;  1 drivers
v0x55c19e62c9d0_0 .net "sum_mux", 9 0, L_0x55c19e62e820;  1 drivers
v0x55c19e62cac0_0 .net "wd3", 15 0, L_0x55c19e63fd80;  1 drivers
v0x55c19e62cbb0_0 .net "we3", 0 0, v0x55c19e62d770_0;  alias, 1 drivers
v0x55c19e62cc50_0 .net "wez", 0 0, v0x55c19e62d860_0;  alias, 1 drivers
v0x55c19e62ccf0_0 .net "z", 0 0, v0x55c19e628f00_0;  alias, 1 drivers
L_0x55c19e63eb90 .part L_0x55c19e5c7d00, 0, 10;
L_0x55c19e63f970 .part L_0x55c19e5c7d00, 22, 4;
L_0x55c19e63faa0 .part L_0x55c19e5c7d00, 18, 4;
L_0x55c19e63fb40 .part L_0x55c19e5c7d00, 14, 4;
L_0x55c19e640070 .part L_0x55c19e5c7d00, 0, 16;
L_0x55c19e640110 .part L_0x55c19e5c7d00, 26, 6;
S_0x55c19e5d0290 .scope module, "alu_cpu" "alu" 4 15, 5 1 0, S_0x55c19e5cffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /OUTPUT 16 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_0x55c19e63fd10 .functor NOT 1, L_0x55c19e63fbe0, C4<0>, C4<0>, C4<0>;
v0x55c19e5de480_0 .net *"_ivl_3", 0 0, L_0x55c19e63fbe0;  1 drivers
v0x55c19e5c7e20_0 .net "a", 15 0, L_0x55c19e63feb0;  alias, 1 drivers
v0x55c19e5c7ef0_0 .net "b", 15 0, L_0x55c19e63f820;  alias, 1 drivers
v0x55c19e626cd0_0 .net "op_alu", 2 0, v0x55c19e62d260_0;  alias, 1 drivers
v0x55c19e626db0_0 .var "s", 15 0;
v0x55c19e626ee0_0 .net "y", 15 0, v0x55c19e626db0_0;  alias, 1 drivers
v0x55c19e626fc0_0 .net "zero", 0 0, L_0x55c19e63fd10;  alias, 1 drivers
E_0x55c19e60d090 .event edge, v0x55c19e626cd0_0, v0x55c19e5c7ef0_0, v0x55c19e5c7e20_0;
L_0x55c19e63fbe0 .reduce/or v0x55c19e626db0_0;
S_0x55c19e627120 .scope module, "banco_registros" "regfile" 4 14, 6 4 0, S_0x55c19e5cffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "wa3";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "ra1";
    .port_info 5 /INPUT 16 "wd3";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
v0x55c19e627460_0 .net *"_ivl_0", 31 0, L_0x55c19e63ec30;  1 drivers
v0x55c19e627560_0 .net *"_ivl_10", 5 0, L_0x55c19e63ef00;  1 drivers
L_0x7f375ffb0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c19e627640_0 .net *"_ivl_13", 1 0, L_0x7f375ffb0138;  1 drivers
L_0x7f375ffb0180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c19e627700_0 .net/2u *"_ivl_14", 15 0, L_0x7f375ffb0180;  1 drivers
v0x55c19e6277e0_0 .net *"_ivl_18", 31 0, L_0x55c19e63f2a0;  1 drivers
L_0x7f375ffb01c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c19e627910_0 .net *"_ivl_21", 27 0, L_0x7f375ffb01c8;  1 drivers
L_0x7f375ffb0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c19e6279f0_0 .net/2u *"_ivl_22", 31 0, L_0x7f375ffb0210;  1 drivers
v0x55c19e627ad0_0 .net *"_ivl_24", 0 0, L_0x55c19e63f3d0;  1 drivers
v0x55c19e627b90_0 .net *"_ivl_26", 15 0, L_0x55c19e63f510;  1 drivers
v0x55c19e627c70_0 .net *"_ivl_28", 5 0, L_0x55c19e63f600;  1 drivers
L_0x7f375ffb00a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c19e627d50_0 .net *"_ivl_3", 27 0, L_0x7f375ffb00a8;  1 drivers
L_0x7f375ffb0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c19e627e30_0 .net *"_ivl_31", 1 0, L_0x7f375ffb0258;  1 drivers
L_0x7f375ffb02a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c19e627f10_0 .net/2u *"_ivl_32", 15 0, L_0x7f375ffb02a0;  1 drivers
L_0x7f375ffb00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c19e627ff0_0 .net/2u *"_ivl_4", 31 0, L_0x7f375ffb00f0;  1 drivers
v0x55c19e6280d0_0 .net *"_ivl_6", 0 0, L_0x55c19e63ed20;  1 drivers
v0x55c19e628190_0 .net *"_ivl_8", 15 0, L_0x55c19e63ee60;  1 drivers
v0x55c19e628270_0 .net "clk", 0 0, v0x55c19e62e3f0_0;  alias, 1 drivers
v0x55c19e628330_0 .net "ra1", 3 0, L_0x55c19e63fb40;  1 drivers
v0x55c19e628410_0 .net "ra2", 3 0, L_0x55c19e63faa0;  1 drivers
v0x55c19e6284f0_0 .net "rd1", 15 0, L_0x55c19e63f110;  alias, 1 drivers
v0x55c19e6285d0_0 .net "rd2", 15 0, L_0x55c19e63f820;  alias, 1 drivers
v0x55c19e628690 .array "regb", 15 0, 15 0;
v0x55c19e628730_0 .net "wa3", 3 0, L_0x55c19e63f970;  1 drivers
v0x55c19e628810_0 .net "wd3", 15 0, L_0x55c19e63fd80;  alias, 1 drivers
v0x55c19e6288f0_0 .net "we3", 0 0, v0x55c19e62d770_0;  alias, 1 drivers
E_0x55c19e60d170 .event posedge, v0x55c19e628270_0;
L_0x55c19e63ec30 .concat [ 4 28 0 0], L_0x55c19e63fb40, L_0x7f375ffb00a8;
L_0x55c19e63ed20 .cmp/ne 32, L_0x55c19e63ec30, L_0x7f375ffb00f0;
L_0x55c19e63ee60 .array/port v0x55c19e628690, L_0x55c19e63ef00;
L_0x55c19e63ef00 .concat [ 4 2 0 0], L_0x55c19e63fb40, L_0x7f375ffb0138;
L_0x55c19e63f110 .functor MUXZ 16, L_0x7f375ffb0180, L_0x55c19e63ee60, L_0x55c19e63ed20, C4<>;
L_0x55c19e63f2a0 .concat [ 4 28 0 0], L_0x55c19e63faa0, L_0x7f375ffb01c8;
L_0x55c19e63f3d0 .cmp/ne 32, L_0x55c19e63f2a0, L_0x7f375ffb0210;
L_0x55c19e63f510 .array/port v0x55c19e628690, L_0x55c19e63f600;
L_0x55c19e63f600 .concat [ 4 2 0 0], L_0x55c19e63faa0, L_0x7f375ffb0258;
L_0x55c19e63f820 .functor MUXZ 16, L_0x7f375ffb02a0, L_0x55c19e63f510, L_0x55c19e63f3d0, C4<>;
S_0x55c19e628ab0 .scope module, "ffz" "ffd" 4 18, 6 61 0, S_0x55c19e5cffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x55c19e628c60_0 .net "carga", 0 0, v0x55c19e62d860_0;  alias, 1 drivers
v0x55c19e628d40_0 .net "clk", 0 0, v0x55c19e62e3f0_0;  alias, 1 drivers
v0x55c19e628e00_0 .net "d", 0 0, L_0x55c19e63fd10;  alias, 1 drivers
v0x55c19e628f00_0 .var "q", 0 0;
v0x55c19e628fa0_0 .net "reset", 0 0, v0x55c19e62e490_0;  alias, 1 drivers
E_0x55c19e60b350 .event posedge, v0x55c19e628fa0_0, v0x55c19e628270_0;
S_0x55c19e6290f0 .scope module, "memoria_prog" "memprog" 4 10, 7 3 0, S_0x55c19e5cffd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 32 "rd";
L_0x55c19e5c7d00 .functor BUFZ 32, L_0x55c19e62e5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c19e629340_0 .net *"_ivl_0", 31 0, L_0x55c19e62e5e0;  1 drivers
v0x55c19e629440_0 .net *"_ivl_2", 11 0, L_0x55c19e62e680;  1 drivers
L_0x7f375ffb0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c19e629520_0 .net *"_ivl_5", 1 0, L_0x7f375ffb0018;  1 drivers
v0x55c19e6295e0_0 .net "a", 9 0, v0x55c19e62b430_0;  alias, 1 drivers
v0x55c19e6296c0_0 .net "clk", 0 0, v0x55c19e62e3f0_0;  alias, 1 drivers
v0x55c19e629800 .array "mem", 1023 0, 31 0;
v0x55c19e6298c0_0 .net "rd", 31 0, L_0x55c19e5c7d00;  alias, 1 drivers
L_0x55c19e62e5e0 .array/port v0x55c19e629800, L_0x55c19e62e680;
L_0x55c19e62e680 .concat [ 10 2 0 0], v0x55c19e62b430_0, L_0x7f375ffb0018;
S_0x55c19e629a20 .scope module, "mux_a" "mux2" 4 13, 6 50 0, S_0x55c19e5cffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x55c19e629c50 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55c19e629cf0_0 .net "d0", 9 0, L_0x55c19e63eb90;  1 drivers
v0x55c19e629dd0_0 .net "d1", 9 0, L_0x55c19e62e820;  alias, 1 drivers
v0x55c19e629eb0_0 .net "s", 0 0, v0x55c19e62d450_0;  alias, 1 drivers
v0x55c19e629f50_0 .net "y", 9 0, L_0x55c19e63e9b0;  alias, 1 drivers
L_0x55c19e63e9b0 .functor MUXZ 10, L_0x55c19e63eb90, L_0x55c19e62e820, v0x55c19e62d450_0, C4<>;
S_0x55c19e62a0e0 .scope module, "mux_b" "mux2" 4 16, 6 50 0, S_0x55c19e5cffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x55c19e62a2c0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000010000>;
v0x55c19e62a400_0 .net "d0", 15 0, v0x55c19e626db0_0;  alias, 1 drivers
v0x55c19e62a510_0 .net "d1", 15 0, o0x7f375fff9ca8;  alias, 0 drivers
v0x55c19e62a5d0_0 .net "s", 0 0, v0x55c19e62d630_0;  alias, 1 drivers
v0x55c19e62a6a0_0 .net "y", 15 0, L_0x55c19e63fd80;  alias, 1 drivers
L_0x55c19e63fd80 .functor MUXZ 16, v0x55c19e626db0_0, o0x7f375fff9ca8, v0x55c19e62d630_0, C4<>;
S_0x55c19e62a820 .scope module, "mux_inm" "mux2" 4 17, 6 50 0, S_0x55c19e5cffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x55c19e62aa00 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000010000>;
v0x55c19e62ab40_0 .net "d0", 15 0, L_0x55c19e63f110;  alias, 1 drivers
v0x55c19e62ac50_0 .net "d1", 15 0, L_0x55c19e640070;  1 drivers
v0x55c19e62ad10_0 .net "s", 0 0, v0x55c19e62d540_0;  alias, 1 drivers
v0x55c19e62ade0_0 .net "y", 15 0, L_0x55c19e63feb0;  alias, 1 drivers
L_0x55c19e63feb0 .functor MUXZ 16, L_0x55c19e63f110, L_0x55c19e640070, v0x55c19e62d540_0, C4<>;
S_0x55c19e62af60 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55c19e5cffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x55c19e62b140 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55c19e62b280_0 .net "clk", 0 0, v0x55c19e62e3f0_0;  alias, 1 drivers
v0x55c19e62b340_0 .net "d", 9 0, L_0x55c19e63e9b0;  alias, 1 drivers
v0x55c19e62b430_0 .var "q", 9 0;
v0x55c19e62b530_0 .net "reset", 0 0, v0x55c19e62e490_0;  alias, 1 drivers
S_0x55c19e62b650 .scope module, "sumador" "sum" 4 12, 6 30 0, S_0x55c19e5cffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x55c19e62b850_0 .net "a", 9 0, v0x55c19e62b430_0;  alias, 1 drivers
L_0x7f375ffb0060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55c19e62b980_0 .net "b", 9 0, L_0x7f375ffb0060;  1 drivers
v0x55c19e62ba60_0 .net "y", 9 0, L_0x55c19e62e820;  alias, 1 drivers
L_0x55c19e62e820 .arith/sum 10, v0x55c19e62b430_0, L_0x7f375ffb0060;
S_0x55c19e62cf20 .scope module, "uni_control" "uc" 3 10, 8 1 0, S_0x55c19e5fe710;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /OUTPUT 1 "s_mux_datos";
    .port_info 3 /OUTPUT 1 "s_inc";
    .port_info 4 /OUTPUT 1 "s_inm";
    .port_info 5 /OUTPUT 1 "we3";
    .port_info 6 /OUTPUT 1 "wez";
    .port_info 7 /OUTPUT 3 "op_alu";
v0x55c19e62d260_0 .var "op_alu", 2 0;
v0x55c19e62d390_0 .net "opcode", 5 0, L_0x55c19e640110;  alias, 1 drivers
v0x55c19e62d450_0 .var "s_inc", 0 0;
v0x55c19e62d540_0 .var "s_inm", 0 0;
v0x55c19e62d630_0 .var "s_mux_datos", 0 0;
v0x55c19e62d770_0 .var "we3", 0 0;
v0x55c19e62d860_0 .var "wez", 0 0;
v0x55c19e62d950_0 .net "z", 0 0, v0x55c19e628f00_0;  alias, 1 drivers
E_0x55c19e60d2c0 .event edge, v0x55c19e62c3d0_0;
    .scope S_0x55c19e6290f0;
T_0 ;
    %vpi_call 7 11 "$readmemb", "progfile.mem", v0x55c19e629800 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55c19e62af60;
T_1 ;
    %wait E_0x55c19e60b350;
    %load/vec4 v0x55c19e62b530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c19e62b430_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c19e62b340_0;
    %assign/vec4 v0x55c19e62b430_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c19e627120;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55c19e628690 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55c19e627120;
T_3 ;
    %wait E_0x55c19e60d170;
    %load/vec4 v0x55c19e6288f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55c19e628810_0;
    %load/vec4 v0x55c19e628730_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c19e628690, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c19e5d0290;
T_4 ;
    %wait E_0x55c19e60d090;
    %load/vec4 v0x55c19e626cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55c19e5c7e20_0;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55c19e5c7e20_0;
    %inv;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55c19e5c7e20_0;
    %load/vec4 v0x55c19e5c7ef0_0;
    %add;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55c19e5c7e20_0;
    %load/vec4 v0x55c19e5c7ef0_0;
    %sub;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55c19e5c7e20_0;
    %load/vec4 v0x55c19e5c7ef0_0;
    %and;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55c19e5c7e20_0;
    %load/vec4 v0x55c19e5c7ef0_0;
    %or;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55c19e5c7e20_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55c19e5c7ef0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x55c19e626db0_0, 0, 16;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c19e628ab0;
T_5 ;
    %wait E_0x55c19e60b350;
    %load/vec4 v0x55c19e628fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c19e628f00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c19e628c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c19e628e00_0;
    %assign/vec4 v0x55c19e628f00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c19e62cf20;
T_6 ;
    %wait E_0x55c19e60d2c0;
    %load/vec4 v0x55c19e62d390_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/x;
    %jmp/1 T_6.12, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/x;
    %jmp/1 T_6.13, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_6.14, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_6.15, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_6.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.15 ;
    %load/vec4 v0x55c19e62d950_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.16 ;
    %load/vec4 v0x55c19e62d950_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x55c19e62d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62d860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c19e62d260_0, 0, 3;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c19e5c7380;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62e3f0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62e3f0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c19e5c7380;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 16'b0000000000000000, &A<v0x55c19e628690, 1> {0 0 0};
    %vpi_call 2 26 "$dumpvars", 16'b0000000000000000, &A<v0x55c19e628690, 2> {0 0 0};
    %vpi_call 2 27 "$dumpvars", 16'b0000000000000000, &A<v0x55c19e628690, 3> {0 0 0};
    %vpi_call 2 28 "$dumpvars", 16'b0000000000000000, &A<v0x55c19e628690, 4> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c19e62e490_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c19e62e490_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55c19e5c7380;
T_9 ;
    %delay 72000, 0;
    %vpi_call 2 38 "$write", "R1 = %d\012R2 = %d\012R3 = %d\012R4 = %d\012", &A<v0x55c19e628690, 1>, &A<v0x55c19e628690, 2>, &A<v0x55c19e628690, 3>, &A<v0x55c19e628690, 4> {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
