{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "06", "@timestamp": "2021-05-06T03:45:55.000055-04:00", "@year": "2021", "@month": "05"}, "ait:date-sort": {"@day": "01", "@year": "2010", "@month": "12"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": [{"$": "Computer Department"}, {"$": "TUT"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Parallel FPGA-based implementation of recursive sorting algorithms", "abstracts": "The paper describes the hardware implementation and optimization of parallel recursive algorithms that sort data using binary trees. Since recursive calls are not directly supported by hardware description languages, they are implemented using the model of a hierarchical finite state machine (HFSM). Parallel processing is achieved by constructing N binary trees (N>1) and applying concurrent sorting to N trees at the same time with the aid of N communicating HFSMs. The paper presents new results in: 1) parallel sorting algorithms; 2) FPGA-based parallel architectures; and 3) the analysis and comparison of alternative and competitive techniques for implementing parallel recursive algorithms. Experiments demonstrate that the performance of sorting operations is increased compared to previous implementations. \u00a9 2010 IEEE.", "correspondence": {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@country": "est", "organization": [{"$": "Computer Department"}, {"$": "TUT"}]}, "person": {"ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Circuit synthesis", "@xml:lang": "eng"}, {"$": "Field programmable gate arrays", "@xml:lang": "eng"}, {"$": "Finite state machines", "@xml:lang": "eng"}, {"$": "Sorting", "@xml:lang": "eng"}, {"$": "Tree data structures", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. - Int. Conf. Reconfigurable Comput. FPGAs, ReConFig", "@country": "usa", "issuetitle": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "volisspag": {"pagerange": {"@first": "121", "@last": "126"}}, "@type": "p", "publicationyear": {"@first": "2010"}, "isbn": {"$": "9780769543147", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "confcatnumber": "P4314", "conflocation": {"city-group": "Cancun", "@country": "mex"}, "confcode": "83858", "confdate": {"enddate": {"@day": "15", "@year": "2010", "@month": "12"}, "startdate": {"@day": "13", "@year": "2010", "@month": "12"}}}}}, "sourcetitle": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "article-number": "5695292", "@srcid": "19700188215", "publicationdate": {"year": "2010", "date-text": {"@xfab-added": "true", "$": "2010"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1703"}, {"$": "1708"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "603.1", "classification-description": "Machine Tools, General"}, {"classification-code": "721.1", "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "23", "@year": "2011", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "361289280", "@idtype": "PUI"}, {"$": "20110813687879", "@idtype": "CPX"}, {"$": "79951739418", "@idtype": "SCP"}, {"$": "79951739418", "@idtype": "SGR"}], "ce:doi": "10.1109/ReConFig.2010.30"}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "T. Maruyama, M. Takagi, T. Hoshino, \"Hardware implementation techniques for recursive calls and loops\", Proc. 9th Int. Workshop on Field-Programmable Logic and Applications - FPL'99, Glasgow, UK, 1999, pp. 450-455.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hardware implementation techniques for recursive calls and loops"}, "refd-itemidlist": {"itemid": {"$": "84862137248", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "450", "@last": "455"}}, "ref-text": "Glasgow, UK", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Takagi", "ce:indexed-name": "Takagi M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. 9th Int. Workshop on Field-programmable Logic and Applications - FPL'99"}}, {"ref-fulltext": "T. Maruyama, T. Hoshino, \"A C to HDL compiler for pipeline processing on FPGAs\", Proc. IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'2000, CA, USA, 2000, pp. 101-110.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A C to HDL compiler for pipeline processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84949747058", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "110"}}, "ref-text": "CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on Field-programmable Custom Computing Machines - FCCM'2000"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms,\" Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, 2004, pp. 197-211.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proc. 15th Int. Conference on Field-Programmable Logic and Applications - FPL'2005, Finland, 2005, pp. 235-240. (Pubitemid 44183439)", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2005"}, "pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "DOI 10.1109/FPL.2005.1515728, 1515728, Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL"}}, {"ref-fulltext": "S. Ninos, A. Dollas, \"Modeling recursion data structures for FPGA-based implementation\", Proc.18th Int. Conference on Field Programmable Logic and Applications - FPL'08, Heidelberg, Germany, 2008, pp. 11-16.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursion data structures for FPGA-based implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-text": "Heidelberg, Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc.18th Int. Conference on Field Programmable Logic and Applications - FPL'08"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, \"Recursion in Reconfigurable Computing: a Survey of Implementation Approaches\", Proc. 19th Int. Conference on Field Programmable Logic and Applications - FPL'2009, Prague, Czech Republic, 2009, pp. 224-229.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Recursion in reconfigurable computing: A survey of implementation approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-text": "Prague, Czech Republic", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 19th Int. Conference on Field Programmable Logic and Applications - FPL'2009"}}, {"ref-fulltext": "R. Mueller, J. Teubner, G. Alonso, \"Data processing on FPGAs\", Proc. VLDB Endowment 2(1), Aug., 2009. pp. 910-921.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}, "pagerange": {"@first": "910", "@last": "921"}}, "ref-text": "Aug.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proc. VLDB Endowment"}}, {"ref-fulltext": "R.D. Chamberlain, N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rd Int'l Workshop on High-Performance Reconfigurable Computing Technology and Applications, Portland, USA, Nov, 2009, pp. 39-46.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-text": "Portland, USA, Nov", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int'l Workshop on High-performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, P. Ienne, \"High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs\", Proc. of the 24th IEEE Int Symp. IPDPS, Atlanta, USA, April, 2010.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "High performance comparison-based sorting algorithm on many-core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-text": "Atlanta, USA, April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "Proc. of the 24th IEEE Int Symp. IPDPS"}}, {"ref-fulltext": "R.A. Mewaldt, C.M.S. Cohen, W.R. Cook, et al., \"The Low-Energy Telescope (LET) and SEP Central Electronics for the STEREO Mission\", Space Science Rev., 136, 2008, pp. 285-362.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "The low-energy telescope (LET) and SEP central electronics for the STEREO mission"}, "refd-itemidlist": {"itemid": {"$": "44649158259", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "136"}, "pagerange": {"@first": "285", "@last": "362"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Mewaldt", "ce:indexed-name": "Mewaldt R.A."}, {"@seq": "2", "ce:initials": "C.M.S.", "@_fa": "true", "ce:surname": "Cohen", "ce:indexed-name": "Cohen C.M.S."}, {"@seq": "3", "ce:initials": "W.R.", "@_fa": "true", "ce:surname": "Cook", "ce:indexed-name": "Cook W.R."}], "et-al": null}, "ref-sourcetitle": "Space Science Rev."}}, {"ref-fulltext": "S.A. Edwards, \"Design Languages for Embedded Systems\", Computer Science Technical Report CUCS-009-03, Columbia University, May, 2003.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design languages for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "5444241981", "@idtype": "SGR"}}, "ref-text": "Columbia University, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "Computer Science Technical Report CUCS-009-03"}}, {"ref-fulltext": "H.T. Sun, \"First Failure Data Capture in Embedded System\", Proc. of IEEE IIT, 2007, May 17-20, Chicago, USA, 2007, pp. 183-187.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "First failure data capture in embedded system"}, "refd-itemidlist": {"itemid": {"$": "47649089883", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "183", "@last": "187"}}, "ref-text": "May 17-20, Chicago, USA, 2007", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.T.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun H.T."}]}, "ref-sourcetitle": "Proc. of IEEE IIT"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proceedings of the 7th Asian Control Conference - ASCC'2009, Hong Kong, August 2009, pp. 9-14.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "Hong Kong, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 7th Asian Control Conference - ASCC'2009"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching, 2nd edn., Addison-Wesley, 1998.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "77950860356", "@idtype": "SGR"}}, "ref-text": "2nd edn., Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming, Volume 3: Sorting and Searching"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-79951739418", "dc:description": "The paper describes the hardware implementation and optimization of parallel recursive algorithms that sort data using binary trees. Since recursive calls are not directly supported by hardware description languages, they are implemented using the model of a hierarchical finite state machine (HFSM). Parallel processing is achieved by constructing N binary trees (N>1) and applying concurrent sorting to N trees at the same time with the aid of N communicating HFSMs. The paper presents new results in: 1) parallel sorting algorithms; 2) FPGA-based parallel architectures; and 3) the analysis and comparison of alternative and competitive techniques for implementing parallel recursive algorithms. Experiments demonstrate that the performance of sorting operations is increased compared to previous implementations. \u00a9 2010 IEEE.", "prism:coverDate": "2010-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79951739418", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951739418"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79951739418&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79951739418&origin=inward"}], "prism:isbn": "9780769543147", "prism:publicationName": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "source-id": "19700188215", "citedby-count": "21", "subtype": "cp", "prism:pageRange": "121-126", "dc:title": "Parallel FPGA-based implementation of recursive sorting algorithms", "prism:endingPage": "126", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ReConFig.2010.30", "prism:startingPage": "121", "article-number": "5695292", "dc:identifier": "SCOPUS_ID:79951739418"}, "idxterms": {"mainterm": [{"$": "Circuit synthesis", "@weight": "a", "@candidate": "n"}, {"$": "Finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "FPGA-based implementation", "@weight": "a", "@candidate": "n"}, {"$": "Hardware description languages", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "New results", "@weight": "a", "@candidate": "n"}, {"$": "Parallel processing", "@weight": "a", "@candidate": "n"}, {"$": "Parallel sorting algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Recursive algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Sorting algorithm", "@weight": "a", "@candidate": "n"}, {"$": "Tree data structures", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Circuit synthesis"}, {"@_fa": "true", "$": "Field programmable gate arrays"}, {"@_fa": "true", "$": "Finite state machines"}, {"@_fa": "true", "$": "Sorting"}, {"@_fa": "true", "$": "Tree data structures"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}