0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/8200464.SIPC/Desktop/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/glbl.v,1667821641,verilog,,,,glbl,,,,,,,,
C:/Users/8200464.SIPC/Desktop/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/defines_riscv.v,1667821641,verilog,,,,,,,,,,,,
C:/Users/8200464.SIPC/Desktop/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/tb_decoder_riscv_obf.v,1667821641,verilog,,,C:/Users/8200464.SIPC/Desktop/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/defines_riscv.v,tb_decoder_riscv_obf,,,,,,,,
C:/Users/8200464.SIPC/Desktop/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv,1667826529,systemVerilog,,,,ALUOpsDecode;decoder_riscv,,,,,,,,
