{
  "module_name": "myrs.h",
  "hash_id": "ae30d74dafb997640b9671a38df7ccc505e9f93286fef35435765d279e043ead",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/myrs.h",
  "human_readable_source": " \n \n\n#ifndef _MYRS_H\n#define _MYRS_H\n\n#define MYRS_MAILBOX_TIMEOUT 1000000\n\n#define MYRS_DCMD_TAG 1\n#define MYRS_MCMD_TAG 2\n\n#define MYRS_LINE_BUFFER_SIZE 128\n\n#define MYRS_PRIMARY_MONITOR_INTERVAL (10 * HZ)\n#define MYRS_SECONDARY_MONITOR_INTERVAL (60 * HZ)\n\n \n#define MYRS_SG_LIMIT\t\t128\n\n \n#define MYRS_MAX_CMD_MBOX\t\t512\n#define MYRS_MAX_STAT_MBOX\t\t512\n\n#define MYRS_DCDB_SIZE\t\t\t16\n#define MYRS_SENSE_SIZE\t\t\t14\n\n \nenum myrs_cmd_opcode {\n\tMYRS_CMD_OP_MEMCOPY\t\t= 0x01,\n\tMYRS_CMD_OP_SCSI_10_PASSTHRU\t= 0x02,\n\tMYRS_CMD_OP_SCSI_255_PASSTHRU\t= 0x03,\n\tMYRS_CMD_OP_SCSI_10\t\t= 0x04,\n\tMYRS_CMD_OP_SCSI_256\t\t= 0x05,\n\tMYRS_CMD_OP_IOCTL\t\t= 0x20,\n} __packed;\n\n \nenum myrs_ioctl_opcode {\n\tMYRS_IOCTL_GET_CTLR_INFO\t= 0x01,\n\tMYRS_IOCTL_GET_LDEV_INFO_VALID\t= 0x03,\n\tMYRS_IOCTL_GET_PDEV_INFO_VALID\t= 0x05,\n\tMYRS_IOCTL_GET_HEALTH_STATUS\t= 0x11,\n\tMYRS_IOCTL_GET_EVENT\t\t= 0x15,\n\tMYRS_IOCTL_START_DISCOVERY\t= 0x81,\n\tMYRS_IOCTL_SET_DEVICE_STATE\t= 0x82,\n\tMYRS_IOCTL_INIT_PDEV_START\t= 0x84,\n\tMYRS_IOCTL_INIT_PDEV_STOP\t= 0x85,\n\tMYRS_IOCTL_INIT_LDEV_START\t= 0x86,\n\tMYRS_IOCTL_INIT_LDEV_STOP\t= 0x87,\n\tMYRS_IOCTL_RBLD_DEVICE_START\t= 0x88,\n\tMYRS_IOCTL_RBLD_DEVICE_STOP\t= 0x89,\n\tMYRS_IOCTL_MAKE_CONSISTENT_START = 0x8A,\n\tMYRS_IOCTL_MAKE_CONSISTENT_STOP = 0x8B,\n\tMYRS_IOCTL_CC_START\t\t= 0x8C,\n\tMYRS_IOCTL_CC_STOP\t\t= 0x8D,\n\tMYRS_IOCTL_SET_MEM_MBOX\t\t= 0x8E,\n\tMYRS_IOCTL_RESET_DEVICE\t\t= 0x90,\n\tMYRS_IOCTL_FLUSH_DEVICE_DATA\t= 0x91,\n\tMYRS_IOCTL_PAUSE_DEVICE\t\t= 0x92,\n\tMYRS_IOCTL_UNPAUS_EDEVICE\t= 0x93,\n\tMYRS_IOCTL_LOCATE_DEVICE\t= 0x94,\n\tMYRS_IOCTL_CREATE_CONFIGURATION = 0xC0,\n\tMYRS_IOCTL_DELETE_LDEV\t\t= 0xC1,\n\tMYRS_IOCTL_REPLACE_INTERNALDEVICE = 0xC2,\n\tMYRS_IOCTL_RENAME_LDEV\t\t= 0xC3,\n\tMYRS_IOCTL_ADD_CONFIGURATION\t= 0xC4,\n\tMYRS_IOCTL_XLATE_PDEV_TO_LDEV\t= 0xC5,\n\tMYRS_IOCTL_CLEAR_CONFIGURATION\t= 0xCA,\n} __packed;\n\n \n#define MYRS_STATUS_SUCCESS\t\t\t0x00\n#define MYRS_STATUS_FAILED\t\t\t0x02\n#define MYRS_STATUS_DEVICE_BUSY\t\t\t0x08\n#define MYRS_STATUS_DEVICE_NON_RESPONSIVE\t0x0E\n#define MYRS_STATUS_DEVICE_NON_RESPONSIVE2\t0x0F\n#define MYRS_STATUS_RESERVATION_CONFLICT\t0x18\n\n \nstruct myrs_mem_type {\n\tenum {\n\t\tMYRS_MEMTYPE_RESERVED\t= 0x00,\n\t\tMYRS_MEMTYPE_DRAM\t= 0x01,\n\t\tMYRS_MEMTYPE_EDRAM\t= 0x02,\n\t\tMYRS_MEMTYPE_EDO\t= 0x03,\n\t\tMYRS_MEMTYPE_SDRAM\t= 0x04,\n\t\tMYRS_MEMTYPE_LAST\t= 0x1F,\n\t} __packed mem_type:5;\t \n\tunsigned rsvd:1;\t\t\t \n\tunsigned mem_parity:1;\t\t\t \n\tunsigned mem_ecc:1;\t\t\t \n};\n\n \nenum myrs_cpu_type {\n\tMYRS_CPUTYPE_i960CA\t= 0x01,\n\tMYRS_CPUTYPE_i960RD\t= 0x02,\n\tMYRS_CPUTYPE_i960RN\t= 0x03,\n\tMYRS_CPUTYPE_i960RP\t= 0x04,\n\tMYRS_CPUTYPE_NorthBay\t= 0x05,\n\tMYRS_CPUTYPE_StrongArm\t= 0x06,\n\tMYRS_CPUTYPE_i960RM\t= 0x07,\n} __packed;\n\n \nstruct myrs_ctlr_info {\n\tunsigned char rsvd1;\t\t\t\t \n\tenum {\n\t\tMYRS_SCSI_BUS\t= 0x00,\n\t\tMYRS_Fibre_BUS\t= 0x01,\n\t\tMYRS_PCI_BUS\t= 0x03\n\t} __packed bus;\t \n\tenum {\n\t\tMYRS_CTLR_DAC960E\t= 0x01,\n\t\tMYRS_CTLR_DAC960M\t= 0x08,\n\t\tMYRS_CTLR_DAC960PD\t= 0x10,\n\t\tMYRS_CTLR_DAC960PL\t= 0x11,\n\t\tMYRS_CTLR_DAC960PU\t= 0x12,\n\t\tMYRS_CTLR_DAC960PE\t= 0x13,\n\t\tMYRS_CTLR_DAC960PG\t= 0x14,\n\t\tMYRS_CTLR_DAC960PJ\t= 0x15,\n\t\tMYRS_CTLR_DAC960PTL0\t= 0x16,\n\t\tMYRS_CTLR_DAC960PR\t= 0x17,\n\t\tMYRS_CTLR_DAC960PRL\t= 0x18,\n\t\tMYRS_CTLR_DAC960PT\t= 0x19,\n\t\tMYRS_CTLR_DAC1164P\t= 0x1A,\n\t\tMYRS_CTLR_DAC960PTL1\t= 0x1B,\n\t\tMYRS_CTLR_EXR2000P\t= 0x1C,\n\t\tMYRS_CTLR_EXR3000P\t= 0x1D,\n\t\tMYRS_CTLR_ACCELERAID352 = 0x1E,\n\t\tMYRS_CTLR_ACCELERAID170 = 0x1F,\n\t\tMYRS_CTLR_ACCELERAID160 = 0x20,\n\t\tMYRS_CTLR_DAC960S\t= 0x60,\n\t\tMYRS_CTLR_DAC960SU\t= 0x61,\n\t\tMYRS_CTLR_DAC960SX\t= 0x62,\n\t\tMYRS_CTLR_DAC960SF\t= 0x63,\n\t\tMYRS_CTLR_DAC960SS\t= 0x64,\n\t\tMYRS_CTLR_DAC960FL\t= 0x65,\n\t\tMYRS_CTLR_DAC960LL\t= 0x66,\n\t\tMYRS_CTLR_DAC960FF\t= 0x67,\n\t\tMYRS_CTLR_DAC960HP\t= 0x68,\n\t\tMYRS_CTLR_RAIDBRICK\t= 0x69,\n\t\tMYRS_CTLR_METEOR_FL\t= 0x6A,\n\t\tMYRS_CTLR_METEOR_FF\t= 0x6B\n\t} __packed ctlr_type;\t \n\tunsigned char rsvd2;\t\t\t \n\tunsigned short bus_speed_mhz;\t\t \n\tunsigned char bus_width;\t\t \n\tunsigned char flash_code;\t\t \n\tunsigned char ports_present;\t\t \n\tunsigned char rsvd3[7];\t\t\t \n\tunsigned char bus_name[16];\t\t \n\tunsigned char ctlr_name[16];\t\t \n\tunsigned char rsvd4[16];\t\t \n\t \n\tunsigned char fw_major_version;\t\t \n\tunsigned char fw_minor_version;\t\t \n\tunsigned char fw_turn_number;\t\t \n\tunsigned char fw_build_number;\t\t \n\tunsigned char fw_release_day;\t\t \n\tunsigned char fw_release_month;\t\t \n\tunsigned char fw_release_year_hi;\t \n\tunsigned char fw_release_year_lo;\t \n\t \n\tunsigned char hw_rev;\t\t\t \n\tunsigned char rsvd5[3];\t\t\t \n\tunsigned char hw_release_day;\t\t \n\tunsigned char hw_release_month;\t\t \n\tunsigned char hw_release_year_hi;\t \n\tunsigned char hw_release_year_lo;\t \n\t \n\tunsigned char manuf_batch_num;\t\t \n\tunsigned char rsvd6;\t\t\t \n\tunsigned char manuf_plant_num;\t\t \n\tunsigned char rsvd7;\t\t\t \n\tunsigned char hw_manuf_day;\t\t \n\tunsigned char hw_manuf_month;\t\t \n\tunsigned char hw_manuf_year_hi;\t\t \n\tunsigned char hw_manuf_year_lo;\t\t \n\tunsigned char max_pd_per_xld;\t\t \n\tunsigned char max_ild_per_xld;\t\t \n\tunsigned short nvram_size_kb;\t\t \n\tunsigned char max_xld;\t\t\t \n\tunsigned char rsvd8[3];\t\t\t \n\t \n\tunsigned char serial_number[16];\t \n\tunsigned char rsvd9[16];\t\t \n\t \n\tunsigned char rsvd10[3];\t\t \n\tunsigned char oem_code;\t\t\t \n\tunsigned char vendor[16];\t\t \n\t \n\tunsigned char bbu_present:1;\t\t \n\tunsigned char cluster_mode:1;\t\t \n\tunsigned char rsvd11:6;\t\t\t \n\tunsigned char rsvd12[3];\t\t \n\t \n\tunsigned char pscan_active:1;\t\t \n\tunsigned char rsvd13:7;\t\t\t \n\tunsigned char pscan_chan;\t\t \n\tunsigned char pscan_target;\t\t \n\tunsigned char pscan_lun;\t\t \n\t \n\tunsigned short max_transfer_size;\t \n\tunsigned short max_sge;\t\t\t \n\t \n\tunsigned short ldev_present;\t\t \n\tunsigned short ldev_critical;\t\t \n\tunsigned short ldev_offline;\t\t \n\tunsigned short pdev_present;\t\t \n\tunsigned short pdisk_present;\t\t \n\tunsigned short pdisk_critical;\t\t \n\tunsigned short pdisk_offline;\t\t \n\tunsigned short max_tcq;\t\t\t \n\t \n\tunsigned char physchan_present;\t\t \n\tunsigned char virtchan_present;\t\t \n\tunsigned char physchan_max;\t\t \n\tunsigned char virtchan_max;\t\t \n\tunsigned char max_targets[16];\t\t \n\tunsigned char rsvd14[12];\t\t \n\t \n\tunsigned short mem_size_mb;\t\t \n\tunsigned short cache_size_mb;\t\t \n\tunsigned int valid_cache_bytes;\t\t \n\tunsigned int dirty_cache_bytes;\t\t \n\tunsigned short mem_speed_mhz;\t\t \n\tunsigned char mem_data_width;\t\t \n\tstruct myrs_mem_type mem_type;\t\t \n\tunsigned char cache_mem_type_name[16];\t \n\t \n\tunsigned short exec_mem_size_mb;\t \n\tunsigned short exec_l2_cache_size_mb;\t \n\tunsigned char rsvd15[8];\t\t \n\tunsigned short exec_mem_speed_mhz;\t \n\tunsigned char exec_mem_data_width;\t \n\tstruct myrs_mem_type exec_mem_type;\t \n\tunsigned char exec_mem_type_name[16];\t \n\t \n\tstruct {\t\t\t\t \n\t\tunsigned short cpu_speed_mhz;\n\t\tenum myrs_cpu_type cpu_type;\n\t\tunsigned char cpu_count;\n\t\tunsigned char rsvd16[12];\n\t\tunsigned char cpu_name[16];\n\t} __packed cpu[2];\n\t \n\tunsigned short cur_prof_page_num;\t \n\tunsigned short num_prof_waiters;\t \n\tunsigned short cur_trace_page_num;\t \n\tunsigned short num_trace_waiters;\t \n\tunsigned char rsvd18[8];\t\t \n\t \n\tunsigned short pdev_bus_resets;\t\t \n\tunsigned short pdev_parity_errors;\t \n\tunsigned short pdev_soft_errors;\t \n\tunsigned short pdev_cmds_failed;\t \n\tunsigned short pdev_misc_errors;\t \n\tunsigned short pdev_cmd_timeouts;\t \n\tunsigned short pdev_sel_timeouts;\t \n\tunsigned short pdev_retries_done;\t \n\tunsigned short pdev_aborts_done;\t \n\tunsigned short pdev_host_aborts_done;\t \n\tunsigned short pdev_predicted_failures;\t \n\tunsigned short pdev_host_cmds_failed;\t \n\tunsigned short pdev_hard_errors;\t \n\tunsigned char rsvd19[6];\t\t \n\t \n\tunsigned short ldev_soft_errors;\t \n\tunsigned short ldev_cmds_failed;\t \n\tunsigned short ldev_host_aborts_done;\t \n\tunsigned char rsvd20[2];\t\t \n\t \n\tunsigned short ctlr_mem_errors;\t\t \n\tunsigned short ctlr_host_aborts_done;\t \n\tunsigned char rsvd21[4];\t\t \n\t \n\tunsigned short bg_init_active;\t\t \n\tunsigned short ldev_init_active;\t \n\tunsigned short pdev_init_active;\t \n\tunsigned short cc_active;\t\t \n\tunsigned short rbld_active;\t\t \n\tunsigned short exp_active;\t\t \n\tunsigned short patrol_active;\t\t \n\tunsigned char rsvd22[2];\t\t \n\t \n\tunsigned char flash_type;\t\t \n\tunsigned char rsvd23;\t\t\t \n\tunsigned short flash_size_MB;\t\t \n\tunsigned int flash_limit;\t\t \n\tunsigned int flash_count;\t\t \n\tunsigned char rsvd24[4];\t\t \n\tunsigned char flash_type_name[16];\t \n\t \n\tunsigned char rbld_rate;\t\t \n\tunsigned char bg_init_rate;\t\t \n\tunsigned char fg_init_rate;\t\t \n\tunsigned char cc_rate;\t\t\t \n\tunsigned char rsvd25[4];\t\t \n\tunsigned int max_dp;\t\t\t \n\tunsigned int free_dp;\t\t\t \n\tunsigned int max_iop;\t\t\t \n\tunsigned int free_iop;\t\t\t \n\tunsigned short max_combined_len;\t \n\tunsigned short num_cfg_groups;\t\t \n\tunsigned installation_abort_status:1;\t \n\tunsigned maint_mode_status:1;\t\t \n\tunsigned rsvd26:6;\t\t\t \n\tunsigned char rsvd27[6];\t\t \n\tunsigned char rsvd28[512];\t\t \n};\n\n \nenum myrs_devstate {\n\tMYRS_DEVICE_UNCONFIGURED\t= 0x00,\n\tMYRS_DEVICE_ONLINE\t\t= 0x01,\n\tMYRS_DEVICE_REBUILD\t\t= 0x03,\n\tMYRS_DEVICE_MISSING\t\t= 0x04,\n\tMYRS_DEVICE_SUSPECTED_CRITICAL\t= 0x05,\n\tMYRS_DEVICE_OFFLINE\t\t= 0x08,\n\tMYRS_DEVICE_CRITICAL\t\t= 0x09,\n\tMYRS_DEVICE_SUSPECTED_DEAD\t= 0x0C,\n\tMYRS_DEVICE_COMMANDED_OFFLINE\t= 0x10,\n\tMYRS_DEVICE_STANDBY\t\t= 0x21,\n\tMYRS_DEVICE_INVALID_STATE\t= 0xFF,\n} __packed;\n\n \nenum myrs_raid_level {\n\tMYRS_RAID_LEVEL0\t= 0x0,      \n\tMYRS_RAID_LEVEL1\t= 0x1,      \n\tMYRS_RAID_LEVEL3\t= 0x3,      \n\tMYRS_RAID_LEVEL5\t= 0x5,      \n\tMYRS_RAID_LEVEL6\t= 0x6,      \n\tMYRS_RAID_JBOD\t\t= 0x7,      \n\tMYRS_RAID_NEWSPAN\t= 0x8,      \n\tMYRS_RAID_LEVEL3F\t= 0x9,      \n\tMYRS_RAID_LEVEL3L\t= 0xb,      \n\tMYRS_RAID_SPAN\t\t= 0xc,      \n\tMYRS_RAID_LEVEL5L\t= 0xd,      \n\tMYRS_RAID_LEVELE\t= 0xe,      \n\tMYRS_RAID_PHYSICAL\t= 0xf,      \n} __packed;\n\nenum myrs_stripe_size {\n\tMYRS_STRIPE_SIZE_0\t= 0x0,\t \n\tMYRS_STRIPE_SIZE_512B\t= 0x1,\n\tMYRS_STRIPE_SIZE_1K\t= 0x2,\n\tMYRS_STRIPE_SIZE_2K\t= 0x3,\n\tMYRS_STRIPE_SIZE_4K\t= 0x4,\n\tMYRS_STRIPE_SIZE_8K\t= 0x5,\n\tMYRS_STRIPE_SIZE_16K\t= 0x6,\n\tMYRS_STRIPE_SIZE_32K\t= 0x7,\n\tMYRS_STRIPE_SIZE_64K\t= 0x8,\n\tMYRS_STRIPE_SIZE_128K\t= 0x9,\n\tMYRS_STRIPE_SIZE_256K\t= 0xa,\n\tMYRS_STRIPE_SIZE_512K\t= 0xb,\n\tMYRS_STRIPE_SIZE_1M\t= 0xc,\n} __packed;\n\nenum myrs_cacheline_size {\n\tMYRS_CACHELINE_ZERO\t= 0x0,\t \n\tMYRS_CACHELINE_512B\t= 0x1,\n\tMYRS_CACHELINE_1K\t= 0x2,\n\tMYRS_CACHELINE_2K\t= 0x3,\n\tMYRS_CACHELINE_4K\t= 0x4,\n\tMYRS_CACHELINE_8K\t= 0x5,\n\tMYRS_CACHELINE_16K\t= 0x6,\n\tMYRS_CACHELINE_32K\t= 0x7,\n\tMYRS_CACHELINE_64K\t= 0x8,\n} __packed;\n\n \nstruct myrs_ldev_info {\n\tunsigned char ctlr;\t\t\t \n\tunsigned char channel;\t\t\t \n\tunsigned char target;\t\t\t \n\tunsigned char lun;\t\t\t \n\tenum myrs_devstate dev_state;\t\t \n\tunsigned char raid_level;\t\t \n\tenum myrs_stripe_size stripe_size;\t \n\tenum myrs_cacheline_size cacheline_size;  \n\tstruct {\n\t\tenum {\n\t\t\tMYRS_READCACHE_DISABLED\t\t= 0x0,\n\t\t\tMYRS_READCACHE_ENABLED\t\t= 0x1,\n\t\t\tMYRS_READAHEAD_ENABLED\t\t= 0x2,\n\t\t\tMYRS_INTELLIGENT_READAHEAD_ENABLED = 0x3,\n\t\t\tMYRS_READCACHE_LAST\t\t= 0x7,\n\t\t} __packed rce:3;  \n\t\tenum {\n\t\t\tMYRS_WRITECACHE_DISABLED\t= 0x0,\n\t\t\tMYRS_LOGICALDEVICE_RO\t\t= 0x1,\n\t\t\tMYRS_WRITECACHE_ENABLED\t\t= 0x2,\n\t\t\tMYRS_INTELLIGENT_WRITECACHE_ENABLED = 0x3,\n\t\t\tMYRS_WRITECACHE_LAST\t\t= 0x7,\n\t\t} __packed wce:3;  \n\t\tunsigned rsvd1:1;\t\t \n\t\tunsigned ldev_init_done:1;\t \n\t} ldev_control;\t\t\t\t \n\t \n\tunsigned char cc_active:1;\t\t \n\tunsigned char rbld_active:1;\t\t \n\tunsigned char bg_init_active:1;\t\t \n\tunsigned char fg_init_active:1;\t\t \n\tunsigned char migration_active:1;\t \n\tunsigned char patrol_active:1;\t\t \n\tunsigned char rsvd2:2;\t\t\t \n\tunsigned char raid5_writeupdate;\t \n\tunsigned char raid5_algo;\t\t \n\tunsigned short ldev_num;\t\t \n\t \n\tunsigned char bios_disabled:1;\t\t \n\tunsigned char cdrom_boot:1;\t\t \n\tunsigned char drv_coercion:1;\t\t \n\tunsigned char write_same_disabled:1;\t \n\tunsigned char hba_mode:1;\t\t \n\tenum {\n\t\tMYRS_GEOMETRY_128_32\t= 0x0,\n\t\tMYRS_GEOMETRY_255_63\t= 0x1,\n\t\tMYRS_GEOMETRY_RSVD1\t= 0x2,\n\t\tMYRS_GEOMETRY_RSVD2\t= 0x3\n\t} __packed drv_geom:2;\t \n\tunsigned char super_ra_enabled:1;\t \n\tunsigned char rsvd3;\t\t\t \n\t \n\tunsigned short soft_errs;\t\t \n\tunsigned short cmds_failed;\t\t \n\tunsigned short cmds_aborted;\t\t \n\tunsigned short deferred_write_errs;\t \n\tunsigned int rsvd4;\t\t\t \n\tunsigned int rsvd5;\t\t\t \n\t \n\tunsigned short rsvd6;\t\t\t \n\tunsigned short devsize_bytes;\t\t \n\tunsigned int orig_devsize;\t\t \n\tunsigned int cfg_devsize;\t\t \n\tunsigned int rsvd7;\t\t\t \n\tunsigned char ldev_name[32];\t\t \n\tunsigned char inquiry[36];\t\t \n\tunsigned char rsvd8[12];\t\t \n\tu64 last_read_lba;\t\t\t \n\tu64 last_write_lba;\t\t\t \n\tu64 cc_lba;\t\t\t\t \n\tu64 rbld_lba;\t\t\t\t \n\tu64 bg_init_lba;\t\t\t \n\tu64 fg_init_lba;\t\t\t \n\tu64 migration_lba;\t\t\t \n\tu64 patrol_lba;\t\t\t\t \n\tunsigned char rsvd9[64];\t\t \n};\n\n \nstruct myrs_pdev_info {\n\tunsigned char rsvd1;\t\t\t \n\tunsigned char channel;\t\t\t \n\tunsigned char target;\t\t\t \n\tunsigned char lun;\t\t\t \n\t \n\tunsigned char pdev_fault_tolerant:1;\t \n\tunsigned char pdev_connected:1;\t\t \n\tunsigned char pdev_local_to_ctlr:1;\t \n\tunsigned char rsvd2:5;\t\t\t \n\t \n\tunsigned char remote_host_dead:1;\t \n\tunsigned char remove_ctlr_dead:1;\t \n\tunsigned char rsvd3:6;\t\t\t \n\tenum myrs_devstate dev_state;\t\t \n\tunsigned char nego_data_width;\t\t \n\tunsigned short nego_sync_rate;\t\t \n\t \n\tunsigned char num_ports;\t\t \n\tunsigned char drv_access_bitmap;\t \n\tunsigned int rsvd4;\t\t\t \n\tunsigned char ip_address[16];\t\t \n\tunsigned short max_tags;\t\t \n\t \n\tunsigned char cc_in_progress:1;\t\t \n\tunsigned char rbld_in_progress:1;\t \n\tunsigned char makecc_in_progress:1;\t \n\tunsigned char pdevinit_in_progress:1;\t \n\tunsigned char migration_in_progress:1;\t \n\tunsigned char patrol_in_progress:1;\t \n\tunsigned char rsvd5:2;\t\t\t \n\tunsigned char long_op_status;\t\t \n\tunsigned char parity_errs;\t\t \n\tunsigned char soft_errs;\t\t \n\tunsigned char hard_errs;\t\t \n\tunsigned char misc_errs;\t\t \n\tunsigned char cmd_timeouts;\t\t \n\tunsigned char retries;\t\t\t \n\tunsigned char aborts;\t\t\t \n\tunsigned char pred_failures;\t\t \n\tunsigned int rsvd6;\t\t\t \n\tunsigned short rsvd7;\t\t\t \n\tunsigned short devsize_bytes;\t\t \n\tunsigned int orig_devsize;\t\t \n\tunsigned int cfg_devsize;\t\t \n\tunsigned int rsvd8;\t\t\t \n\tunsigned char pdev_name[16];\t\t \n\tunsigned char rsvd9[16];\t\t \n\tunsigned char rsvd10[32];\t\t \n\tunsigned char inquiry[36];\t\t \n\tunsigned char rsvd11[20];\t\t \n\tunsigned char rsvd12[8];\t\t \n\tu64 last_read_lba;\t\t\t \n\tu64 last_write_lba;\t\t\t \n\tu64 cc_lba;\t\t\t\t \n\tu64 rbld_lba;\t\t\t\t \n\tu64 makecc_lba;\t\t\t\t \n\tu64 devinit_lba;\t\t\t \n\tu64 migration_lba;\t\t\t \n\tu64 patrol_lba;\t\t\t\t \n\tunsigned char rsvd13[256];\t\t \n};\n\n \nstruct myrs_fwstat {\n\tunsigned int uptime_usecs;\t\t \n\tunsigned int uptime_msecs;\t\t \n\tunsigned int seconds;\t\t\t \n\tunsigned char rsvd1[4];\t\t\t \n\tunsigned int epoch;\t\t\t \n\tunsigned char rsvd2[4];\t\t\t \n\tunsigned int dbg_msgbuf_idx;\t\t \n\tunsigned int coded_msgbuf_idx;\t\t \n\tunsigned int cur_timetrace_page;\t \n\tunsigned int cur_prof_page;\t\t \n\tunsigned int next_evseq;\t\t \n\tunsigned char rsvd3[4];\t\t\t \n\tunsigned char rsvd4[16];\t\t \n\tunsigned char rsvd5[64];\t\t \n};\n\n \nstruct myrs_event {\n\tunsigned int ev_seq;\t\t\t \n\tunsigned int ev_time;\t\t\t \n\tunsigned int ev_code;\t\t\t \n\tunsigned char rsvd1;\t\t\t \n\tunsigned char channel;\t\t\t \n\tunsigned char target;\t\t\t \n\tunsigned char lun;\t\t\t \n\tunsigned int rsvd2;\t\t\t \n\tunsigned int ev_parm;\t\t\t \n\tunsigned char sense_data[40];\t\t \n};\n\n \nstruct myrs_cmd_ctrl {\n\tunsigned char fua:1;\t\t\t \n\tunsigned char disable_pgout:1;\t\t \n\tunsigned char rsvd1:1;\t\t\t \n\tunsigned char add_sge_mem:1;\t\t \n\tunsigned char dma_ctrl_to_host:1;\t \n\tunsigned char rsvd2:1;\t\t\t \n\tunsigned char no_autosense:1;\t\t \n\tunsigned char disc_prohibited:1;\t \n};\n\n \nstruct myrs_cmd_tmo {\n\tunsigned char tmo_val:6;\t\t\t \n\tenum {\n\t\tMYRS_TMO_SCALE_SECONDS\t= 0,\n\t\tMYRS_TMO_SCALE_MINUTES\t= 1,\n\t\tMYRS_TMO_SCALE_HOURS\t= 2,\n\t\tMYRS_TMO_SCALE_RESERVED = 3\n\t} __packed tmo_scale:2;\t\t \n};\n\n \nstruct myrs_pdev {\n\tunsigned char lun;\t\t\t \n\tunsigned char target;\t\t\t \n\tunsigned char channel:3;\t\t \n\tunsigned char ctlr:5;\t\t\t \n} __packed;\n\n \nstruct myrs_ldev {\n\tunsigned short ldev_num;\t\t \n\tunsigned char rsvd:3;\t\t\t \n\tunsigned char ctlr:5;\t\t\t \n} __packed;\n\n \nenum myrs_opdev {\n\tMYRS_PHYSICAL_DEVICE\t= 0x00,\n\tMYRS_RAID_DEVICE\t= 0x01,\n\tMYRS_PHYSICAL_CHANNEL\t= 0x02,\n\tMYRS_RAID_CHANNEL\t= 0x03,\n\tMYRS_PHYSICAL_CONTROLLER = 0x04,\n\tMYRS_RAID_CONTROLLER\t= 0x05,\n\tMYRS_CONFIGURATION_GROUP = 0x10,\n\tMYRS_ENCLOSURE\t\t= 0x11,\n} __packed;\n\n \nstruct myrs_devmap {\n\tunsigned short ldev_num;\t\t \n\tunsigned short rsvd;\t\t\t \n\tunsigned char prev_boot_ctlr;\t\t \n\tunsigned char prev_boot_channel;\t \n\tunsigned char prev_boot_target;\t\t \n\tunsigned char prev_boot_lun;\t\t \n};\n\n \nstruct myrs_sge {\n\tu64 sge_addr;\t\t\t \n\tu64 sge_count;\t\t\t \n};\n\n \nunion myrs_sgl {\n\tstruct myrs_sge sge[2];  \n\tstruct {\n\t\tunsigned short sge0_len;\t \n\t\tunsigned short sge1_len;\t \n\t\tunsigned short sge2_len;\t \n\t\tunsigned short rsvd;\t\t \n\t\tu64 sge0_addr;\t\t\t \n\t\tu64 sge1_addr;\t\t\t \n\t\tu64 sge2_addr;\t\t\t \n\t} ext;\n};\n\n \nunion myrs_cmd_mbox {\n\tunsigned int words[16];\t\t\t\t \n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size:24;\t\t\t \n\t\tunsigned char dma_num;\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tunsigned int rsvd1:24;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tunsigned char rsvd2[10];\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} common;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size;\t\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tstruct myrs_pdev pdev;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tunsigned char cdb_len;\t\t\t \n\t\tunsigned char cdb[10];\t\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} SCSI_10;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size;\t\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tstruct myrs_pdev pdev;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tunsigned char cdb_len;\t\t\t \n\t\tunsigned short rsvd;\t\t\t \n\t\tu64 cdb_addr;\t\t\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} SCSI_255;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size:24;\t\t\t \n\t\tunsigned char dma_num;\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tunsigned short rsvd1;\t\t\t \n\t\tunsigned char ctlr_num;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tunsigned char rsvd2[10];\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} ctlr_info;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size:24;\t\t\t \n\t\tunsigned char dma_num;\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tstruct myrs_ldev ldev;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tunsigned char rsvd[10];\t\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} ldev_info;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size:24;\t\t\t \n\t\tunsigned char dma_num;\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tstruct myrs_pdev pdev;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tunsigned char rsvd[10];\t\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} pdev_info;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size:24;\t\t\t \n\t\tunsigned char dma_num;\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tunsigned short evnum_upper;\t\t \n\t\tunsigned char ctlr_num;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tunsigned short evnum_lower;\t\t \n\t\tunsigned char rsvd[8];\t\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} get_event;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size:24;\t\t\t \n\t\tunsigned char dma_num;\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tunion {\n\t\t\tstruct myrs_ldev ldev;\t\t \n\t\t\tstruct myrs_pdev pdev;\t\t \n\t\t};\n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tenum myrs_devstate state;\t\t \n\t\tunsigned char rsvd[9];\t\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} set_devstate;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size:24;\t\t\t \n\t\tunsigned char dma_num;\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tstruct myrs_ldev ldev;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tunsigned char restore_consistency:1;\t \n\t\tunsigned char initialized_area_only:1;\t \n\t\tunsigned char rsvd1:6;\t\t\t \n\t\tunsigned char rsvd2[9];\t\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} cc;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tunsigned char first_cmd_mbox_size_kb;\t \n\t\tunsigned char first_stat_mbox_size_kb;\t \n\t\tunsigned char second_cmd_mbox_size_kb;\t \n\t\tunsigned char second_stat_mbox_size_kb;\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tunsigned int rsvd1:24;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tunsigned char fwstat_buf_size_kb;\t \n\t\tunsigned char rsvd2;\t\t\t \n\t\tu64 fwstat_buf_addr;\t\t\t \n\t\tu64 first_cmd_mbox_addr;\t\t \n\t\tu64 first_stat_mbox_addr;\t\t \n\t\tu64 second_cmd_mbox_addr;\t\t \n\t\tu64 second_stat_mbox_addr;\t\t \n\t} set_mbox;\n\tstruct {\n\t\tunsigned short id;\t\t\t \n\t\tenum myrs_cmd_opcode opcode;\t\t \n\t\tstruct myrs_cmd_ctrl control;\t\t \n\t\tu32 dma_size:24;\t\t\t \n\t\tunsigned char dma_num;\t\t\t \n\t\tu64 sense_addr;\t\t\t\t \n\t\tstruct myrs_pdev pdev;\t\t\t \n\t\tstruct myrs_cmd_tmo tmo;\t\t \n\t\tunsigned char sense_len;\t\t \n\t\tenum myrs_ioctl_opcode ioctl_opcode;\t \n\t\tenum myrs_opdev opdev;\t\t\t \n\t\tunsigned char rsvd[9];\t\t\t \n\t\tunion myrs_sgl dma_addr;\t\t \n\t} dev_op;\n};\n\n \nstruct myrs_stat_mbox {\n\tunsigned short id;\t\t \n\tunsigned char status;\t\t \n\tunsigned char sense_len;\t \n\tint residual;\t\t\t \n};\n\nstruct myrs_cmdblk {\n\tunion myrs_cmd_mbox mbox;\n\tunsigned char status;\n\tunsigned char sense_len;\n\tint residual;\n\tstruct completion *complete;\n\tstruct myrs_sge *sgl;\n\tdma_addr_t sgl_addr;\n\tunsigned char *dcdb;\n\tdma_addr_t dcdb_dma;\n\tunsigned char *sense;\n\tdma_addr_t sense_addr;\n};\n\n \nstruct myrs_hba {\n\tvoid __iomem *io_base;\n\tvoid __iomem *mmio_base;\n\tphys_addr_t io_addr;\n\tphys_addr_t pci_addr;\n\tunsigned int irq;\n\n\tunsigned char model_name[28];\n\tunsigned char fw_version[12];\n\n\tstruct Scsi_Host *host;\n\tstruct pci_dev *pdev;\n\n\tunsigned int epoch;\n\tunsigned int next_evseq;\n\t \n\tbool needs_update;\n\tbool disable_enc_msg;\n\n\tstruct workqueue_struct *work_q;\n\tchar work_q_name[20];\n\tstruct delayed_work monitor_work;\n\tunsigned long primary_monitor_time;\n\tunsigned long secondary_monitor_time;\n\n\tspinlock_t queue_lock;\n\n\tstruct dma_pool *sg_pool;\n\tstruct dma_pool *sense_pool;\n\tstruct dma_pool *dcdb_pool;\n\n\tvoid (*write_cmd_mbox)(union myrs_cmd_mbox *next_mbox,\n\t\t\t       union myrs_cmd_mbox *cmd_mbox);\n\tvoid (*get_cmd_mbox)(void __iomem *base);\n\tvoid (*disable_intr)(void __iomem *base);\n\tvoid (*reset)(void __iomem *base);\n\n\tdma_addr_t cmd_mbox_addr;\n\tsize_t cmd_mbox_size;\n\tunion myrs_cmd_mbox *first_cmd_mbox;\n\tunion myrs_cmd_mbox *last_cmd_mbox;\n\tunion myrs_cmd_mbox *next_cmd_mbox;\n\tunion myrs_cmd_mbox *prev_cmd_mbox1;\n\tunion myrs_cmd_mbox *prev_cmd_mbox2;\n\n\tdma_addr_t stat_mbox_addr;\n\tsize_t stat_mbox_size;\n\tstruct myrs_stat_mbox *first_stat_mbox;\n\tstruct myrs_stat_mbox *last_stat_mbox;\n\tstruct myrs_stat_mbox *next_stat_mbox;\n\n\tstruct myrs_cmdblk dcmd_blk;\n\tstruct myrs_cmdblk mcmd_blk;\n\tstruct mutex dcmd_mutex;\n\n\tstruct myrs_fwstat *fwstat_buf;\n\tdma_addr_t fwstat_addr;\n\n\tstruct myrs_ctlr_info *ctlr_info;\n\tstruct mutex cinfo_mutex;\n\n\tstruct myrs_event *event_buf;\n};\n\ntypedef unsigned char (*enable_mbox_t)(void __iomem *base, dma_addr_t addr);\ntypedef int (*myrs_hwinit_t)(struct pci_dev *pdev,\n\t\t\t     struct myrs_hba *c, void __iomem *base);\n\nstruct myrs_privdata {\n\tmyrs_hwinit_t\t\thw_init;\n\tirq_handler_t\t\tirq_handler;\n\tunsigned int\t\tmmio_size;\n};\n\n \n\n#define DAC960_GEM_mmio_size\t0x600\n\nenum DAC960_GEM_reg_offset {\n\tDAC960_GEM_IDB_READ_OFFSET\t= 0x214,\n\tDAC960_GEM_IDB_CLEAR_OFFSET\t= 0x218,\n\tDAC960_GEM_ODB_READ_OFFSET\t= 0x224,\n\tDAC960_GEM_ODB_CLEAR_OFFSET\t= 0x228,\n\tDAC960_GEM_IRQSTS_OFFSET\t= 0x208,\n\tDAC960_GEM_IRQMASK_READ_OFFSET\t= 0x22C,\n\tDAC960_GEM_IRQMASK_CLEAR_OFFSET\t= 0x230,\n\tDAC960_GEM_CMDMBX_OFFSET\t= 0x510,\n\tDAC960_GEM_CMDSTS_OFFSET\t= 0x518,\n\tDAC960_GEM_ERRSTS_READ_OFFSET\t= 0x224,\n\tDAC960_GEM_ERRSTS_CLEAR_OFFSET\t= 0x228,\n};\n\n \n#define DAC960_GEM_IDB_HWMBOX_NEW_CMD\t0x01\n#define DAC960_GEM_IDB_HWMBOX_ACK_STS\t0x02\n#define DAC960_GEM_IDB_GEN_IRQ\t\t0x04\n#define DAC960_GEM_IDB_CTRL_RESET\t0x08\n#define DAC960_GEM_IDB_MMBOX_NEW_CMD\t0x10\n\n#define DAC960_GEM_IDB_HWMBOX_FULL\t0x01\n#define DAC960_GEM_IDB_INIT_IN_PROGRESS\t0x02\n\n \n#define DAC960_GEM_ODB_HWMBOX_ACK_IRQ\t0x01\n#define DAC960_GEM_ODB_MMBOX_ACK_IRQ\t0x02\n#define DAC960_GEM_ODB_HWMBOX_STS_AVAIL 0x01\n#define DAC960_GEM_ODB_MMBOX_STS_AVAIL\t0x02\n\n \n#define DAC960_GEM_IRQMASK_HWMBOX_IRQ\t0x01\n#define DAC960_GEM_IRQMASK_MMBOX_IRQ\t0x02\n\n \n#define DAC960_GEM_ERRSTS_PENDING\t0x20\n\n \nstatic inline\nvoid dma_addr_writeql(dma_addr_t addr, void __iomem *write_address)\n{\n\tunion {\n\t\tu64 wq;\n\t\tuint wl[2];\n\t} u;\n\n\tu.wq = addr;\n\n\twritel(u.wl[0], write_address);\n\twritel(u.wl[1], write_address + 4);\n}\n\n \n\n#define DAC960_BA_mmio_size\t\t0x80\n\nenum DAC960_BA_reg_offset {\n\tDAC960_BA_IRQSTS_OFFSET\t= 0x30,\n\tDAC960_BA_IRQMASK_OFFSET = 0x34,\n\tDAC960_BA_CMDMBX_OFFSET = 0x50,\n\tDAC960_BA_CMDSTS_OFFSET = 0x58,\n\tDAC960_BA_IDB_OFFSET\t= 0x60,\n\tDAC960_BA_ODB_OFFSET\t= 0x61,\n\tDAC960_BA_ERRSTS_OFFSET = 0x63,\n};\n\n \n#define DAC960_BA_IDB_HWMBOX_NEW_CMD\t0x01\n#define DAC960_BA_IDB_HWMBOX_ACK_STS\t0x02\n#define DAC960_BA_IDB_GEN_IRQ\t\t0x04\n#define DAC960_BA_IDB_CTRL_RESET\t0x08\n#define DAC960_BA_IDB_MMBOX_NEW_CMD\t0x10\n\n#define DAC960_BA_IDB_HWMBOX_EMPTY\t0x01\n#define DAC960_BA_IDB_INIT_DONE\t\t0x02\n\n \n#define DAC960_BA_ODB_HWMBOX_ACK_IRQ\t0x01\n#define DAC960_BA_ODB_MMBOX_ACK_IRQ\t0x02\n\n#define DAC960_BA_ODB_HWMBOX_STS_AVAIL\t0x01\n#define DAC960_BA_ODB_MMBOX_STS_AVAIL\t0x02\n\n \n#define DAC960_BA_IRQMASK_DISABLE_IRQ\t0x04\n#define DAC960_BA_IRQMASK_DISABLEW_I2O\t0x08\n\n \n#define DAC960_BA_ERRSTS_PENDING\t0x04\n\n \n\n#define DAC960_LP_mmio_size\t\t0x80\n\nenum DAC960_LP_reg_offset {\n\tDAC960_LP_CMDMBX_OFFSET = 0x10,\n\tDAC960_LP_CMDSTS_OFFSET = 0x18,\n\tDAC960_LP_IDB_OFFSET\t= 0x20,\n\tDAC960_LP_ODB_OFFSET\t= 0x2C,\n\tDAC960_LP_ERRSTS_OFFSET = 0x2E,\n\tDAC960_LP_IRQSTS_OFFSET\t= 0x30,\n\tDAC960_LP_IRQMASK_OFFSET = 0x34,\n};\n\n \n#define DAC960_LP_IDB_HWMBOX_NEW_CMD\t0x01\n#define DAC960_LP_IDB_HWMBOX_ACK_STS\t0x02\n#define DAC960_LP_IDB_GEN_IRQ\t\t0x04\n#define DAC960_LP_IDB_CTRL_RESET\t0x08\n#define DAC960_LP_IDB_MMBOX_NEW_CMD\t0x10\n\n#define DAC960_LP_IDB_HWMBOX_FULL\t0x01\n#define DAC960_LP_IDB_INIT_IN_PROGRESS\t0x02\n\n \n#define DAC960_LP_ODB_HWMBOX_ACK_IRQ\t0x01\n#define DAC960_LP_ODB_MMBOX_ACK_IRQ\t0x02\n\n#define DAC960_LP_ODB_HWMBOX_STS_AVAIL\t0x01\n#define DAC960_LP_ODB_MMBOX_STS_AVAIL\t0x02\n\n \n#define DAC960_LP_IRQMASK_DISABLE_IRQ\t0x04\n\n \n#define DAC960_LP_ERRSTS_PENDING\t0x04\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}