Fifo_ligne_1.v,verilog,xil_defaultlib,../../../../VGA_Sobel.gen/sources_1/ip/Fifo_ligne_1/sim/Fifo_ligne_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
