 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : ifetch
Version: D-2010.03-SP5
Date   : Thu Mar 17 02:29:16 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U412/ZN (NAND2_X4)                       0.03       0.61 f
  U386/ZN (INV_X8)                         0.02       0.63 r
  U385/ZN (NAND2_X4)                       0.01       0.64 f
  U519/ZN (INV_X4)                         0.03       0.67 r
  U631/Z (MUX2_X2)                         0.13       0.81 f
  U384/ZN (OAI211_X1)                      0.06       0.87 r
  incPC[31] (out)                          0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U412/ZN (NAND2_X4)                       0.03       0.61 f
  U386/ZN (INV_X8)                         0.02       0.63 r
  U385/ZN (NAND2_X4)                       0.01       0.64 f
  U519/ZN (INV_X4)                         0.03       0.67 r
  U627/ZN (XNOR2_X2)                       0.05       0.73 r
  incPC[30] (out)                          0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[28] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U509/ZN (NAND2_X2)                       0.03       0.62 f
  U358/Z (XOR2_X2)                         0.07       0.69 f
  incPC[28] (out)                          0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[26] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U542/ZN (NAND2_X2)                       0.03       0.62 f
  U626/ZN (XNOR2_X2)                       0.06       0.68 f
  incPC[26] (out)                          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[27] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U535/ZN (NAND2_X2)                       0.02       0.61 f
  U368/Z (XOR2_X2)                         0.07       0.68 f
  incPC[27] (out)                          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[29] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U412/ZN (NAND2_X4)                       0.03       0.61 f
  U379/ZN (XNOR2_X1)                       0.06       0.67 f
  incPC[29] (out)                          0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[25] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U363/Z (XOR2_X2)                         0.08       0.67 r
  incPC[25] (out)                          0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[24] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U406/ZN (NOR2_X1)                        0.06       0.58 r
  U546/ZN (XNOR2_X2)                       0.07       0.65 r
  incPC[24] (out)                          0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[22] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U318/ZN (NAND2_X1)                       0.04       0.54 f
  U625/ZN (XNOR2_X2)                       0.07       0.61 f
  incPC[22] (out)                          0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[23] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U357/Z (XOR2_X2)                         0.07       0.59 f
  incPC[23] (out)                          0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[21] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U402/ZN (NOR2_X1)                        0.06       0.52 r
  U555/ZN (XNOR2_X2)                       0.07       0.58 r
  incPC[21] (out)                          0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[19] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U337/ZN (INV_X4)                         0.02       0.45 f
  U403/ZN (NOR2_X1)                        0.06       0.51 r
  U558/ZN (XNOR2_X2)                       0.07       0.57 r
  incPC[19] (out)                          0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[14] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U320/ZN (NAND2_X1)                       0.06       0.48 f
  U623/ZN (XNOR2_X2)                       0.07       0.55 f
  incPC[14] (out)                          0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[18] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U319/ZN (NAND2_X1)                       0.06       0.48 f
  U624/ZN (XNOR2_X2)                       0.07       0.55 f
  incPC[18] (out)                          0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[20] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U321/ZN (NAND2_X1)                       0.04       0.47 f
  U369/Z (XOR2_X2)                         0.07       0.54 f
  incPC[20] (out)                          0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[12] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U580/ZN (NAND2_X2)                       0.03       0.46 f
  U367/Z (XOR2_X2)                         0.07       0.53 f
  incPC[12] (out)                          0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[13] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U578/ZN (NAND2_X2)                       0.03       0.46 f
  U373/Z (XOR2_X2)                         0.07       0.53 f
  incPC[13] (out)                          0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[15] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U570/ZN (NAND2_X2)                       0.03       0.46 f
  U372/Z (XOR2_X2)                         0.07       0.53 f
  incPC[15] (out)                          0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[16] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U568/ZN (NAND2_X2)                       0.03       0.46 f
  U371/Z (XOR2_X2)                         0.07       0.53 f
  incPC[16] (out)                          0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[17] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U566/ZN (NAND2_X2)                       0.03       0.46 f
  U370/Z (XOR2_X2)                         0.07       0.53 f
  incPC[17] (out)                          0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[11] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U401/ZN (XNOR2_X1)                       0.08       0.51 r
  incPC[11] (out)                          0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[10] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U400/ZN (NAND2_X2)                       0.05       0.32 f
  U325/ZN (NOR2_X1)                        0.05       0.36 r
  U586/Z (MUX2_X2)                         0.06       0.43 r
  U621/ZN (INV_X4)                         0.01       0.43 f
  U389/ZN (OAI221_X1)                      0.04       0.48 r
  incPC[10] (out)                          0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[9] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U400/ZN (NAND2_X2)                       0.05       0.32 f
  U583/ZN (INV_X4)                         0.03       0.35 r
  U619/ZN (XNOR2_X2)                       0.05       0.40 r
  incPC[9] (out)                           0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[8] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U407/ZN (NAND2_X1)                       0.05       0.32 f
  U617/ZN (XNOR2_X2)                       0.07       0.38 f
  incPC[8] (out)                           0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[7] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U409/ZN (NAND2_X1)                       0.03       0.30 f
  U364/Z (XOR2_X2)                         0.07       0.38 f
  incPC[7] (out)                           0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[6] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U408/ZN (NAND2_X1)                       0.03       0.30 f
  U365/Z (XOR2_X2)                         0.07       0.37 f
  incPC[6] (out)                           0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[5] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U405/ZN (XNOR2_X1)                       0.08       0.35 r
  incPC[5] (out)                           0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[4] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U410/ZN (NOR2_X1)                        0.05       0.21 r
  U602/Z (MUX2_X2)                         0.06       0.27 r
  U615/ZN (NAND2_X2)                       0.02       0.29 f
  U616/ZN (NAND4_X2)                       0.03       0.32 r
  incPC[4] (out)                           0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U380/Z (XOR2_X1)                         0.08       0.28 r
  incPC[3] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  curPC[2] (out)                           0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[23] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U436/Z (MUX2_X2)                         0.16       0.16 f
  U437/ZN (INV_X4)                         0.02       0.18 r
  curPC[23] (out)                          0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[28] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U423/Z (MUX2_X2)                         0.16       0.16 f
  U424/ZN (INV_X4)                         0.02       0.18 r
  curPC[28] (out)                          0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: nextPC[0] (input port clocked by clk)
  Endpoint: incPC[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  nextPC[0] (in)                           0.00       0.00 r
  U314/ZN (INV_X1)                         0.02       0.02 f
  U608/Z (MUX2_X2)                         0.12       0.13 f
  U609/ZN (INV_X4)                         0.02       0.15 r
  U633/Z (BUF_X4)                          0.03       0.18 r
  incPC[0] (out)                           0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: nextPC[1] (input port clocked by clk)
  Endpoint: incPC[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  nextPC[1] (in)                           0.00       0.00 r
  U194/ZN (INV_X1)                         0.02       0.02 f
  U610/Z (MUX2_X2)                         0.12       0.13 f
  U611/ZN (INV_X4)                         0.02       0.15 r
  U632/Z (BUF_X4)                          0.03       0.18 r
  incPC[1] (out)                           0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[24] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U433/Z (MUX2_X2)                         0.16       0.16 f
  U434/ZN (INV_X4)                         0.02       0.18 r
  curPC[24] (out)                          0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[17] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U474/Z (MUX2_X2)                         0.15       0.15 f
  U475/ZN (INV_X4)                         0.03       0.17 r
  curPC[17] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[20] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U454/Z (MUX2_X2)                         0.15       0.15 f
  U455/ZN (INV_X4)                         0.03       0.17 r
  curPC[20] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[19] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U478/Z (MUX2_X2)                         0.15       0.15 f
  U479/ZN (INV_X4)                         0.03       0.17 r
  curPC[19] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[21] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U481/Z (MUX2_X2)                         0.15       0.15 f
  U482/ZN (INV_X4)                         0.03       0.17 r
  curPC[21] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[8] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U440/Z (MUX2_X2)                         0.14       0.14 f
  U441/ZN (INV_X4)                         0.03       0.17 r
  curPC[8] (out)                           0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[11] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  curPC[11] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[5] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  curPC[5] (out)                           0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[6] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U443/Z (MUX2_X2)                         0.15       0.15 f
  U444/ZN (INV_X4)                         0.02       0.17 r
  curPC[6] (out)                           0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[12] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U460/Z (MUX2_X2)                         0.15       0.15 f
  U461/ZN (INV_X4)                         0.02       0.17 r
  curPC[12] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[7] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U449/Z (MUX2_X2)                         0.15       0.15 f
  U450/ZN (INV_X4)                         0.02       0.17 r
  curPC[7] (out)                           0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[13] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U457/Z (MUX2_X2)                         0.15       0.15 f
  U458/ZN (INV_X4)                         0.02       0.17 r
  curPC[13] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[15] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U468/Z (MUX2_X2)                         0.15       0.15 f
  U469/ZN (INV_X4)                         0.02       0.17 r
  curPC[15] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[16] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U471/Z (MUX2_X2)                         0.15       0.15 f
  U472/ZN (INV_X4)                         0.02       0.17 r
  curPC[16] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[27] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U426/Z (MUX2_X2)                         0.15       0.15 f
  U427/ZN (INV_X4)                         0.02       0.17 r
  curPC[27] (out)                          0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[25] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U430/Z (MUX2_X2)                         0.13       0.13 f
  U431/ZN (INV_X4)                         0.03       0.16 r
  curPC[25] (out)                          0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[29] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U421/Z (MUX2_X2)                         0.16       0.16 f
  curPC[29] (out)                          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: incPC[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  incPC[2] (out)                           0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[18] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U476/Z (MUX2_X2)                         0.16       0.16 f
  curPC[18] (out)                          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[14] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U466/Z (MUX2_X2)                         0.15       0.15 f
  curPC[14] (out)                          0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: nextPC[0] (input port clocked by clk)
  Endpoint: curPC[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  nextPC[0] (in)                           0.00       0.00 r
  U314/ZN (INV_X1)                         0.02       0.02 f
  U608/Z (MUX2_X2)                         0.12       0.13 f
  U609/ZN (INV_X4)                         0.02       0.15 r
  curPC[0] (out)                           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: nextPC[1] (input port clocked by clk)
  Endpoint: curPC[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  nextPC[1] (in)                           0.00       0.00 r
  U194/ZN (INV_X1)                         0.02       0.02 f
  U610/Z (MUX2_X2)                         0.12       0.13 f
  U611/ZN (INV_X4)                         0.02       0.15 r
  curPC[1] (out)                           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[26] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U428/Z (MUX2_X2)                         0.15       0.15 f
  curPC[26] (out)                          0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[22] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U438/Z (MUX2_X2)                         0.15       0.15 f
  curPC[22] (out)                          0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U604/Z (MUX2_X2)                         0.14       0.14 f
  curPC[3] (out)                           0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[9] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U587/Z (MUX2_X2)                         0.14       0.14 f
  curPC[9] (out)                           0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[10] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U620/Z (MUX2_X2)                         0.13       0.13 f
  curPC[10] (out)                          0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[4] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U612/Z (MUX2_X2)                         0.13       0.13 f
  curPC[4] (out)                           0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U342/ZN (INV_X4)                         0.04       0.04 r
  U418/ZN (NAND2_X2)                       0.04       0.08 f
  U419/ZN (NAND2_X2)                       0.04       0.12 r
  curPC[30] (out)                          0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: curPC[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U342/ZN (INV_X4)                         0.04       0.04 r
  U515/ZN (NAND2_X2)                       0.03       0.07 f
  U629/ZN (NAND2_X2)                       0.04       0.11 r
  curPC[31] (out)                          0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U509/ZN (NAND2_X2)                       0.03       0.62 f
  U510/ZN (INV_X4)                         0.02       0.64 r
  U511/ZN (NAND2_X2)                       0.02       0.65 f
  U512/Z (MUX2_X2)                         0.12       0.77 f
  U513/ZN (INV_X4)                         0.02       0.79 r
  U514/ZN (NAND2_X2)                       0.01       0.81 f
  U413/ZN (NAND3_X2)                       0.03       0.84 r
  dffa/q_reg[31]/D (DFFRS_X1)              0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[31]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U412/ZN (NAND2_X4)                       0.03       0.61 f
  U386/ZN (INV_X8)                         0.02       0.63 r
  U385/ZN (NAND2_X4)                       0.01       0.64 f
  U519/ZN (INV_X4)                         0.03       0.67 r
  U525/Z (MUX2_X2)                         0.14       0.81 f
  U526/ZN (NAND2_X2)                       0.03       0.84 r
  dffa/q_reg[30]/D (DFFRS_X1)              0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[30]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U509/ZN (NAND2_X2)                       0.03       0.62 f
  U358/Z (XOR2_X2)                         0.07       0.69 f
  U534/Z (MUX2_X2)                         0.11       0.81 f
  dffa/q_reg[28]/D (DFFRS_X1)              0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[28]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U535/ZN (NAND2_X2)                       0.02       0.61 f
  U368/Z (XOR2_X2)                         0.07       0.68 f
  U536/Z (MUX2_X2)                         0.11       0.80 f
  dffa/q_reg[27]/D (DFFRS_X1)              0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[27]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U412/ZN (NAND2_X4)                       0.03       0.61 f
  U386/ZN (INV_X8)                         0.02       0.63 r
  U532/Z (MUX2_X2)                         0.13       0.76 f
  U533/ZN (NAND2_X2)                       0.03       0.79 r
  dffa/q_reg[29]/D (DFFRS_X1)              0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[29]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U508/ZN (NOR3_X4)                        0.06       0.58 r
  U363/Z (XOR2_X2)                         0.03       0.61 f
  U545/Z (MUX2_X2)                         0.11       0.73 f
  dffa/q_reg[25]/D (DFFRS_X1)              0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[25]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U406/ZN (NOR2_X1)                        0.06       0.58 r
  U546/ZN (XNOR2_X2)                       0.03       0.61 f
  U547/Z (MUX2_X2)                         0.11       0.73 f
  dffa/q_reg[24]/D (DFFRS_X1)              0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[24]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U466/Z (MUX2_X2)                         0.15       0.15 f
  U503/ZN (NAND2_X2)                       0.04       0.20 r
  U504/ZN (INV_X4)                         0.01       0.21 f
  U505/ZN (NAND2_X2)                       0.03       0.23 r
  U506/ZN (INV_X4)                         0.01       0.25 f
  U507/ZN (NAND2_X2)                       0.02       0.27 r
  U335/ZN (INV_X4)                         0.02       0.29 f
  U392/ZN (NAND2_X4)                       0.02       0.31 r
  U398/ZN (INV_X8)                         0.01       0.32 f
  U397/ZN (NAND2_X4)                       0.03       0.35 r
  U394/ZN (INV_X8)                         0.01       0.36 f
  U393/ZN (NAND2_X4)                       0.02       0.38 r
  U396/ZN (INV_X8)                         0.01       0.39 f
  U395/ZN (NAND2_X4)                       0.03       0.41 r
  U391/ZN (INV_X8)                         0.01       0.42 f
  U390/ZN (NAND2_X4)                       0.02       0.44 r
  U387/ZN (INV_X4)                         0.01       0.46 f
  U415/ZN (NAND2_X4)                       0.03       0.49 r
  U508/ZN (NOR3_X4)                        0.03       0.52 f
  U542/ZN (NAND2_X2)                       0.04       0.56 r
  U543/Z (MUX2_X2)                         0.14       0.70 f
  U544/ZN (NAND2_X2)                       0.03       0.73 r
  dffa/q_reg[26]/D (DFFRS_X1)              0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[26]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U391/ZN (INV_X8)                         0.01       0.47 r
  U390/ZN (NAND2_X4)                       0.01       0.48 f
  U387/ZN (INV_X4)                         0.02       0.50 r
  U415/ZN (NAND2_X4)                       0.02       0.52 f
  U357/Z (XOR2_X2)                         0.07       0.59 f
  U548/Z (MUX2_X2)                         0.11       0.71 f
  dffa/q_reg[23]/D (DFFRS_X1)              0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[23]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U466/Z (MUX2_X2)                         0.15       0.15 f
  U503/ZN (NAND2_X2)                       0.04       0.20 r
  U504/ZN (INV_X4)                         0.01       0.21 f
  U505/ZN (NAND2_X2)                       0.03       0.23 r
  U506/ZN (INV_X4)                         0.01       0.25 f
  U507/ZN (NAND2_X2)                       0.02       0.27 r
  U335/ZN (INV_X4)                         0.02       0.29 f
  U392/ZN (NAND2_X4)                       0.02       0.31 r
  U398/ZN (INV_X8)                         0.01       0.32 f
  U397/ZN (NAND2_X4)                       0.03       0.35 r
  U394/ZN (INV_X8)                         0.01       0.36 f
  U393/ZN (NAND2_X4)                       0.02       0.38 r
  U396/ZN (INV_X8)                         0.01       0.39 f
  U395/ZN (NAND2_X4)                       0.03       0.41 r
  U391/ZN (INV_X8)                         0.01       0.42 f
  U390/ZN (NAND2_X4)                       0.02       0.44 r
  U387/ZN (INV_X4)                         0.01       0.46 f
  U318/ZN (NAND2_X1)                       0.06       0.52 r
  U553/Z (MUX2_X2)                         0.14       0.65 f
  U554/ZN (NAND2_X2)                       0.03       0.68 r
  dffa/q_reg[22]/D (DFFRS_X1)              0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[22]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U321/ZN (NAND2_X1)                       0.04       0.47 f
  U369/Z (XOR2_X2)                         0.07       0.54 f
  U557/Z (MUX2_X2)                         0.11       0.66 f
  dffa/q_reg[20]/D (DFFRS_X1)              0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[20]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U464/Z (MUX2_X2)                         0.14       0.14 f
  U465/ZN (INV_X4)                         0.03       0.17 r
  U499/ZN (NAND2_X2)                       0.02       0.19 f
  U500/ZN (INV_X4)                         0.02       0.21 r
  U501/ZN (NAND2_X2)                       0.02       0.22 f
  U502/ZN (INV_X4)                         0.02       0.24 r
  U503/ZN (NAND2_X2)                       0.02       0.26 f
  U504/ZN (INV_X4)                         0.02       0.28 r
  U505/ZN (NAND2_X2)                       0.02       0.29 f
  U506/ZN (INV_X4)                         0.02       0.31 r
  U507/ZN (NAND2_X2)                       0.02       0.33 f
  U335/ZN (INV_X4)                         0.02       0.35 r
  U392/ZN (NAND2_X4)                       0.02       0.37 f
  U398/ZN (INV_X8)                         0.01       0.38 r
  U397/ZN (NAND2_X4)                       0.02       0.40 f
  U394/ZN (INV_X8)                         0.01       0.41 r
  U393/ZN (NAND2_X4)                       0.01       0.43 f
  U396/ZN (INV_X8)                         0.01       0.44 r
  U395/ZN (NAND2_X4)                       0.02       0.46 f
  U402/ZN (NOR2_X1)                        0.06       0.52 r
  U555/ZN (XNOR2_X2)                       0.03       0.54 f
  U556/Z (MUX2_X2)                         0.11       0.66 f
  dffa/q_reg[21]/D (DFFRS_X1)              0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[21]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U337/ZN (INV_X4)                         0.02       0.45 f
  U403/ZN (NOR2_X1)                        0.06       0.51 r
  U558/ZN (XNOR2_X2)                       0.03       0.53 f
  U559/Z (MUX2_X2)                         0.11       0.65 f
  dffa/q_reg[19]/D (DFFRS_X1)              0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[19]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U580/ZN (NAND2_X2)                       0.03       0.46 f
  U367/Z (XOR2_X2)                         0.07       0.53 f
  U581/Z (MUX2_X2)                         0.11       0.64 f
  dffa/q_reg[12]/D (DFFRS_X2)              0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U578/ZN (NAND2_X2)                       0.03       0.46 f
  U373/Z (XOR2_X2)                         0.07       0.53 f
  U579/Z (MUX2_X2)                         0.11       0.64 f
  dffa/q_reg[13]/D (DFFRS_X1)              0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[13]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U570/ZN (NAND2_X2)                       0.03       0.46 f
  U372/Z (XOR2_X2)                         0.07       0.53 f
  U571/Z (MUX2_X2)                         0.11       0.64 f
  dffa/q_reg[15]/D (DFFRS_X1)              0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[15]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U568/ZN (NAND2_X2)                       0.03       0.46 f
  U371/Z (XOR2_X2)                         0.07       0.53 f
  U569/Z (MUX2_X2)                         0.11       0.64 f
  dffa/q_reg[16]/D (DFFRS_X1)              0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[16]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U566/ZN (NAND2_X2)                       0.03       0.46 f
  U370/Z (XOR2_X2)                         0.07       0.53 f
  U567/Z (MUX2_X2)                         0.11       0.64 f
  dffa/q_reg[17]/D (DFFRS_X1)              0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[17]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U446/Z (MUX2_X2)                         0.07       0.08 r
  U447/ZN (INV_X4)                         0.01       0.09 f
  U489/ZN (NAND2_X2)                       0.03       0.12 r
  U490/ZN (INV_X4)                         0.01       0.13 f
  U491/ZN (NAND2_X2)                       0.02       0.16 r
  U492/ZN (INV_X4)                         0.01       0.17 f
  U493/ZN (NAND2_X2)                       0.02       0.19 r
  U494/ZN (INV_X4)                         0.01       0.21 f
  U411/ZN (NAND4_X2)                       0.07       0.27 r
  U496/ZN (INV_X4)                         0.01       0.28 f
  U497/ZN (NAND2_X2)                       0.03       0.32 r
  U322/ZN (OAI21_X4)                       0.05       0.37 f
  U320/ZN (NAND2_X1)                       0.08       0.44 r
  U576/Z (MUX2_X2)                         0.14       0.58 f
  U577/ZN (NAND2_X2)                       0.03       0.61 r
  dffa/q_reg[14]/D (DFFRS_X1)              0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[14]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U446/Z (MUX2_X2)                         0.07       0.08 r
  U447/ZN (INV_X4)                         0.01       0.09 f
  U489/ZN (NAND2_X2)                       0.03       0.12 r
  U490/ZN (INV_X4)                         0.01       0.13 f
  U491/ZN (NAND2_X2)                       0.02       0.16 r
  U492/ZN (INV_X4)                         0.01       0.17 f
  U493/ZN (NAND2_X2)                       0.02       0.19 r
  U494/ZN (INV_X4)                         0.01       0.21 f
  U411/ZN (NAND4_X2)                       0.07       0.27 r
  U496/ZN (INV_X4)                         0.01       0.28 f
  U497/ZN (NAND2_X2)                       0.03       0.32 r
  U322/ZN (OAI21_X4)                       0.05       0.37 f
  U319/ZN (NAND2_X1)                       0.08       0.44 r
  U564/Z (MUX2_X2)                         0.14       0.58 f
  U565/ZN (NAND2_X2)                       0.03       0.61 r
  dffa/q_reg[18]/D (DFFRS_X1)              0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[18]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U446/Z (MUX2_X2)                         0.14       0.14 f
  U447/ZN (INV_X4)                         0.02       0.17 r
  U489/ZN (NAND2_X2)                       0.02       0.19 f
  U490/ZN (INV_X4)                         0.02       0.21 r
  U491/ZN (NAND2_X2)                       0.02       0.22 f
  U492/ZN (INV_X4)                         0.02       0.24 r
  U493/ZN (NAND2_X2)                       0.02       0.26 f
  U494/ZN (INV_X4)                         0.02       0.27 r
  U411/ZN (NAND4_X2)                       0.04       0.31 f
  U496/ZN (INV_X4)                         0.02       0.33 r
  U497/ZN (NAND2_X2)                       0.02       0.35 f
  U322/ZN (OAI21_X4)                       0.08       0.43 r
  U401/ZN (XNOR2_X1)                       0.05       0.48 f
  U582/Z (MUX2_X2)                         0.12       0.60 f
  dffa/q_reg[11]/D (DFFRS_X2)              0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[11]/CK (DFFRS_X2)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U400/ZN (NAND2_X2)                       0.05       0.32 f
  U583/ZN (INV_X4)                         0.03       0.35 r
  U326/ZN (OAI21_X2)                       0.03       0.38 f
  U584/Z (MUX2_X2)                         0.12       0.50 f
  U585/ZN (INV_X4)                         0.02       0.52 r
  U345/ZN (NAND3_X2)                       0.02       0.54 f
  dffa/q_reg[10]/D (DFFRS_X1)              0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[10]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U400/ZN (NAND2_X2)                       0.05       0.32 f
  U583/ZN (INV_X4)                         0.03       0.35 r
  U590/Z (MUX2_X2)                         0.13       0.48 f
  U591/ZN (NAND2_X2)                       0.03       0.52 r
  dffa/q_reg[9]/D (DFFRS_X1)               0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[9]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U409/ZN (NAND2_X1)                       0.03       0.30 f
  U364/Z (XOR2_X2)                         0.07       0.38 f
  U596/Z (MUX2_X2)                         0.11       0.49 f
  dffa/q_reg[7]/D (DFFRS_X1)               0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[7]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U408/ZN (NAND2_X1)                       0.03       0.30 f
  U365/Z (XOR2_X2)                         0.07       0.37 f
  U597/Z (MUX2_X2)                         0.11       0.49 f
  dffa/q_reg[6]/D (DFFRS_X1)               0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: enable (input port clocked by clk)
  Endpoint: dffa/q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  enable (in)                              0.00       0.00 r
  U351/ZN (NAND2_X2)                       0.03       0.03 f
  U329/ZN (INV_X4)                         0.13       0.17 r
  U356/ZN (NAND2_X2)                       0.09       0.26 f
  U327/ZN (NOR2_X2)                        0.05       0.31 r
  U347/ZN (NOR2_X2)                        0.02       0.33 f
  U594/Z (MUX2_X2)                         0.11       0.44 f
  U595/ZN (NAND2_X2)                       0.03       0.47 r
  dffa/q_reg[8]/D (DFFRS_X1)               0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[8]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: dffa/q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  enable (in)                              0.00       0.00 f
  U351/ZN (NAND2_X2)                       0.06       0.06 r
  U329/ZN (INV_X4)                         0.08       0.14 f
  U356/ZN (NAND2_X2)                       0.12       0.26 r
  U332/ZN (NOR2_X2)                        0.02       0.28 f
  U605/Z (MUX2_X2)                         0.09       0.38 f
  U376/ZN (OR2_X4)                         0.06       0.44 f
  dffa/q_reg[3]/D (DFFRS_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[3]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U383/ZN (NAND3_X2)                       0.03       0.23 f
  U414/ZN (NAND2_X4)                       0.04       0.27 r
  U405/ZN (XNOR2_X1)                       0.03       0.30 f
  U598/Z (MUX2_X2)                         0.12       0.42 f
  dffa/q_reg[5]/D (DFFRS_X2)               0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[5]/CK (DFFRS_X2)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: dffa/q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U452/Z (MUX2_X2)                         0.16       0.16 f
  U334/ZN (INV_X8)                         0.04       0.20 r
  U382/ZN (OAI21_X2)                       0.03       0.23 f
  U600/Z (MUX2_X2)                         0.13       0.35 f
  U601/ZN (INV_X4)                         0.02       0.37 r
  U348/ZN (NAND3_X2)                       0.02       0.39 f
  dffa/q_reg[4]/D (DFFRS_X1)               0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[4]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: enable (input port clocked by clk)
  Endpoint: dffa/q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  enable (in)                              0.00       0.00 f
  U351/ZN (NAND2_X2)                       0.06       0.06 r
  U329/ZN (INV_X4)                         0.08       0.14 f
  U356/ZN (NAND2_X2)                       0.12       0.26 r
  U416/ZN (INV_X4)                         0.03       0.29 f
  U308/ZN (OAI22_X1)                       0.08       0.37 r
  dffa/q_reg[0]/D (DFFRS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[0]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: enable (input port clocked by clk)
  Endpoint: dffa/q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  enable (in)                              0.00       0.00 f
  U351/ZN (NAND2_X2)                       0.06       0.06 r
  U329/ZN (INV_X4)                         0.08       0.14 f
  U356/ZN (NAND2_X2)                       0.12       0.26 r
  U416/ZN (INV_X4)                         0.03       0.29 f
  U192/ZN (OAI22_X1)                       0.08       0.37 r
  dffa/q_reg[1]/D (DFFRS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[1]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: enable (input port clocked by clk)
  Endpoint: dffa/q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  enable (in)                              0.00       0.00 r
  U351/ZN (NAND2_X2)                       0.03       0.03 f
  U329/ZN (INV_X4)                         0.13       0.17 r
  U607/Z (MUX2_X2)                         0.13       0.30 f
  dffa/q_reg[2]/D (DFFRS_X2)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U412/ZN (NAND2_X4)                       0.03       0.72 f
  U386/ZN (INV_X8)                         0.02       0.74 r
  U385/ZN (NAND2_X4)                       0.01       0.75 f
  U519/ZN (INV_X4)                         0.03       0.78 r
  U631/Z (MUX2_X2)                         0.13       0.91 f
  U384/ZN (OAI211_X1)                      0.06       0.97 r
  incPC[31] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U412/ZN (NAND2_X4)                       0.03       0.72 f
  U386/ZN (INV_X8)                         0.02       0.74 r
  U385/ZN (NAND2_X4)                       0.01       0.75 f
  U519/ZN (INV_X4)                         0.03       0.78 r
  U627/ZN (XNOR2_X2)                       0.05       0.84 r
  incPC[30] (out)                          0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U415/ZN (NAND2_X4)                       0.03       0.65 r
  U508/ZN (NOR3_X4)                        0.03       0.68 f
  U509/ZN (NAND2_X2)                       0.05       0.73 r
  U358/Z (XOR2_X2)                         0.08       0.81 r
  incPC[28] (out)                          0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U415/ZN (NAND2_X4)                       0.03       0.65 r
  U508/ZN (NOR3_X4)                        0.03       0.68 f
  U535/ZN (NAND2_X2)                       0.03       0.71 r
  U368/Z (XOR2_X2)                         0.08       0.79 r
  incPC[27] (out)                          0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U415/ZN (NAND2_X4)                       0.03       0.65 r
  U508/ZN (NOR3_X4)                        0.03       0.68 f
  U412/ZN (NAND2_X4)                       0.04       0.72 r
  U379/ZN (XNOR2_X1)                       0.06       0.79 r
  incPC[29] (out)                          0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U542/ZN (NAND2_X2)                       0.03       0.72 f
  U626/ZN (XNOR2_X2)                       0.06       0.79 f
  incPC[26] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U363/Z (XOR2_X2)                         0.08       0.77 r
  incPC[25] (out)                          0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U406/ZN (NOR2_X1)                        0.06       0.69 r
  U546/ZN (XNOR2_X2)                       0.07       0.76 r
  incPC[24] (out)                          0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U318/ZN (NAND2_X1)                       0.06       0.68 r
  U625/ZN (XNOR2_X2)                       0.06       0.74 r
  incPC[22] (out)                          0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U415/ZN (NAND2_X4)                       0.03       0.65 r
  U357/Z (XOR2_X2)                         0.08       0.73 r
  incPC[23] (out)                          0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U402/ZN (NOR2_X1)                        0.06       0.62 r
  U555/ZN (XNOR2_X2)                       0.07       0.69 r
  incPC[21] (out)                          0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  U489/ZN (NAND2_X2)                       0.02       0.30 f
  U490/ZN (INV_X4)                         0.02       0.32 r
  U491/ZN (NAND2_X2)                       0.02       0.33 f
  U492/ZN (INV_X4)                         0.02       0.35 r
  U493/ZN (NAND2_X2)                       0.02       0.37 f
  U494/ZN (INV_X4)                         0.02       0.39 r
  U411/ZN (NAND4_X2)                       0.04       0.42 f
  U496/ZN (INV_X4)                         0.02       0.44 r
  U497/ZN (NAND2_X2)                       0.02       0.46 f
  U322/ZN (OAI21_X4)                       0.08       0.54 r
  U337/ZN (INV_X4)                         0.02       0.56 f
  U403/ZN (NOR2_X1)                        0.06       0.62 r
  U558/ZN (XNOR2_X2)                       0.07       0.68 r
  incPC[19] (out)                          0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U320/ZN (NAND2_X1)                       0.08       0.62 r
  U623/ZN (XNOR2_X2)                       0.06       0.68 r
  incPC[14] (out)                          0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U319/ZN (NAND2_X1)                       0.08       0.62 r
  U624/ZN (XNOR2_X2)                       0.06       0.68 r
  incPC[18] (out)                          0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U321/ZN (NAND2_X1)                       0.06       0.60 r
  U369/Z (XOR2_X2)                         0.08       0.68 r
  incPC[20] (out)                          0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U580/ZN (NAND2_X2)                       0.04       0.58 r
  U367/Z (XOR2_X2)                         0.08       0.66 r
  incPC[12] (out)                          0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U578/ZN (NAND2_X2)                       0.04       0.58 r
  U373/Z (XOR2_X2)                         0.08       0.66 r
  incPC[13] (out)                          0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U570/ZN (NAND2_X2)                       0.04       0.58 r
  U372/Z (XOR2_X2)                         0.08       0.66 r
  incPC[15] (out)                          0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U568/ZN (NAND2_X2)                       0.04       0.58 r
  U371/Z (XOR2_X2)                         0.08       0.66 r
  incPC[16] (out)                          0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U566/ZN (NAND2_X2)                       0.04       0.58 r
  U370/Z (XOR2_X2)                         0.08       0.66 r
  incPC[17] (out)                          0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U400/ZN (NAND2_X2)                       0.06       0.44 r
  U325/ZN (NOR2_X1)                        0.03       0.47 f
  U586/Z (MUX2_X2)                         0.13       0.60 f
  U621/ZN (INV_X4)                         0.02       0.62 r
  U389/ZN (OAI221_X1)                      0.02       0.64 f
  incPC[10] (out)                          0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  U489/ZN (NAND2_X2)                       0.02       0.30 f
  U490/ZN (INV_X4)                         0.02       0.32 r
  U491/ZN (NAND2_X2)                       0.02       0.33 f
  U492/ZN (INV_X4)                         0.02       0.35 r
  U493/ZN (NAND2_X2)                       0.02       0.37 f
  U494/ZN (INV_X4)                         0.02       0.39 r
  U411/ZN (NAND4_X2)                       0.04       0.42 f
  U496/ZN (INV_X4)                         0.02       0.44 r
  U497/ZN (NAND2_X2)                       0.02       0.46 f
  U322/ZN (OAI21_X4)                       0.08       0.54 r
  U401/ZN (XNOR2_X1)                       0.08       0.62 r
  incPC[11] (out)                          0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U400/ZN (NAND2_X2)                       0.06       0.44 r
  U583/ZN (INV_X4)                         0.02       0.46 f
  U619/ZN (XNOR2_X2)                       0.06       0.52 f
  incPC[9] (out)                           0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.18       0.18 r
  U452/Z (MUX2_X2)                         0.08       0.26 r
  U334/ZN (INV_X8)                         0.02       0.29 f
  U383/ZN (NAND3_X2)                       0.04       0.33 r
  U414/ZN (NAND2_X4)                       0.03       0.36 f
  U407/ZN (NAND2_X1)                       0.07       0.43 r
  U617/ZN (XNOR2_X2)                       0.06       0.49 r
  incPC[8] (out)                           0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.18       0.18 r
  U452/Z (MUX2_X2)                         0.08       0.26 r
  U334/ZN (INV_X8)                         0.02       0.29 f
  U383/ZN (NAND3_X2)                       0.04       0.33 r
  U414/ZN (NAND2_X4)                       0.03       0.36 f
  U409/ZN (NAND2_X1)                       0.05       0.41 r
  U364/Z (XOR2_X2)                         0.08       0.49 r
  incPC[7] (out)                           0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  U383/ZN (NAND3_X2)                       0.03       0.34 f
  U414/ZN (NAND2_X4)                       0.04       0.38 r
  U408/ZN (NAND2_X1)                       0.03       0.41 f
  U365/Z (XOR2_X2)                         0.07       0.48 f
  incPC[6] (out)                           0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.18       0.18 r
  U452/Z (MUX2_X2)                         0.08       0.26 r
  U410/ZN (NOR2_X1)                        0.03       0.29 f
  U602/Z (MUX2_X2)                         0.12       0.42 f
  U615/ZN (NAND2_X2)                       0.04       0.45 r
  U616/ZN (NAND4_X2)                       0.02       0.47 f
  incPC[4] (out)                           0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  U383/ZN (NAND3_X2)                       0.03       0.34 f
  U414/ZN (NAND2_X4)                       0.04       0.38 r
  U405/ZN (XNOR2_X1)                       0.08       0.45 r
  incPC[5] (out)                           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  U380/Z (XOR2_X1)                         0.08       0.38 r
  incPC[3] (out)                           0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: dffa/q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[29]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[29]/Q (DFFRS_X1)              0.18       0.18 f
  U421/Z (MUX2_X2)                         0.13       0.31 f
  curPC[29] (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: dffa/q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[0]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[0]/QN (DFFRS_X1)              0.20       0.20 r
  U608/Z (MUX2_X2)                         0.06       0.26 r
  U609/ZN (INV_X4)                         0.01       0.27 f
  U633/Z (BUF_X4)                          0.04       0.31 f
  incPC[0] (out)                           0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: dffa/q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[1]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[1]/QN (DFFRS_X1)              0.20       0.20 r
  U610/Z (MUX2_X2)                         0.06       0.26 r
  U611/ZN (INV_X4)                         0.01       0.27 f
  U632/Z (BUF_X4)                          0.04       0.31 f
  incPC[1] (out)                           0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  curPC[2] (out)                           0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: dffa/q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[10]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[10]/Q (DFFRS_X1)              0.20       0.20 f
  U620/Z (MUX2_X2)                         0.11       0.31 f
  curPC[10] (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: dffa/q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[18]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[18]/Q (DFFRS_X1)              0.18       0.18 f
  U476/Z (MUX2_X2)                         0.12       0.30 f
  curPC[18] (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: dffa/q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[14]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[14]/Q (DFFRS_X1)              0.18       0.18 f
  U466/Z (MUX2_X2)                         0.12       0.30 f
  curPC[14] (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: dffa/q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[26]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[26]/Q (DFFRS_X1)              0.18       0.18 f
  U428/Z (MUX2_X2)                         0.12       0.30 f
  curPC[26] (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: dffa/q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[8]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[8]/QN (DFFRS_X1)              0.16       0.16 f
  U440/Z (MUX2_X2)                         0.11       0.27 f
  U441/ZN (INV_X4)                         0.03       0.30 r
  curPC[8] (out)                           0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: dffa/q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[23]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[23]/QN (DFFRS_X1)             0.15       0.15 f
  U436/Z (MUX2_X2)                         0.12       0.28 f
  U437/ZN (INV_X4)                         0.02       0.30 r
  curPC[23] (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: dffa/q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[28]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[28]/QN (DFFRS_X1)             0.15       0.15 f
  U423/Z (MUX2_X2)                         0.12       0.28 f
  U424/ZN (INV_X4)                         0.02       0.30 r
  curPC[28] (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: dffa/q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[4]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[4]/Q (DFFRS_X1)               0.19       0.19 f
  U612/Z (MUX2_X2)                         0.10       0.29 f
  curPC[4] (out)                           0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: dffa/q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[22]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[22]/Q (DFFRS_X1)              0.18       0.18 f
  U438/Z (MUX2_X2)                         0.11       0.29 f
  curPC[22] (out)                          0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: dffa/q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[24]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[24]/QN (DFFRS_X1)             0.15       0.15 f
  U433/Z (MUX2_X2)                         0.12       0.27 f
  U434/ZN (INV_X4)                         0.02       0.29 r
  curPC[24] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: dffa/q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[9]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[9]/Q (DFFRS_X1)               0.18       0.18 f
  U587/Z (MUX2_X2)                         0.11       0.29 f
  curPC[9] (out)                           0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: dffa/q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[17]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[17]/QN (DFFRS_X1)             0.15       0.15 f
  U474/Z (MUX2_X2)                         0.11       0.26 f
  U475/ZN (INV_X4)                         0.03       0.29 r
  curPC[17] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: dffa/q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[20]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[20]/QN (DFFRS_X1)             0.15       0.15 f
  U454/Z (MUX2_X2)                         0.11       0.26 f
  U455/ZN (INV_X4)                         0.03       0.29 r
  curPC[20] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: dffa/q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[19]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[19]/QN (DFFRS_X1)             0.15       0.15 f
  U478/Z (MUX2_X2)                         0.11       0.26 f
  U479/ZN (INV_X4)                         0.03       0.29 r
  curPC[19] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: dffa/q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[21]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[21]/QN (DFFRS_X1)             0.15       0.15 f
  U481/Z (MUX2_X2)                         0.11       0.26 f
  U482/ZN (INV_X4)                         0.03       0.29 r
  curPC[21] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  curPC[6] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[7]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[7]/QN (DFFRS_X1)              0.15       0.15 f
  U449/Z (MUX2_X2)                         0.11       0.26 f
  U450/ZN (INV_X4)                         0.02       0.28 r
  curPC[7] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[13]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[13]/QN (DFFRS_X1)             0.15       0.15 f
  U457/Z (MUX2_X2)                         0.11       0.26 f
  U458/ZN (INV_X4)                         0.02       0.28 r
  curPC[13] (out)                          0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[15]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[15]/QN (DFFRS_X1)             0.15       0.15 f
  U468/Z (MUX2_X2)                         0.11       0.26 f
  U469/ZN (INV_X4)                         0.02       0.28 r
  curPC[15] (out)                          0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[16]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[16]/QN (DFFRS_X1)             0.15       0.15 f
  U471/Z (MUX2_X2)                         0.11       0.26 f
  U472/ZN (INV_X4)                         0.02       0.28 r
  curPC[16] (out)                          0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[27]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[27]/QN (DFFRS_X1)             0.15       0.15 f
  U426/Z (MUX2_X2)                         0.11       0.26 f
  U427/ZN (INV_X4)                         0.02       0.28 r
  curPC[27] (out)                          0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[25]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[25]/QN (DFFRS_X1)             0.15       0.15 f
  U430/Z (MUX2_X2)                         0.10       0.25 f
  U431/ZN (INV_X4)                         0.03       0.28 r
  curPC[25] (out)                          0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[5]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[5]/QN (DFFRS_X2)              0.15       0.15 f
  U446/Z (MUX2_X2)                         0.10       0.25 f
  U447/ZN (INV_X4)                         0.02       0.28 r
  curPC[5] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[0]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[0]/QN (DFFRS_X1)              0.16       0.16 f
  U608/Z (MUX2_X2)                         0.10       0.26 f
  U609/ZN (INV_X4)                         0.02       0.28 r
  curPC[0] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[1]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[1]/QN (DFFRS_X1)              0.16       0.16 f
  U610/Z (MUX2_X2)                         0.10       0.26 f
  U611/ZN (INV_X4)                         0.02       0.28 r
  curPC[1] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  curPC[12] (out)                          0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dffa/q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[3]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[3]/Q (DFFRS_X1)               0.17       0.17 f
  U604/Z (MUX2_X2)                         0.11       0.27 f
  curPC[3] (out)                           0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: dffa/q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[11]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[11]/Q (DFFRS_X2)              0.13       0.13 r
  U462/ZN (INV_X4)                         0.01       0.14 f
  U464/Z (MUX2_X2)                         0.10       0.24 f
  U465/ZN (INV_X4)                         0.03       0.27 r
  curPC[11] (out)                          0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  incPC[2] (out)                           0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: dffa/q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[30]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[30]/Q (DFFRS_X1)              0.17       0.17 f
  U418/ZN (NAND2_X2)                       0.05       0.22 r
  U419/ZN (NAND2_X2)                       0.03       0.25 f
  curPC[30] (out)                          0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: dffa/q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curPC[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[31]/CK (DFFRS_X1)             0.00       0.00 r
  dffa/q_reg[31]/Q (DFFRS_X1)              0.18       0.18 f
  U515/ZN (NAND2_X2)                       0.04       0.22 r
  U629/ZN (NAND2_X2)                       0.02       0.24 f
  curPC[31] (out)                          0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U509/ZN (NAND2_X2)                       0.03       0.72 f
  U510/ZN (INV_X4)                         0.02       0.74 r
  U511/ZN (NAND2_X2)                       0.02       0.76 f
  U512/Z (MUX2_X2)                         0.12       0.88 f
  U513/ZN (INV_X4)                         0.02       0.90 r
  U514/ZN (NAND2_X2)                       0.01       0.91 f
  U413/ZN (NAND3_X2)                       0.03       0.95 r
  dffa/q_reg[31]/D (DFFRS_X1)              0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[31]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U412/ZN (NAND2_X4)                       0.03       0.72 f
  U386/ZN (INV_X8)                         0.02       0.74 r
  U385/ZN (NAND2_X4)                       0.01       0.75 f
  U519/ZN (INV_X4)                         0.03       0.78 r
  U525/Z (MUX2_X2)                         0.14       0.92 f
  U526/ZN (NAND2_X2)                       0.03       0.95 r
  dffa/q_reg[30]/D (DFFRS_X1)              0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[30]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U509/ZN (NAND2_X2)                       0.03       0.72 f
  U358/Z (XOR2_X2)                         0.07       0.80 f
  U534/Z (MUX2_X2)                         0.11       0.91 f
  dffa/q_reg[28]/D (DFFRS_X1)              0.00       0.91 f
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[28]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U535/ZN (NAND2_X2)                       0.02       0.71 f
  U368/Z (XOR2_X2)                         0.07       0.79 f
  U536/Z (MUX2_X2)                         0.11       0.90 f
  dffa/q_reg[27]/D (DFFRS_X1)              0.00       0.90 f
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[27]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U508/ZN (NOR3_X4)                        0.06       0.69 r
  U412/ZN (NAND2_X4)                       0.03       0.72 f
  U386/ZN (INV_X8)                         0.02       0.74 r
  U532/Z (MUX2_X2)                         0.13       0.87 f
  U533/ZN (NAND2_X2)                       0.03       0.90 r
  dffa/q_reg[29]/D (DFFRS_X1)              0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[29]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U415/ZN (NAND2_X4)                       0.03       0.65 r
  U508/ZN (NOR3_X4)                        0.03       0.68 f
  U542/ZN (NAND2_X2)                       0.04       0.72 r
  U543/Z (MUX2_X2)                         0.14       0.86 f
  U544/ZN (NAND2_X2)                       0.03       0.89 r
  dffa/q_reg[26]/D (DFFRS_X1)              0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[26]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U415/ZN (NAND2_X4)                       0.03       0.65 r
  U508/ZN (NOR3_X4)                        0.03       0.68 f
  U363/Z (XOR2_X2)                         0.08       0.77 f
  U545/Z (MUX2_X2)                         0.11       0.88 f
  dffa/q_reg[25]/D (DFFRS_X1)              0.00       0.88 f
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[25]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U415/ZN (NAND2_X4)                       0.03       0.65 r
  U406/ZN (NOR2_X1)                        0.03       0.68 f
  U546/ZN (XNOR2_X2)                       0.06       0.75 f
  U547/Z (MUX2_X2)                         0.11       0.86 f
  dffa/q_reg[24]/D (DFFRS_X1)              0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[24]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U391/ZN (INV_X8)                         0.01       0.59 f
  U390/ZN (NAND2_X4)                       0.02       0.61 r
  U387/ZN (INV_X4)                         0.01       0.62 f
  U318/ZN (NAND2_X1)                       0.06       0.68 r
  U553/Z (MUX2_X2)                         0.14       0.82 f
  U554/ZN (NAND2_X2)                       0.03       0.85 r
  dffa/q_reg[22]/D (DFFRS_X1)              0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[22]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.15       0.15 f
  U460/Z (MUX2_X2)                         0.11       0.26 f
  U461/ZN (INV_X4)                         0.02       0.28 r
  U499/ZN (NAND2_X2)                       0.02       0.30 f
  U500/ZN (INV_X4)                         0.02       0.31 r
  U501/ZN (NAND2_X2)                       0.02       0.33 f
  U502/ZN (INV_X4)                         0.02       0.35 r
  U503/ZN (NAND2_X2)                       0.02       0.36 f
  U504/ZN (INV_X4)                         0.02       0.38 r
  U505/ZN (NAND2_X2)                       0.02       0.40 f
  U506/ZN (INV_X4)                         0.02       0.42 r
  U507/ZN (NAND2_X2)                       0.02       0.43 f
  U335/ZN (INV_X4)                         0.02       0.46 r
  U392/ZN (NAND2_X4)                       0.02       0.47 f
  U398/ZN (INV_X8)                         0.01       0.49 r
  U397/ZN (NAND2_X4)                       0.02       0.50 f
  U394/ZN (INV_X8)                         0.01       0.52 r
  U393/ZN (NAND2_X4)                       0.01       0.53 f
  U396/ZN (INV_X8)                         0.01       0.55 r
  U395/ZN (NAND2_X4)                       0.02       0.56 f
  U391/ZN (INV_X8)                         0.01       0.58 r
  U390/ZN (NAND2_X4)                       0.01       0.59 f
  U387/ZN (INV_X4)                         0.02       0.61 r
  U415/ZN (NAND2_X4)                       0.02       0.63 f
  U357/Z (XOR2_X2)                         0.07       0.70 f
  U548/Z (MUX2_X2)                         0.11       0.81 f
  dffa/q_reg[23]/D (DFFRS_X1)              0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[23]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: dffa/q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       0.00 r
  dffa/q_reg[12]/QN (DFFRS_X2)             0.18       0.18 r
  U460/Z (MUX2_X2)                         0.06       0.25 r
  U461/ZN (INV_X4)                         0.01       0.26 f
  U499/ZN (NAND2_X2)                       0.02       0.28 r
  U500/ZN (INV_X4)                         0.01       0.30 f
  U501/ZN (NAND2_X2)                       0.02       0.32 r
  U502/ZN (INV_X4)                         0.01       0.33 f
  U503/ZN (NAND2_X2)                       0.02       0.36 r
  U504/ZN (INV_X4)                         0.01       0.37 f
  U505/ZN (NAND2_X2)                       0.03       0.40 r
  U506/ZN (INV_X4)                         0.01       0.41 f
  U507/ZN (NAND2_X2)                       0.02       0.44 r
  U335/ZN (INV_X4)                         0.02       0.45 f
  U392/ZN (NAND2_X4)                       0.02       0.47 r
  U398/ZN (INV_X8)                         0.01       0.48 f
  U397/ZN (NAND2_X4)                       0.03       0.51 r
  U394/ZN (INV_X8)                         0.01       0.52 f
  U393/ZN (NAND2_X4)                       0.02       0.54 r
  U396/ZN (INV_X8)                         0.01       0.55 f
  U395/ZN (NAND2_X4)                       0.03       0.58 r
  U402/ZN (NOR2_X1)                        0.03       0.61 f
  U555/ZN (XNOR2_X2)                       0.06       0.67 f
  U556/Z (MUX2_X2)                         0.11       0.78 f
  dffa/q_reg[21]/D (DFFRS_X1)              0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[21]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U320/ZN (NAND2_X1)                       0.08       0.62 r
  U576/Z (MUX2_X2)                         0.14       0.75 f
  U577/ZN (NAND2_X2)                       0.03       0.79 r
  dffa/q_reg[14]/D (DFFRS_X1)              0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[14]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U319/ZN (NAND2_X1)                       0.08       0.62 r
  U564/Z (MUX2_X2)                         0.14       0.75 f
  U565/ZN (NAND2_X2)                       0.03       0.79 r
  dffa/q_reg[18]/D (DFFRS_X1)              0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[18]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U337/ZN (INV_X4)                         0.03       0.57 r
  U403/ZN (NOR2_X1)                        0.03       0.60 f
  U558/ZN (XNOR2_X2)                       0.06       0.66 f
  U559/Z (MUX2_X2)                         0.11       0.77 f
  dffa/q_reg[19]/D (DFFRS_X1)              0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[19]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  U489/ZN (NAND2_X2)                       0.02       0.30 f
  U490/ZN (INV_X4)                         0.02       0.32 r
  U491/ZN (NAND2_X2)                       0.02       0.33 f
  U492/ZN (INV_X4)                         0.02       0.35 r
  U493/ZN (NAND2_X2)                       0.02       0.37 f
  U494/ZN (INV_X4)                         0.02       0.39 r
  U411/ZN (NAND4_X2)                       0.04       0.42 f
  U496/ZN (INV_X4)                         0.02       0.44 r
  U497/ZN (NAND2_X2)                       0.02       0.46 f
  U322/ZN (OAI21_X4)                       0.08       0.54 r
  U321/ZN (NAND2_X1)                       0.04       0.58 f
  U369/Z (XOR2_X2)                         0.07       0.65 f
  U557/Z (MUX2_X2)                         0.11       0.77 f
  dffa/q_reg[20]/D (DFFRS_X1)              0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[20]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  U489/ZN (NAND2_X2)                       0.02       0.30 f
  U490/ZN (INV_X4)                         0.02       0.32 r
  U491/ZN (NAND2_X2)                       0.02       0.33 f
  U492/ZN (INV_X4)                         0.02       0.35 r
  U493/ZN (NAND2_X2)                       0.02       0.37 f
  U494/ZN (INV_X4)                         0.02       0.39 r
  U411/ZN (NAND4_X2)                       0.04       0.42 f
  U496/ZN (INV_X4)                         0.02       0.44 r
  U497/ZN (NAND2_X2)                       0.02       0.46 f
  U322/ZN (OAI21_X4)                       0.08       0.54 r
  U580/ZN (NAND2_X2)                       0.03       0.57 f
  U367/Z (XOR2_X2)                         0.07       0.64 f
  U581/Z (MUX2_X2)                         0.11       0.75 f
  dffa/q_reg[12]/D (DFFRS_X2)              0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[12]/CK (DFFRS_X2)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  U489/ZN (NAND2_X2)                       0.02       0.30 f
  U490/ZN (INV_X4)                         0.02       0.32 r
  U491/ZN (NAND2_X2)                       0.02       0.33 f
  U492/ZN (INV_X4)                         0.02       0.35 r
  U493/ZN (NAND2_X2)                       0.02       0.37 f
  U494/ZN (INV_X4)                         0.02       0.39 r
  U411/ZN (NAND4_X2)                       0.04       0.42 f
  U496/ZN (INV_X4)                         0.02       0.44 r
  U497/ZN (NAND2_X2)                       0.02       0.46 f
  U322/ZN (OAI21_X4)                       0.08       0.54 r
  U578/ZN (NAND2_X2)                       0.03       0.57 f
  U373/Z (XOR2_X2)                         0.07       0.64 f
  U579/Z (MUX2_X2)                         0.11       0.75 f
  dffa/q_reg[13]/D (DFFRS_X1)              0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[13]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  U489/ZN (NAND2_X2)                       0.02       0.30 f
  U490/ZN (INV_X4)                         0.02       0.32 r
  U491/ZN (NAND2_X2)                       0.02       0.33 f
  U492/ZN (INV_X4)                         0.02       0.35 r
  U493/ZN (NAND2_X2)                       0.02       0.37 f
  U494/ZN (INV_X4)                         0.02       0.39 r
  U411/ZN (NAND4_X2)                       0.04       0.42 f
  U496/ZN (INV_X4)                         0.02       0.44 r
  U497/ZN (NAND2_X2)                       0.02       0.46 f
  U322/ZN (OAI21_X4)                       0.08       0.54 r
  U570/ZN (NAND2_X2)                       0.03       0.57 f
  U372/Z (XOR2_X2)                         0.07       0.64 f
  U571/Z (MUX2_X2)                         0.11       0.75 f
  dffa/q_reg[15]/D (DFFRS_X1)              0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[15]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  U489/ZN (NAND2_X2)                       0.02       0.30 f
  U490/ZN (INV_X4)                         0.02       0.32 r
  U491/ZN (NAND2_X2)                       0.02       0.33 f
  U492/ZN (INV_X4)                         0.02       0.35 r
  U493/ZN (NAND2_X2)                       0.02       0.37 f
  U494/ZN (INV_X4)                         0.02       0.39 r
  U411/ZN (NAND4_X2)                       0.04       0.42 f
  U496/ZN (INV_X4)                         0.02       0.44 r
  U497/ZN (NAND2_X2)                       0.02       0.46 f
  U322/ZN (OAI21_X4)                       0.08       0.54 r
  U568/ZN (NAND2_X2)                       0.03       0.57 f
  U371/Z (XOR2_X2)                         0.07       0.64 f
  U569/Z (MUX2_X2)                         0.11       0.75 f
  dffa/q_reg[16]/D (DFFRS_X1)              0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[16]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.15       0.15 f
  U443/Z (MUX2_X2)                         0.11       0.26 f
  U444/ZN (INV_X4)                         0.02       0.28 r
  U489/ZN (NAND2_X2)                       0.02       0.30 f
  U490/ZN (INV_X4)                         0.02       0.32 r
  U491/ZN (NAND2_X2)                       0.02       0.33 f
  U492/ZN (INV_X4)                         0.02       0.35 r
  U493/ZN (NAND2_X2)                       0.02       0.37 f
  U494/ZN (INV_X4)                         0.02       0.39 r
  U411/ZN (NAND4_X2)                       0.04       0.42 f
  U496/ZN (INV_X4)                         0.02       0.44 r
  U497/ZN (NAND2_X2)                       0.02       0.46 f
  U322/ZN (OAI21_X4)                       0.08       0.54 r
  U566/ZN (NAND2_X2)                       0.03       0.57 f
  U370/Z (XOR2_X2)                         0.07       0.64 f
  U567/Z (MUX2_X2)                         0.11       0.75 f
  dffa/q_reg[17]/D (DFFRS_X1)              0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[17]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U411/ZN (NAND4_X2)                       0.07       0.45 r
  U496/ZN (INV_X4)                         0.01       0.46 f
  U497/ZN (NAND2_X2)                       0.03       0.49 r
  U322/ZN (OAI21_X4)                       0.05       0.54 f
  U401/ZN (XNOR2_X1)                       0.08       0.62 f
  U582/Z (MUX2_X2)                         0.12       0.74 f
  dffa/q_reg[11]/D (DFFRS_X2)              0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[11]/CK (DFFRS_X2)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: dffa/q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[6]/QN (DFFRS_X1)              0.19       0.19 r
  U443/Z (MUX2_X2)                         0.07       0.26 r
  U444/ZN (INV_X4)                         0.01       0.27 f
  U489/ZN (NAND2_X2)                       0.02       0.29 r
  U490/ZN (INV_X4)                         0.01       0.31 f
  U491/ZN (NAND2_X2)                       0.02       0.33 r
  U492/ZN (INV_X4)                         0.01       0.34 f
  U493/ZN (NAND2_X2)                       0.02       0.37 r
  U494/ZN (INV_X4)                         0.01       0.38 f
  U400/ZN (NAND2_X2)                       0.06       0.44 r
  U325/ZN (NOR2_X1)                        0.03       0.47 f
  U586/Z (MUX2_X2)                         0.13       0.60 f
  U346/ZN (OAI21_X2)                       0.05       0.65 r
  U345/ZN (NAND3_X2)                       0.03       0.67 f
  dffa/q_reg[10]/D (DFFRS_X1)              0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[10]/CK (DFFRS_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  U383/ZN (NAND3_X2)                       0.03       0.34 f
  U414/ZN (NAND2_X4)                       0.04       0.38 r
  U400/ZN (NAND2_X2)                       0.05       0.42 f
  U583/ZN (INV_X4)                         0.03       0.46 r
  U590/Z (MUX2_X2)                         0.13       0.59 f
  U591/ZN (NAND2_X2)                       0.03       0.62 r
  dffa/q_reg[9]/D (DFFRS_X1)               0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[9]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  U383/ZN (NAND3_X2)                       0.03       0.34 f
  U414/ZN (NAND2_X4)                       0.04       0.38 r
  U409/ZN (NAND2_X1)                       0.03       0.41 f
  U364/Z (XOR2_X2)                         0.07       0.48 f
  U596/Z (MUX2_X2)                         0.11       0.60 f
  dffa/q_reg[7]/D (DFFRS_X1)               0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[7]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  U383/ZN (NAND3_X2)                       0.03       0.34 f
  U414/ZN (NAND2_X4)                       0.04       0.38 r
  U408/ZN (NAND2_X1)                       0.03       0.41 f
  U365/Z (XOR2_X2)                         0.07       0.48 f
  U597/Z (MUX2_X2)                         0.11       0.60 f
  dffa/q_reg[6]/D (DFFRS_X1)               0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[6]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.18       0.18 r
  U452/Z (MUX2_X2)                         0.08       0.26 r
  U334/ZN (INV_X8)                         0.02       0.29 f
  U383/ZN (NAND3_X2)                       0.04       0.33 r
  U414/ZN (NAND2_X4)                       0.03       0.36 f
  U407/ZN (NAND2_X1)                       0.07       0.43 r
  U594/Z (MUX2_X2)                         0.14       0.57 f
  U595/ZN (NAND2_X2)                       0.03       0.60 r
  dffa/q_reg[8]/D (DFFRS_X1)               0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[8]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.18       0.18 r
  U452/Z (MUX2_X2)                         0.08       0.26 r
  U334/ZN (INV_X8)                         0.02       0.29 f
  U383/ZN (NAND3_X2)                       0.04       0.33 r
  U414/ZN (NAND2_X4)                       0.03       0.36 f
  U405/ZN (XNOR2_X1)                       0.06       0.42 f
  U598/Z (MUX2_X2)                         0.12       0.54 f
  dffa/q_reg[5]/D (DFFRS_X2)               0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[5]/CK (DFFRS_X2)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  U382/ZN (OAI21_X2)                       0.03       0.34 f
  U600/Z (MUX2_X2)                         0.13       0.46 f
  U601/ZN (INV_X4)                         0.02       0.48 r
  U348/ZN (NAND3_X2)                       0.02       0.50 f
  dffa/q_reg[4]/D (DFFRS_X1)               0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[4]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U334/ZN (INV_X8)                         0.04       0.31 r
  U605/Z (MUX2_X2)                         0.13       0.44 f
  U376/ZN (OR2_X4)                         0.06       0.50 f
  dffa/q_reg[3]/D (DFFRS_X1)               0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[3]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: dffa/q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       0.00 r
  dffa/q_reg[2]/QN (DFFRS_X2)              0.15       0.15 f
  U452/Z (MUX2_X2)                         0.12       0.27 f
  U607/Z (MUX2_X2)                         0.12       0.39 f
  dffa/q_reg[2]/D (DFFRS_X2)               0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[2]/CK (DFFRS_X2)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: dffa/q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[0]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[0]/QN (DFFRS_X1)              0.20       0.20 r
  U308/ZN (OAI22_X1)                       0.05       0.25 f
  dffa/q_reg[0]/D (DFFRS_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[0]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: dffa/q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dffa/q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ifetch             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dffa/q_reg[1]/CK (DFFRS_X1)              0.00       0.00 r
  dffa/q_reg[1]/QN (DFFRS_X1)              0.20       0.20 r
  U192/ZN (OAI22_X1)                       0.05       0.25 f
  dffa/q_reg[1]/D (DFFRS_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dffa/q_reg[1]/CK (DFFRS_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


1
