// Seed: 3772409992
module module_0 (
    output wor id_0,
    input tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input uwire id_6
);
  wire id_8;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output logic id_4
);
  tri1 id_6;
  always disable id_7;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
  wor id_8 = 1, id_9 = 1, id_10, id_11, id_12, id_13;
  initial begin : LABEL_0
    #1;
    #0 begin : LABEL_0
      id_4 <= 1;
    end
  end
  wire id_14;
endmodule
