
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010cb0  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000610  08010e88  08010e88  00011e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011498  08011498  00013158  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011498  08011498  00012498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080114a0  080114a0  00013158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080114a0  080114a0  000124a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080114a4  080114a4  000124a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  080114a8  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020f8  20000158  08011600  00013158  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002250  08011600  00013250  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013158  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bb30  00000000  00000000  00013188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053cb  00000000  00000000  0003ecb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c30  00000000  00000000  00044088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015f6  00000000  00000000  00045cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d6d5  00000000  00000000  000472ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a131  00000000  00000000  00074983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119d7e  00000000  00000000  0009eab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b8832  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080f4  00000000  00000000  001b8878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001c096c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000158 	.word	0x20000158
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08010e70 	.word	0x08010e70

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000015c 	.word	0x2000015c
 8000214:	08010e70 	.word	0x08010e70

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6178      	str	r0, [r7, #20]
 8000f28:	6139      	str	r1, [r7, #16]
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f4e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	615a      	str	r2, [r3, #20]

    // Default center point and error percentage
    adc_dma->center_point = resolution / 2.0f;  // Typically 2048 for 12-bit ADC
 8000f5c:	ed97 7a00 	vldr	s14, [r7]
 8000f60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	edc3 7a06 	vstr	s15, [r3, #24]
    adc_dma->error_percentage = 5;              // 5% error by default
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2205      	movs	r2, #5
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f7c:	ee07 3a90 	vmov	s15, r3
 8000f80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f84:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000fcc <ADC_DMA_Init+0xac>
 8000f88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	edc3 7a07 	vstr	s15, [r3, #28]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
 8000fa0:	e008      	b.n	8000fb4 <ADC_DMA_Init+0x94>
        buffer[i] = 0;
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	2200      	movs	r2, #0
 8000fac:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	61fb      	str	r3, [r7, #28]
 8000fb4:	69fa      	ldr	r2, [r7, #28]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d3f2      	bcc.n	8000fa2 <ADC_DMA_Init+0x82>
    }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3724      	adds	r7, #36	@ 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	42c80000 	.word	0x42c80000

08000fd0 <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	217f      	movs	r1, #127	@ 0x7f
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f007 ff7e 	bl	8008ee0 <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6859      	ldr	r1, [r3, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f007 f867 	bl	80080c4 <HAL_ADC_Start_DMA>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8001000:	b480      	push	{r7}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e012      	b.n	8001040 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]
        samples++;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7b1b      	ldrb	r3, [r3, #12]
 8001038:	461a      	mov	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4413      	add	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	429a      	cmp	r2, r3
 8001048:	d3e7      	bcc.n	800101a <ADC_DMA_GetValue+0x1a>
    }

    // Calculate raw ADC value
    if (samples > 0) {
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00c      	beq.n	800106a <ADC_DMA_GetValue+0x6a>
        return (float)sum / samples;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001064:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001068:	e001      	b.n	800106e <ADC_DMA_GetValue+0x6e>
    }

    return 0.0f;
 800106a:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001080 <ADC_DMA_GetValue+0x80>
}
 800106e:	eef0 7a66 	vmov.f32	s15, s13
 8001072:	eeb0 0a67 	vmov.f32	s0, s15
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	00000000 	.word	0x00000000

08001084 <ADC_DMA_SetCenterPoint>:

void ADC_DMA_SetCenterPoint(ADC_DMA *adc_dma, float center_point, uint8_t error_percentage) {
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001090:	460b      	mov	r3, r1
 8001092:	71fb      	strb	r3, [r7, #7]
    adc_dma->center_point = center_point;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	619a      	str	r2, [r3, #24]
    adc_dma->error_percentage = error_percentage;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update threshold
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80010d4 <ADC_DMA_SetCenterPoint+0x50>
 80010b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	42c80000 	.word	0x42c80000

080010d8 <ADC_DMA_GetJoystickValue>:

float ADC_DMA_GetJoystickValue(ADC_DMA *adc_dma, uint8_t channel_index, float min_output, float max_output) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e6:	edc7 0a00 	vstr	s1, [r7]
 80010ea:	72fb      	strb	r3, [r7, #11]
    // Get raw value
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 80010ec:	7afb      	ldrb	r3, [r7, #11]
 80010ee:	4619      	mov	r1, r3
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff85 	bl	8001000 <ADC_DMA_GetValue>
 80010f6:	ed87 0a05 	vstr	s0, [r7, #20]

    // Apply threshold (dead zone) as in XYAnalog
    if (fabsf(value - adc_dma->center_point) < adc_dma->threshold) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001108:	eeb0 7ae7 	vabs.f32	s14, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	d502      	bpl.n	8001122 <ADC_DMA_GetJoystickValue+0x4a>
        value = adc_dma->center_point;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	617b      	str	r3, [r7, #20]
    }

    // Map to desired output range
    return mapf(value, 0.0f, adc_dma->adc_resolution, min_output, max_output);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	edd3 7a05 	vldr	s15, [r3, #20]
 8001128:	ed97 2a00 	vldr	s4, [r7]
 800112c:	edd7 1a01 	vldr	s3, [r7, #4]
 8001130:	eeb0 1a67 	vmov.f32	s2, s15
 8001134:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8001150 <ADC_DMA_GetJoystickValue+0x78>
 8001138:	ed97 0a05 	vldr	s0, [r7, #20]
 800113c:	f000 fe02 	bl	8001d44 <mapf>
 8001140:	eef0 7a40 	vmov.f32	s15, s0
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000

08001154 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	ed87 0a03 	vstr	s0, [r7, #12]
 800115e:	60b8      	str	r0, [r7, #8]
 8001160:	6079      	str	r1, [r7, #4]
	if (_u > _upper_limit)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001170:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	dd01      	ble.n	800117e <PWM_Satuation+0x2a>
		return _upper_limit;
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	e013      	b.n	80011a6 <PWM_Satuation+0x52>
	else if (_u < _lower_limit)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ed97 7a03 	vldr	s14, [r7, #12]
 800118c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d501      	bpl.n	800119a <PWM_Satuation+0x46>
		return _lower_limit;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	e005      	b.n	80011a6 <PWM_Satuation+0x52>
	return (int32_t) _u;
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	ee17 3a90 	vmov	r3, s15
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki,
		float _Kd, float _u_max) {
 80011b2:	b480      	push	{r7}
 80011b4:	b087      	sub	sp, #28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6178      	str	r0, [r7, #20]
 80011ba:	ed87 0a04 	vstr	s0, [r7, #16]
 80011be:	edc7 0a03 	vstr	s1, [r7, #12]
 80011c2:	ed87 1a02 	vstr	s2, [r7, #8]
 80011c6:	edc7 1a01 	vstr	s3, [r7, #4]
	controller->Kp = _Kp;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	601a      	str	r2, [r3, #0]
	controller->Ki = _Ki;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
	controller->Kd = _Kd;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	609a      	str	r2, [r3, #8]
	controller->prev_Kp = _Kp;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
	controller->prev_Ki = _Ki;
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	611a      	str	r2, [r3, #16]
	controller->prev_Kd = _Kd;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	615a      	str	r2, [r3, #20]
	controller->u_max = _u_max;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
	controller->ek_1 = 0;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
	controller->ek_2 = 0;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	controller->u = 0;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800120c:	bf00      	nop
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	ed87 0a00 	vstr	s0, [r7]
	if (!((controller->u >= controller->u_max && ek > 0)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	bfac      	ite	ge
 800123a:	2301      	movge	r3, #1
 800123c:	2300      	movlt	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f083 0301 	eor.w	r3, r3, #1
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <PID_CONTROLLER_Compute+0x50>
 800124a:	edd7 7a00 	vldr	s15, [r7]
 800124e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	bfcc      	ite	gt
 8001258:	2301      	movgt	r3, #1
 800125a:	2300      	movle	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d057      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	edd3 7a06 	vldr	s15, [r3, #24]
 8001274:	eef1 7a67 	vneg.f32	s15, s15
 8001278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001280:	bf94      	ite	ls
 8001282:	2301      	movls	r3, #1
 8001284:	2300      	movhi	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f083 0301 	eor.w	r3, r3, #1
 800128c:	b2db      	uxtb	r3, r3
	if (!((controller->u >= controller->u_max && ek > 0)
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10e      	bne.n	80012b0 <PID_CONTROLLER_Compute+0x98>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001292:	edd7 7a00 	vldr	s15, [r7]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	bf4c      	ite	mi
 80012a0:	2301      	movmi	r3, #1
 80012a2:	2300      	movpl	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d033      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 6a00 	vldr	s13, [r3]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80012cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
				* ek)
 80012d0:	edd7 7a00 	vldr	s15, [r7]
 80012d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
				- ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	ed93 6a00 	vldr	s12, [r3]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012e8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80012f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80012f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
				+ (controller->Kd * controller->ek_2);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	ed93 6a02 	vldr	s12, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	edd3 7a08 	vldr	s15, [r3, #32]
 8001306:	ee66 7a27 	vmul.f32	s15, s12, s15
 800130a:	ee76 7aa7 	vadd.f32	s15, s13, s15
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	controller->ek_2 = controller->ek_1;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69da      	ldr	r2, [r3, #28]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	621a      	str	r2, [r3, #32]
	controller->ek_1 = ek;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	61da      	str	r2, [r3, #28]
	return controller->u;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	ee07 3a90 	vmov	s15, r3
}
 800132e:	eeb0 0a67 	vmov.f32	s0, s15
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	88fa      	ldrh	r2, [r7, #6]
 8001356:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3328      	adds	r3, #40	@ 0x28
 800135c:	88fa      	ldrh	r2, [r7, #6]
 800135e:	68b9      	ldr	r1, [r7, #8]
 8001360:	4618      	mov	r0, r3
 8001362:	f001 ffe3 	bl	800332c <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	8b3a      	ldrh	r2, [r7, #24]
 8001370:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001390:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800139a:	2b00      	cmp	r3, #0
 800139c:	d15f      	bne.n	800145e <MDXX_set_range+0xda>
		if (duty == 0) {
 800139e:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	d115      	bne.n	80013d8 <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3310      	adds	r3, #16
 80013b0:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001530 <MDXX_set_range+0x1ac>
 80013b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f002 f8dd 	bl	8003578 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	3328      	adds	r3, #40	@ 0x28
 80013c2:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8001530 <MDXX_set_range+0x1ac>
 80013c6:	ed97 0a02 	vldr	s0, [r7, #8]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f002 f8d4 	bl	8003578 <PWM_write_range>
			mdxx->cmd = 0;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 80013d6:	e0a6      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80013d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e4:	dd1a      	ble.n	800141c <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3310      	adds	r3, #16
 80013ea:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001530 <MDXX_set_range+0x1ac>
 80013ee:	ed97 0a02 	vldr	s0, [r7, #8]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 f8c0 	bl	8003578 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	3328      	adds	r3, #40	@ 0x28
 80013fc:	edd7 0a01 	vldr	s1, [r7, #4]
 8001400:	ed97 0a02 	vldr	s0, [r7, #8]
 8001404:	4618      	mov	r0, r3
 8001406:	f002 f8b7 	bl	8003578 <PWM_write_range>
			mdxx->cmd = duty;
 800140a:	edd7 7a01 	vldr	s15, [r7, #4]
 800140e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001412:	ee17 2a90 	vmov	r2, s15
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800141a:	e084      	b.n	8001526 <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	3310      	adds	r3, #16
 8001420:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001534 <MDXX_set_range+0x1b0>
 8001424:	ed97 0a02 	vldr	s0, [r7, #8]
 8001428:	4618      	mov	r0, r3
 800142a:	f002 f8a5 	bl	8003578 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3328      	adds	r3, #40	@ 0x28
 8001432:	edd7 7a01 	vldr	s15, [r7, #4]
 8001436:	eef0 7ae7 	vabs.f32	s15, s15
 800143a:	eef0 0a67 	vmov.f32	s1, s15
 800143e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001442:	4618      	mov	r0, r3
 8001444:	f002 f898 	bl	8003578 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001448:	edd7 7a01 	vldr	s15, [r7, #4]
 800144c:	eef0 7ae7 	vabs.f32	s15, s15
 8001450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001454:	ee17 2a90 	vmov	r2, s15
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800145c:	e063      	b.n	8001526 <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001464:	2b01      	cmp	r3, #1
 8001466:	d15e      	bne.n	8001526 <MDXX_set_range+0x1a2>
		if (duty == 0) {
 8001468:	edd7 7a01 	vldr	s15, [r7, #4]
 800146c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001474:	d115      	bne.n	80014a2 <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	f008 fc72 	bl	8009d6c <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	3328      	adds	r3, #40	@ 0x28
 800148c:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001530 <MDXX_set_range+0x1ac>
 8001490:	ed97 0a02 	vldr	s0, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f002 f86f 	bl	8003578 <PWM_write_range>
			mdxx->cmd = 0;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2200      	movs	r2, #0
 800149e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014a0:	e041      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80014a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	dd1a      	ble.n	80014e6 <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014ba:	2200      	movs	r2, #0
 80014bc:	4619      	mov	r1, r3
 80014be:	f008 fc55 	bl	8009d6c <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3328      	adds	r3, #40	@ 0x28
 80014c6:	edd7 0a01 	vldr	s1, [r7, #4]
 80014ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f002 f852 	bl	8003578 <PWM_write_range>
			mdxx->cmd = duty;
 80014d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014dc:	ee17 2a90 	vmov	r2, s15
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014e4:	e01f      	b.n	8001526 <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014f0:	2201      	movs	r2, #1
 80014f2:	4619      	mov	r1, r3
 80014f4:	f008 fc3a 	bl	8009d6c <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3328      	adds	r3, #40	@ 0x28
 80014fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001500:	eef0 7ae7 	vabs.f32	s15, s15
 8001504:	eef0 0a67 	vmov.f32	s1, s15
 8001508:	ed97 0a02 	vldr	s0, [r7, #8]
 800150c:	4618      	mov	r0, r3
 800150e:	f002 f833 	bl	8003578 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001512:	edd7 7a01 	vldr	s15, [r7, #4]
 8001516:	eef0 7ae7 	vabs.f32	s15, s15
 800151a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800151e:	ee17 2a90 	vmov	r2, s15
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	00000000 	.word	0x00000000
 8001534:	42c80000 	.word	0x42c80000

08001538 <REVOLUTE_MOTOR_FFD_Init>:
    .slide_rail_mass = 1893.96e-3, 		// kg
    .c = 64.83e-3,           			// m
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	683a      	ldr	r2, [r7, #0]
 8001546:	601a      	str	r2, [r3, #0]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <REVOLUTE_MOTOR_FFD_Compute>:

float REVOLUTE_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float qd){
 8001554:	b5b0      	push	{r4, r5, r7, lr}
 8001556:	ed2d 8b02 	vpush	{d8}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001574:	f7ff f80c 	bl	8000590 <__aeabi_dmul>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4614      	mov	r4, r2
 800157e:	461d      	mov	r5, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001590:	f7fe fffe 	bl	8000590 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4620      	mov	r0, r4
 800159a:	4629      	mov	r1, r5
 800159c:	f7fe fe42 	bl	8000224 <__adddf3>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015b0:	f7ff f918 	bl	80007e4 <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff faca 	bl	8000b54 <__aeabi_d2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	60fb      	str	r3, [r7, #12]

    float v = qd * transfer_function;
 80015c4:	ed97 7a00 	vldr	s14, [r7]
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d0:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fab8 	bl	8000b54 <__aeabi_d2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eeb1 8a67 	vneg.f32	s16, s15
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	f7ff faab 	bl	8000b54 <__aeabi_d2f>
 80015fe:	4604      	mov	r4, r0
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff faa2 	bl	8000b54 <__aeabi_d2f>
 8001610:	4603      	mov	r3, r0
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef1 8a67 	vneg.f32	s17, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001622:	4610      	mov	r0, r2
 8001624:	4619      	mov	r1, r3
 8001626:	f7ff fa95 	bl	8000b54 <__aeabi_d2f>
 800162a:	4603      	mov	r3, r0
 800162c:	ee02 3a10 	vmov	s4, r3
 8001630:	eef0 1a68 	vmov.f32	s3, s17
 8001634:	ee01 4a10 	vmov	s2, r4
 8001638:	eef0 0a48 	vmov.f32	s1, s16
 800163c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001640:	f000 fb80 	bl	8001d44 <mapf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
}
 8001648:	eeb0 0a67 	vmov.f32	s0, s15
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	ecbd 8b02 	vpop	{d8}
 8001654:	bdb0      	pop	{r4, r5, r7, pc}

08001656 <REVOLUTE_MOTOR_DFD_Init>:

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	605a      	str	r2, [r3, #4]
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
	...

0800167c <REVOLUTE_MOTOR_DFD_Compute>:

float REVOLUTE_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qdd, float s){
 800167c:	b5b0      	push	{r4, r5, r7, lr}
 800167e:	ed2d 8b02 	vpush	{d8}
 8001682:	b08a      	sub	sp, #40	@ 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	ed87 0a02 	vstr	s0, [r7, #8]
 800168c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001690:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * sin(q) * s;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	ed93 7a01 	vldr	s14, [r3, #4]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	edd3 7a00 	vldr	s15, [r3]
 80016a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a8:	ee17 0a90 	vmov	r0, s15
 80016ac:	f7fe ff18 	bl	80004e0 <__aeabi_f2d>
 80016b0:	4604      	mov	r4, r0
 80016b2:	460d      	mov	r5, r1
 80016b4:	68b8      	ldr	r0, [r7, #8]
 80016b6:	f7fe ff13 	bl	80004e0 <__aeabi_f2d>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	ec43 2b10 	vmov	d0, r2, r3
 80016c2:	f00d fd21 	bl	800f108 <sin>
 80016c6:	ec53 2b10 	vmov	r2, r3, d0
 80016ca:	4620      	mov	r0, r4
 80016cc:	4629      	mov	r1, r5
 80016ce:	f7fe ff5f 	bl	8000590 <__aeabi_dmul>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4614      	mov	r4, r2
 80016d8:	461d      	mov	r5, r3
 80016da:	6838      	ldr	r0, [r7, #0]
 80016dc:	f7fe ff00 	bl	80004e0 <__aeabi_f2d>
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	4620      	mov	r0, r4
 80016e6:	4629      	mov	r1, r5
 80016e8:	f7fe ff52 	bl	8000590 <__aeabi_dmul>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4610      	mov	r0, r2
 80016f2:	4619      	mov	r1, r3
 80016f4:	f7ff fa2e 	bl	8000b54 <__aeabi_d2f>
 80016f8:	4603      	mov	r3, r0
 80016fa:	627b      	str	r3, [r7, #36]	@ 0x24
    float gravity_compensate_rail = motor->En->plotter_mass * motor->En->g * sin(q) * motor->En->c;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	ed93 7a01 	vldr	s14, [r3, #4]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	edd3 7a00 	vldr	s15, [r3]
 800170c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001710:	ee17 0a90 	vmov	r0, s15
 8001714:	f7fe fee4 	bl	80004e0 <__aeabi_f2d>
 8001718:	4604      	mov	r4, r0
 800171a:	460d      	mov	r5, r1
 800171c:	68b8      	ldr	r0, [r7, #8]
 800171e:	f7fe fedf 	bl	80004e0 <__aeabi_f2d>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	ec43 2b10 	vmov	d0, r2, r3
 800172a:	f00d fced 	bl	800f108 <sin>
 800172e:	ec53 2b10 	vmov	r2, r3, d0
 8001732:	4620      	mov	r0, r4
 8001734:	4629      	mov	r1, r5
 8001736:	f7fe ff2b 	bl	8000590 <__aeabi_dmul>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	4614      	mov	r4, r2
 8001740:	461d      	mov	r5, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fec9 	bl	80004e0 <__aeabi_f2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4620      	mov	r0, r4
 8001754:	4629      	mov	r1, r5
 8001756:	f7fe ff1b 	bl	8000590 <__aeabi_dmul>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff f9f7 	bl	8000b54 <__aeabi_d2f>
 8001766:	4603      	mov	r3, r0
 8001768:	623b      	str	r3, [r7, #32]
    float mass_torque = motor->En->plotter_mass * s*s * qdd;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001772:	edd7 7a00 	vldr	s15, [r7]
 8001776:	ee27 7a27 	vmul.f32	s14, s14, s15
 800177a:	edd7 7a00 	vldr	s15, [r7]
 800177e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001782:	ed97 7a01 	vldr	s14, [r7, #4]
 8001786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800178a:	edc7 7a07 	vstr	s15, [r7, #28]

    float transfer_function = motor->Mx->R / motor->Mx->Kt;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800179e:	f7ff f821 	bl	80007e4 <__aeabi_ddiv>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff f9d3 	bl	8000b54 <__aeabi_d2f>
 80017ae:	4603      	mov	r3, r0
 80017b0:	61bb      	str	r3, [r7, #24]

    float v = (gravity_compensate_plotter + gravity_compensate_rail + 0) * transfer_function;
 80017b2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80017b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80017ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017be:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001854 <REVOLUTE_MOTOR_DFD_Compute+0x1d8>
 80017c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017c6:	ed97 7a06 	vldr	s14, [r7, #24]
 80017ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ce:	edc7 7a05 	vstr	s15, [r7, #20]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	f7ff f9b9 	bl	8000b54 <__aeabi_d2f>
 80017e2:	4603      	mov	r3, r0
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eeb1 8a67 	vneg.f32	s16, s15
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017f4:	4610      	mov	r0, r2
 80017f6:	4619      	mov	r1, r3
 80017f8:	f7ff f9ac 	bl	8000b54 <__aeabi_d2f>
 80017fc:	4604      	mov	r4, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	f7ff f9a3 	bl	8000b54 <__aeabi_d2f>
 800180e:	4603      	mov	r3, r0
 8001810:	ee07 3a90 	vmov	s15, r3
 8001814:	eef1 8a67 	vneg.f32	s17, s15
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001820:	4610      	mov	r0, r2
 8001822:	4619      	mov	r1, r3
 8001824:	f7ff f996 	bl	8000b54 <__aeabi_d2f>
 8001828:	4603      	mov	r3, r0
 800182a:	ee02 3a10 	vmov	s4, r3
 800182e:	eef0 1a68 	vmov.f32	s3, s17
 8001832:	ee01 4a10 	vmov	s2, r4
 8001836:	eef0 0a48 	vmov.f32	s1, s16
 800183a:	ed97 0a05 	vldr	s0, [r7, #20]
 800183e:	f000 fa81 	bl	8001d44 <mapf>
 8001842:	eef0 7a40 	vmov.f32	s15, s0
}
 8001846:	eeb0 0a67 	vmov.f32	s0, s15
 800184a:	3728      	adds	r7, #40	@ 0x28
 800184c:	46bd      	mov	sp, r7
 800184e:	ecbd 8b02 	vpop	{d8}
 8001852:	bdb0      	pop	{r4, r5, r7, pc}
 8001854:	00000000 	.word	0x00000000

08001858 <PRISMATIC_MOTOR_FFD_Init>:

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	601a      	str	r2, [r3, #0]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <PRISMATIC_MOTOR_FFD_Compute>:

float PRISMATIC_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float sd) {
 8001874:	b5b0      	push	{r4, r5, r7, lr}
 8001876:	ed2d 8b02 	vpush	{d8}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R  + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001894:	f7fe fe7c 	bl	8000590 <__aeabi_dmul>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	4614      	mov	r4, r2
 800189e:	461d      	mov	r5, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018b0:	f7fe fe6e 	bl	8000590 <__aeabi_dmul>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	4620      	mov	r0, r4
 80018ba:	4629      	mov	r1, r5
 80018bc:	f7fe fcb2 	bl	8000224 <__adddf3>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018d0:	f7fe ff88 	bl	80007e4 <__aeabi_ddiv>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	f7ff f93a 	bl	8000b54 <__aeabi_d2f>
 80018e0:	4603      	mov	r3, r0
 80018e2:	60fb      	str	r3, [r7, #12]

    float v = sd * transfer_function;
 80018e4:	ed97 7a00 	vldr	s14, [r7]
 80018e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80018ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f0:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80018fc:	4610      	mov	r0, r2
 80018fe:	4619      	mov	r1, r3
 8001900:	f7ff f928 	bl	8000b54 <__aeabi_d2f>
 8001904:	4603      	mov	r3, r0
 8001906:	ee07 3a90 	vmov	s15, r3
 800190a:	eeb1 8a67 	vneg.f32	s16, s15
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001916:	4610      	mov	r0, r2
 8001918:	4619      	mov	r1, r3
 800191a:	f7ff f91b 	bl	8000b54 <__aeabi_d2f>
 800191e:	4604      	mov	r4, r0
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001928:	4610      	mov	r0, r2
 800192a:	4619      	mov	r1, r3
 800192c:	f7ff f912 	bl	8000b54 <__aeabi_d2f>
 8001930:	4603      	mov	r3, r0
 8001932:	ee07 3a90 	vmov	s15, r3
 8001936:	eef1 8a67 	vneg.f32	s17, s15
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001942:	4610      	mov	r0, r2
 8001944:	4619      	mov	r1, r3
 8001946:	f7ff f905 	bl	8000b54 <__aeabi_d2f>
 800194a:	4603      	mov	r3, r0
 800194c:	ee02 3a10 	vmov	s4, r3
 8001950:	eef0 1a68 	vmov.f32	s3, s17
 8001954:	ee01 4a10 	vmov	s2, r4
 8001958:	eef0 0a48 	vmov.f32	s1, s16
 800195c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001960:	f000 f9f0 	bl	8001d44 <mapf>
 8001964:	eef0 7a40 	vmov.f32	s15, s0
}
 8001968:	eeb0 0a67 	vmov.f32	s0, s15
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	ecbd 8b02 	vpop	{d8}
 8001974:	bdb0      	pop	{r4, r5, r7, pc}

08001976 <PRISMATIC_MOTOR_DFD_Init>:

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001976:	b480      	push	{r7}
 8001978:	b085      	sub	sp, #20
 800197a:	af00      	add	r7, sp, #0
 800197c:	60f8      	str	r0, [r7, #12]
 800197e:	60b9      	str	r1, [r7, #8]
 8001980:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	68ba      	ldr	r2, [r7, #8]
 8001986:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	605a      	str	r2, [r3, #4]
}
 800198e:	bf00      	nop
 8001990:	3714      	adds	r7, #20
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <PRISMATIC_MOTOR_DFD_Compute>:

float PRISMATIC_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qd, float s){
 800199a:	b5b0      	push	{r4, r5, r7, lr}
 800199c:	ed2d 8b02 	vpush	{d8}
 80019a0:	b088      	sub	sp, #32
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	60f8      	str	r0, [r7, #12]
 80019a6:	ed87 0a02 	vstr	s0, [r7, #8]
 80019aa:	edc7 0a01 	vstr	s1, [r7, #4]
 80019ae:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * cos(q);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	edd3 7a00 	vldr	s15, [r3]
 80019c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019c6:	ee17 0a90 	vmov	r0, s15
 80019ca:	f7fe fd89 	bl	80004e0 <__aeabi_f2d>
 80019ce:	4604      	mov	r4, r0
 80019d0:	460d      	mov	r5, r1
 80019d2:	68b8      	ldr	r0, [r7, #8]
 80019d4:	f7fe fd84 	bl	80004e0 <__aeabi_f2d>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	ec43 2b10 	vmov	d0, r2, r3
 80019e0:	f00d fb3e 	bl	800f060 <cos>
 80019e4:	ec53 2b10 	vmov	r2, r3, d0
 80019e8:	4620      	mov	r0, r4
 80019ea:	4629      	mov	r1, r5
 80019ec:	f7fe fdd0 	bl	8000590 <__aeabi_dmul>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4610      	mov	r0, r2
 80019f6:	4619      	mov	r1, r3
 80019f8:	f7ff f8ac 	bl	8000b54 <__aeabi_d2f>
 80019fc:	4603      	mov	r3, r0
 80019fe:	61fb      	str	r3, [r7, #28]

    float centrifugal_force = motor->En->plotter_mass * qd * qd * s;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a08:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a10:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a18:	ed97 7a00 	vldr	s14, [r7]
 8001a1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a20:	edc7 7a06 	vstr	s15, [r7, #24]

    float transfer_function = (motor->Mx->R * motor->En->prismatic_pulley_radius) / motor->Mx->Kt;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fd54 	bl	80004e0 <__aeabi_f2d>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4620      	mov	r0, r4
 8001a3e:	4629      	mov	r1, r5
 8001a40:	f7fe fda6 	bl	8000590 <__aeabi_dmul>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a54:	f7fe fec6 	bl	80007e4 <__aeabi_ddiv>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	f7ff f878 	bl	8000b54 <__aeabi_d2f>
 8001a64:	4603      	mov	r3, r0
 8001a66:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + centrifugal_force) * transfer_function;
 8001a68:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7c:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	f7ff f862 	bl	8000b54 <__aeabi_d2f>
 8001a90:	4603      	mov	r3, r0
 8001a92:	ee07 3a90 	vmov	s15, r3
 8001a96:	eeb1 8a67 	vneg.f32	s16, s15
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001aa2:	4610      	mov	r0, r2
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f7ff f855 	bl	8000b54 <__aeabi_d2f>
 8001aaa:	4604      	mov	r4, r0
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001ab4:	4610      	mov	r0, r2
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	f7ff f84c 	bl	8000b54 <__aeabi_d2f>
 8001abc:	4603      	mov	r3, r0
 8001abe:	ee07 3a90 	vmov	s15, r3
 8001ac2:	eef1 8a67 	vneg.f32	s17, s15
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f7ff f83f 	bl	8000b54 <__aeabi_d2f>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	ee02 3a10 	vmov	s4, r3
 8001adc:	eef0 1a68 	vmov.f32	s3, s17
 8001ae0:	ee01 4a10 	vmov	s2, r4
 8001ae4:	eef0 0a48 	vmov.f32	s1, s16
 8001ae8:	ed97 0a04 	vldr	s0, [r7, #16]
 8001aec:	f000 f92a 	bl	8001d44 <mapf>
 8001af0:	eef0 7a40 	vmov.f32	s15, s0
}
 8001af4:	eeb0 0a67 	vmov.f32	s0, s15
 8001af8:	3720      	adds	r7, #32
 8001afa:	46bd      	mov	sp, r7
 8001afc:	ecbd 8b02 	vpop	{d8}
 8001b00:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001b04 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	ed2d 8b02 	vpush	{d8}
 8001b0a:	b08a      	sub	sp, #40	@ 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	460b      	mov	r3, r1
 8001b12:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b16:	edc7 0a00 	vstr	s1, [r7]
 8001b1a:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 8001b1c:	897b      	ldrh	r3, [r7, #10]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d102      	bne.n	8001b2e <FIR_init+0x2a>
        numTaps += 1;
 8001b28:	897b      	ldrh	r3, [r7, #10]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	897a      	ldrh	r2, [r7, #10]
 8001b32:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 8001b3a:	897b      	ldrh	r3, [r7, #10]
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f00d f986 	bl	800ee50 <malloc>
 8001b44:	4603      	mov	r3, r0
 8001b46:	461a      	mov	r2, r3
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 8001b4c:	897b      	ldrh	r3, [r7, #10]
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f00d f97d 	bl	800ee50 <malloc>
 8001b56:	4603      	mov	r3, r0
 8001b58:	461a      	mov	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 80e0 	beq.w	8001d28 <FIR_init+0x224>
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f000 80db 	beq.w	8001d28 <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b72:	2300      	movs	r3, #0
 8001b74:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b76:	e00a      	b.n	8001b8e <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	685a      	ldr	r2, [r3, #4]
 8001b7c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b8e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001b90:	897b      	ldrh	r3, [r7, #10]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d3f0      	bcc.n	8001b78 <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 8001b96:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b9a:	ed97 7a00 	vldr	s14, [r7]
 8001b9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ba2:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 8001ba6:	897b      	ldrh	r3, [r7, #10]
 8001ba8:	085b      	lsrs	r3, r3, #1
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 8001bae:	2300      	movs	r3, #0
 8001bb0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001bb2:	e077      	b.n	8001ca4 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001bb4:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001bb8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d10c      	bne.n	8001bda <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bd0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bd4:	edc3 7a00 	vstr	s15, [r3]
 8001bd8:	e02c      	b.n	8001c34 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 8001bda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001bdc:	8afb      	ldrh	r3, [r7, #22]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 8001be4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001be8:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001d34 <FIR_init+0x230>
 8001bec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bf0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001bf4:	ee07 3a90 	vmov	s15, r3
 8001bf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c00:	eeb0 0a67 	vmov.f32	s0, s15
 8001c04:	f00d fb56 	bl	800f2b4 <sinf>
 8001c08:	eef0 6a40 	vmov.f32	s13, s0
 8001c0c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c10:	ee07 3a90 	vmov	s15, r3
 8001c14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c18:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001d38 <FIR_init+0x234>
 8001c1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c30:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	4413      	add	r3, r2
 8001c40:	ed93 8a00 	vldr	s16, [r3]
 8001c44:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c50:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001d34 <FIR_init+0x230>
 8001c54:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c58:	897b      	ldrh	r3, [r7, #10]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	ee07 3a90 	vmov	s15, r3
 8001c60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c64:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c68:	eeb0 0a66 	vmov.f32	s0, s13
 8001c6c:	f00d fade 	bl	800f22c <cosf>
 8001c70:	eef0 7a40 	vmov.f32	s15, s0
 8001c74:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001d3c <FIR_init+0x238>
 8001c78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c7c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001d40 <FIR_init+0x23c>
 8001c80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4413      	add	r3, r2
 8001c90:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001c94:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001c98:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001ca4:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001ca8:	897b      	ldrh	r3, [r7, #10]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	db82      	blt.n	8001bb4 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 8001cae:	f04f 0300 	mov.w	r3, #0
 8001cb2:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	83fb      	strh	r3, [r7, #30]
 8001cb8:	e00f      	b.n	8001cda <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	8bfb      	ldrh	r3, [r7, #30]
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4413      	add	r3, r2
 8001cc4:	edd3 7a00 	vldr	s15, [r3]
 8001cc8:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cd0:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001cd4:	8bfb      	ldrh	r3, [r7, #30]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	83fb      	strh	r3, [r7, #30]
 8001cda:	8bfa      	ldrh	r2, [r7, #30]
 8001cdc:	897b      	ldrh	r3, [r7, #10]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d3eb      	bcc.n	8001cba <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 8001ce2:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ce6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cee:	d01b      	beq.n	8001d28 <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	83bb      	strh	r3, [r7, #28]
 8001cf4:	e014      	b.n	8001d20 <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	8bbb      	ldrh	r3, [r7, #28]
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	edd3 6a00 	vldr	s13, [r3]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	8bbb      	ldrh	r3, [r7, #28]
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	4413      	add	r3, r2
 8001d0e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d16:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 8001d1a:	8bbb      	ldrh	r3, [r7, #28]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	83bb      	strh	r3, [r7, #28]
 8001d20:	8bba      	ldrh	r2, [r7, #28]
 8001d22:	897b      	ldrh	r3, [r7, #10]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d3e6      	bcc.n	8001cf6 <FIR_init+0x1f2>
            }
        }
    }
}
 8001d28:	bf00      	nop
 8001d2a:	3728      	adds	r7, #40	@ 0x28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	ecbd 8b02 	vpop	{d8}
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40c90fdb 	.word	0x40c90fdb
 8001d38:	40490fdb 	.word	0x40490fdb
 8001d3c:	3eeb851f 	.word	0x3eeb851f
 8001d40:	3f0a3d71 	.word	0x3f0a3d71

08001d44 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001d44:	b480      	push	{r7}
 8001d46:	b089      	sub	sp, #36	@ 0x24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d4e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d52:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d56:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d5a:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 8001d5e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d62:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d66:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d6a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d7a:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 8001d7e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d82:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d8a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d92:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d9a:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	ee07 3a90 	vmov	s15, r3
}
 8001da4:	eeb0 0a67 	vmov.f32	s0, s15
 8001da8:	3724      	adds	r7, #36	@ 0x24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001db8:	4b0d      	ldr	r3, [pc, #52]	@ (8001df0 <modbus_1t5_Timeout+0x3c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <modbus_1t5_Timeout+0x3c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001dcc:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <modbus_1t5_Timeout+0x3c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <modbus_1t5_Timeout+0x3c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f042 0201 	orr.w	r2, r2, #1
 8001de2:	601a      	str	r2, [r3, #0]
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	20000174 	.word	0x20000174

08001df4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001dfc:	4b04      	ldr	r3, [pc, #16]	@ (8001e10 <modbus_3t5_Timeout+0x1c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2201      	movs	r2, #1
 8001e02:	755a      	strb	r2, [r3, #21]

}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	20000174 	.word	0x20000174

08001e14 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f00b fe4f 	bl	800dac0 <HAL_UART_GetError>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b20      	cmp	r3, #32
 8001e26:	d101      	bne.n	8001e2c <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001e28:	f7ff ffc4 	bl	8001db4 <modbus_1t5_Timeout>

	}
}
 8001e2c:	bf00      	nop
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
 8001e40:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001e42:	4a2d      	ldr	r2, [pc, #180]	@ (8001ef8 <Modbus_init+0xc4>)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001e48:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef8 <Modbus_init+0xc4>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 8001e50:	4b29      	ldr	r3, [pc, #164]	@ (8001ef8 <Modbus_init+0xc4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001e58:	4b27      	ldr	r3, [pc, #156]	@ (8001ef8 <Modbus_init+0xc4>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 8001e60:	4b25      	ldr	r3, [pc, #148]	@ (8001ef8 <Modbus_init+0xc4>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	7e3a      	ldrb	r2, [r7, #24]
 8001e66:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001e68:	4b23      	ldr	r3, [pc, #140]	@ (8001ef8 <Modbus_init+0xc4>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	69fa      	ldr	r2, [r7, #28]
 8001e6e:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	4a21      	ldr	r2, [pc, #132]	@ (8001efc <Modbus_init+0xc8>)
 8001e76:	210e      	movs	r1, #14
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f00a f8cf 	bl	800c01c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	2110      	movs	r1, #16
 8001e84:	4618      	mov	r0, r3
 8001e86:	f00b fdc5 	bl	800da14 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f00b fddc 	bl	800da4c <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	4a19      	ldr	r2, [pc, #100]	@ (8001f00 <Modbus_init+0xcc>)
 8001e9a:	2104      	movs	r1, #4
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f00b f90d 	bl	800d0bc <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <Modbus_init+0xc4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001ea8:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <Modbus_init+0xc4>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <Modbus_init+0xc4>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001eb4:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001eb8:	4413      	add	r3, r2
 8001eba:	3302      	adds	r3, #2
 8001ebc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	f00b f9b5 	bl	800d230 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <Modbus_init+0xc4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d10c      	bne.n	8001ef0 <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001ed6:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <Modbus_init+0xc4>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f009 f879 	bl	800afd4 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001ee2:	4b05      	ldr	r3, [pc, #20]	@ (8001ef8 <Modbus_init+0xc4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	2100      	movs	r1, #0
 8001eea:	4618      	mov	r0, r3
 8001eec:	f009 fac8 	bl	800b480 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001ef0:	bf00      	nop
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20000174 	.word	0x20000174
 8001efc:	08001df5 	.word	0x08001df5
 8001f00:	08001e15 	.word	0x08001e15

08001f04 <MotorKalman_Init>:
#include <string.h>
#include "MotorMatrixGenerator.h"

void MotorKalman_Init(MotorKalman* filter, float32_t dt, float32_t J, float32_t b,
                      float32_t K_t, float32_t K_e, float32_t R_a, float32_t L_a,
                      float32_t Q, float32_t R) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08c      	sub	sp, #48	@ 0x30
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6278      	str	r0, [r7, #36]	@ 0x24
 8001f0c:	ed87 0a08 	vstr	s0, [r7, #32]
 8001f10:	edc7 0a07 	vstr	s1, [r7, #28]
 8001f14:	ed87 1a06 	vstr	s2, [r7, #24]
 8001f18:	edc7 1a05 	vstr	s3, [r7, #20]
 8001f1c:	ed87 2a04 	vstr	s4, [r7, #16]
 8001f20:	edc7 2a03 	vstr	s5, [r7, #12]
 8001f24:	ed87 3a02 	vstr	s6, [r7, #8]
 8001f28:	edc7 3a01 	vstr	s7, [r7, #4]
 8001f2c:	ed87 4a00 	vstr	s8, [r7]
    // Store motor parameters
    filter->dt = dt;
 8001f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f32:	6a3a      	ldr	r2, [r7, #32]
 8001f34:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    filter->J = J;
 8001f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3a:	69fa      	ldr	r2, [r7, #28]
 8001f3c:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    filter->b = b;
 8001f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    filter->K_t = K_t;
 8001f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
    filter->K_e = K_e;
 8001f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
    filter->R_a = R_a;
 8001f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    filter->L_a = L_a;
 8001f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350

    // Initialize state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 8001f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6a:	2210      	movs	r2, #16
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f00d f824 	bl	800efbc <memset>

    // Initialize covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8001f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f76:	3310      	adds	r3, #16
 8001f78:	2240      	movs	r2, #64	@ 0x40
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f00d f81d 	bl	800efbc <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001f82:	2300      	movs	r3, #0
 8001f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f86:	e00c      	b.n	8001fa2 <MotorKalman_Init+0x9e>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 8001f88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f92:	3304      	adds	r3, #4
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4413      	add	r3, r2
 8001f98:	4a79      	ldr	r2, [pc, #484]	@ (8002180 <MotorKalman_Init+0x27c>)
 8001f9a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fa4:	2b03      	cmp	r3, #3
 8001fa6:	ddef      	ble.n	8001f88 <MotorKalman_Init+0x84>
    }

    // Initialize identity matrix
    memset(filter->I_data, 0, sizeof(filter->I_data));
 8001fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001faa:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8001fae:	2240      	movs	r2, #64	@ 0x40
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f00d f802 	bl	800efbc <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001fb8:	2300      	movs	r3, #0
 8001fba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fbc:	e00d      	b.n	8001fda <MotorKalman_Init+0xd6>
        filter->I_data[i * MOTOR_KALMAN_NUM_STATES + i] = 1.0f;
 8001fbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4413      	add	r3, r2
 8001fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fc8:	33be      	adds	r3, #190	@ 0xbe
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	4413      	add	r3, r2
 8001fce:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001fd2:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fdc:	2b03      	cmp	r3, #3
 8001fde:	ddee      	ble.n	8001fbe <MotorKalman_Init+0xba>
    }

    // Initialize output matrix C - measuring only position by default
    memset(filter->C, 0, sizeof(filter->C));
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	33f0      	adds	r3, #240	@ 0xf0
 8001fe4:	2210      	movs	r2, #16
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f00c ffe7 	bl	800efbc <memset>
    filter->C[0] = 1.0f; // We only measure the position (first state) by default
 8001fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001ff4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    // Initialize process noise input matrix G
    memset(filter->G, 0, sizeof(filter->G));
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001ffe:	2210      	movs	r2, #16
 8002000:	2100      	movs	r1, #0
 8002002:	4618      	mov	r0, r3
 8002004:	f00c ffda 	bl	800efbc <memset>
    filter->G[1] = 1.0f; // Process noise primarily affects the velocity state (index 1)
 8002008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800200e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104


    // Set process and measurement noise values
    MotorKalman_SetProcessNoise(filter, Q);
 8002012:	ed97 0a01 	vldr	s0, [r7, #4]
 8002016:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002018:	f000 f922 	bl	8002260 <MotorKalman_SetProcessNoise>
    MotorKalman_SetMeasurementNoise(filter, R);
 800201c:	ed97 0a00 	vldr	s0, [r7]
 8002020:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002022:	f000 f94d 	bl	80022c0 <MotorKalman_SetMeasurementNoise>

    // Initialize ARM CMSIS DSP matrix instances - essential for safely using the functions
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002028:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 800202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202e:	2201      	movs	r2, #1
 8002030:	2104      	movs	r1, #4
 8002032:	f00c fe44 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002038:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 800203c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203e:	3310      	adds	r3, #16
 8002040:	2204      	movs	r2, #4
 8002042:	2104      	movs	r1, #4
 8002044:	f00c fe3b 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->I_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->I_data);
 8002048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204a:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 800204e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002050:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8002054:	2204      	movs	r2, #4
 8002056:	2104      	movs	r1, #4
 8002058:	f00c fe31 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->R_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->R);
 800205c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205e:	f503 70e6 	add.w	r0, r3, #460	@ 0x1cc
 8002062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002064:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002068:	2201      	movs	r2, #1
 800206a:	2101      	movs	r1, #1
 800206c:	f00c fe27 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->measurement_matrix, MOTOR_KALMAN_NUM_OUTPUTS, 1, filter->measurement_data);
 8002070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002072:	f503 7036 	add.w	r0, r3, #728	@ 0x2d8
 8002076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002078:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 800207c:	2201      	movs	r2, #1
 800207e:	2101      	movs	r1, #1
 8002080:	f00c fe1d 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->input_matrix, MOTOR_KALMAN_NUM_INPUTS, 1, filter->input_data);
 8002084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002086:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 800208a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208c:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 8002090:	2201      	movs	r2, #1
 8002092:	2101      	movs	r1, #1
 8002094:	f00c fe13 	bl	800ecbe <arm_mat_init_f32>

    // Initialize matrices for transposed versions
    arm_mat_init_f32(&filter->A_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_transpose_data);
 8002098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209a:	f503 70ee 	add.w	r0, r3, #476	@ 0x1dc
 800209e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80020a4:	2204      	movs	r2, #4
 80020a6:	2104      	movs	r1, #4
 80020a8:	f00c fe09 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->C_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->C_transpose_data);
 80020ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ae:	f503 70f2 	add.w	r0, r3, #484	@ 0x1e4
 80020b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b4:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 80020b8:	2201      	movs	r2, #1
 80020ba:	2104      	movs	r1, #4
 80020bc:	f00c fdff 	bl	800ecbe <arm_mat_init_f32>

    // Initialize temp matrices essential for calculations
    arm_mat_init_f32(&filter->temp_state_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->temp_state_data);
 80020c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c2:	f503 700f 	add.w	r0, r3, #572	@ 0x23c
 80020c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80020cc:	2201      	movs	r2, #1
 80020ce:	2104      	movs	r1, #4
 80020d0:	f00c fdf5 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_state_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->temp_state_state_data);
 80020d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d6:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 80020da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020dc:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 80020e0:	2204      	movs	r2, #4
 80020e2:	2104      	movs	r1, #4
 80020e4:	f00c fdeb 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_state_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_STATES, filter->temp_output_state_data);
 80020e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ea:	f503 7013 	add.w	r0, r3, #588	@ 0x24c
 80020ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f0:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 80020f4:	2204      	movs	r2, #4
 80020f6:	2101      	movs	r1, #1
 80020f8:	f00c fde1 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_output_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_output_output_data);
 80020fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fe:	f503 7015 	add.w	r0, r3, #596	@ 0x254
 8002102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002104:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 8002108:	2201      	movs	r2, #1
 800210a:	2101      	movs	r1, #1
 800210c:	f00c fdd7 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_output_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_state_output_data);
 8002110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002112:	f503 7017 	add.w	r0, r3, #604	@ 0x25c
 8002116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002118:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 800211c:	2201      	movs	r2, #1
 800211e:	2104      	movs	r1, #4
 8002120:	f00c fdcd 	bl	800ecbe <arm_mat_init_f32>

    // Generate continuous-time matrices and discretize the model
    MotorKalman_DiscretizeModel(filter);
 8002124:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002126:	f000 f82d 	bl	8002184 <MotorKalman_DiscretizeModel>

    // Initialize system matrices after discretization
    arm_mat_init_f32(&filter->A_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_d);
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	f503 70da 	add.w	r0, r3, #436	@ 0x1b4
 8002130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002132:	3390      	adds	r3, #144	@ 0x90
 8002134:	2204      	movs	r2, #4
 8002136:	2104      	movs	r1, #4
 8002138:	f00c fdc1 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->B_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_INPUTS, filter->B_d);
 800213c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213e:	f503 70de 	add.w	r0, r3, #444	@ 0x1bc
 8002142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002144:	33e0      	adds	r3, #224	@ 0xe0
 8002146:	2201      	movs	r2, #1
 8002148:	2104      	movs	r1, #4
 800214a:	f00c fdb8 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->Q_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->Q_d);
 800214e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002150:	f503 70e2 	add.w	r0, r3, #452	@ 0x1c4
 8002154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002156:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800215a:	2204      	movs	r2, #4
 800215c:	2104      	movs	r1, #4
 800215e:	f00c fdae 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->K_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->K);
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	f503 70ea 	add.w	r0, r3, #468	@ 0x1d4
 8002168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216a:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 800216e:	2201      	movs	r2, #1
 8002170:	2104      	movs	r1, #4
 8002172:	f00c fda4 	bl	800ecbe <arm_mat_init_f32>
}
 8002176:	bf00      	nop
 8002178:	3730      	adds	r7, #48	@ 0x30
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	42c80000 	.word	0x42c80000

08002184 <MotorKalman_DiscretizeModel>:

void MotorKalman_DiscretizeModel(MotorKalman* filter) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
    // Use the GenerateMotorMatrices function to discretize the model
    GenerateMotorMatrices(
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	ed93 7ad4 	vldr	s14, [r3, #848]	@ 0x350
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	edd3 6acf 	vldr	s13, [r3, #828]	@ 0x33c
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	ed93 6ad0 	vldr	s12, [r3, #832]	@ 0x340
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	edd3 5ad2 	vldr	s11, [r3, #840]	@ 0x348
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	ed93 5ad1 	vldr	s10, [r3, #836]	@ 0x344
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	edd3 4ace 	vldr	s9, [r3, #824]	@ 0x338
        filter->J,       // Motor inertia
        filter->b,       // Viscous friction coefficient
        filter->K_e,     // Back-EMF constant
        filter->K_t,     // Torque constant
        filter->dt,      // Sample time
        filter->A_d,     // Output discrete state matrix
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f103 0290 	add.w	r2, r3, #144	@ 0x90
        filter->B_d      // Output discrete input matrix
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	33e0      	adds	r3, #224	@ 0xe0
    GenerateMotorMatrices(
 80021c0:	4619      	mov	r1, r3
 80021c2:	4610      	mov	r0, r2
 80021c4:	eeb0 3a64 	vmov.f32	s6, s9
 80021c8:	eef0 2a45 	vmov.f32	s5, s10
 80021cc:	eeb0 2a65 	vmov.f32	s4, s11
 80021d0:	eef0 1a46 	vmov.f32	s3, s12
 80021d4:	eeb0 1a66 	vmov.f32	s2, s13
 80021d8:	eef0 0a47 	vmov.f32	s1, s14
 80021dc:	eeb0 0a67 	vmov.f32	s0, s15
 80021e0:	f001 f83c 	bl	800325c <GenerateMotorMatrices>
    );

    // Initialize discrete process noise matrix Q_d (simplified for stability)
    memset(filter->Q_d, 0, sizeof(filter->Q_d));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021ea:	2240      	movs	r2, #64	@ 0x40
 80021ec:	2100      	movs	r1, #0
 80021ee:	4618      	mov	r0, r3
 80021f0:	f00c fee4 	bl	800efbc <memset>

    // Set diagonal elements for process noise (simpler but reliable approach)
    filter->Q_d[0 * MOTOR_KALMAN_NUM_STATES + 0] = 0.01f * filter->dt * filter->dt; // Position noise
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80021fa:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002258 <MotorKalman_DiscretizeModel+0xd4>
 80021fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8002208:	ee67 7a27 	vmul.f32	s15, s14, s15
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    filter->Q_d[1 * MOTOR_KALMAN_NUM_STATES + 1] = filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] * filter->dt; // Velocity noise (main process noise)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 800221e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
    filter->Q_d[2 * MOTOR_KALMAN_NUM_STATES + 2] = 0.1f * filter->dt; // Load torque noise
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 800222e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800225c <MotorKalman_DiscretizeModel+0xd8>
 8002232:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
    filter->Q_d[3 * MOTOR_KALMAN_NUM_STATES + 3] = 0.01f * filter->dt; // Current noise
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8002242:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002258 <MotorKalman_DiscretizeModel+0xd4>
 8002246:	ee67 7a87 	vmul.f32	s15, s15, s14
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	3c23d70a 	.word	0x3c23d70a
 800225c:	3dcccccd 	.word	0x3dcccccd

08002260 <MotorKalman_SetProcessNoise>:

void MotorKalman_SetProcessNoise(MotorKalman* filter, float32_t Q) {
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	ed87 0a00 	vstr	s0, [r7]
    // Set the process noise covariance matrix Q (continuous)
    memset(filter->Q, 0, sizeof(filter->Q));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002272:	2240      	movs	r2, #64	@ 0x40
 8002274:	2100      	movs	r1, #0
 8002276:	4618      	mov	r0, r3
 8002278:	f00c fea0 	bl	800efbc <memset>

    // Only the velocity state (index 1) has process noise per G = [0;1;0;0]
    filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] = Q * Q;
 800227c:	edd7 7a00 	vldr	s15, [r7]
 8002280:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    filter->sigma_ml = Q;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

    // Update the discrete process noise matrix if A_d has already been initialized
    if (filter->A_d[0] != 0.0f || filter->A_d[1] != 0.0f) {
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002298:	eef5 7a40 	vcmp.f32	s15, #0.0
 800229c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a0:	d107      	bne.n	80022b2 <MotorKalman_SetProcessNoise+0x52>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80022a8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80022ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b0:	d002      	beq.n	80022b8 <MotorKalman_SetProcessNoise+0x58>
        MotorKalman_DiscretizeModel(filter); // Recompute discretization with new Q
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff ff66 	bl	8002184 <MotorKalman_DiscretizeModel>
    }
}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <MotorKalman_SetMeasurementNoise>:

void MotorKalman_SetMeasurementNoise(MotorKalman* filter, float32_t R) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	ed87 0a00 	vstr	s0, [r7]
    // Store the noise value
    filter->sigma_pos = sqrtf(R);
 80022cc:	ed97 0a00 	vldr	s0, [r7]
 80022d0:	f00c ff8e 	bl	800f1f0 <sqrtf>
 80022d4:	eef0 7a40 	vmov.f32	s15, s0
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	edc3 7ad6 	vstr	s15, [r3, #856]	@ 0x358

    // Set the measurement noise covariance matrix R
    filter->R[0] = R;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <MotorKalman_Predict>:
    filter->velocity = 0.0f;
    filter->load_torque = 0.0f;
    filter->current = 0.0f;
}

void MotorKalman_Predict(MotorKalman* filter, float32_t voltage_input) {
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b0b2      	sub	sp, #200	@ 0xc8
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
 80022f6:	ed87 0a00 	vstr	s0, [r7]
    // Store input for next step
    filter->input_data[0] = voltage_input;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec

    // 1. State prediction using simplified method (more stable in embedded systems)
    // Compute x = A*x + B*u directly without using matrix operations
    float32_t new_state[MOTOR_KALMAN_NUM_STATES] = {0};
 8002302:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	609a      	str	r2, [r3, #8]
 800230e:	60da      	str	r2, [r3, #12]

    // Calculate A*x (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002310:	2300      	movs	r3, #0
 8002312:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002316:	e041      	b.n	800239c <MotorKalman_Predict+0xae>
        new_state[i] = 0;
 8002318:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	33c8      	adds	r3, #200	@ 0xc8
 8002320:	443b      	add	r3, r7
 8002322:	3b3c      	subs	r3, #60	@ 0x3c
 8002324:	f04f 0200 	mov.w	r2, #0
 8002328:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800232a:	2300      	movs	r3, #0
 800232c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002330:	e02b      	b.n	800238a <MotorKalman_Predict+0x9c>
            new_state[i] += filter->A_d[i * MOTOR_KALMAN_NUM_STATES + j] * filter->X[j];
 8002332:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	33c8      	adds	r3, #200	@ 0xc8
 800233a:	443b      	add	r3, r7
 800233c:	3b3c      	subs	r3, #60	@ 0x3c
 800233e:	ed93 7a00 	vldr	s14, [r3]
 8002342:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002346:	009a      	lsls	r2, r3, #2
 8002348:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800234c:	4413      	add	r3, r2
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	3324      	adds	r3, #36	@ 0x24
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4413      	add	r3, r2
 8002356:	edd3 6a00 	vldr	s13, [r3]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	4413      	add	r3, r2
 8002364:	edd3 7a00 	vldr	s15, [r3]
 8002368:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800236c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002370:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	33c8      	adds	r3, #200	@ 0xc8
 8002378:	443b      	add	r3, r7
 800237a:	3b3c      	subs	r3, #60	@ 0x3c
 800237c:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002380:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002384:	3301      	adds	r3, #1
 8002386:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800238a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800238e:	2b03      	cmp	r3, #3
 8002390:	ddcf      	ble.n	8002332 <MotorKalman_Predict+0x44>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002392:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002396:	3301      	adds	r3, #1
 8002398:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800239c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023a0:	2b03      	cmp	r3, #3
 80023a2:	ddb9      	ble.n	8002318 <MotorKalman_Predict+0x2a>
        }
    }

    // Add B*u (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80023a4:	2300      	movs	r3, #0
 80023a6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80023aa:	e021      	b.n	80023f0 <MotorKalman_Predict+0x102>
        filter->X[i] = new_state[i] + filter->B_d[i] * voltage_input;
 80023ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	33c8      	adds	r3, #200	@ 0xc8
 80023b4:	443b      	add	r3, r7
 80023b6:	3b3c      	subs	r3, #60	@ 0x3c
 80023b8:	ed93 7a00 	vldr	s14, [r3]
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023c2:	3338      	adds	r3, #56	@ 0x38
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4413      	add	r3, r2
 80023c8:	edd3 6a00 	vldr	s13, [r3]
 80023cc:	edd7 7a00 	vldr	s15, [r7]
 80023d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80023e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023ea:	3301      	adds	r3, #1
 80023ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80023f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023f4:	2b03      	cmp	r3, #3
 80023f6:	ddd9      	ble.n	80023ac <MotorKalman_Predict+0xbe>
    }

    // 2. Covariance prediction using simplified method (Joseph form for stability)
    // Using direct matrix computation for P = A*P*A' + Q
    float32_t AP[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80023f8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80023fc:	2240      	movs	r2, #64	@ 0x40
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f00c fddb 	bl	800efbc <memset>
    float32_t APAT[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002406:	f107 030c 	add.w	r3, r7, #12
 800240a:	2240      	movs	r2, #64	@ 0x40
 800240c:	2100      	movs	r1, #0
 800240e:	4618      	mov	r0, r3
 8002410:	f00c fdd4 	bl	800efbc <memset>

    // Compute A*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002414:	2300      	movs	r3, #0
 8002416:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800241a:	e05f      	b.n	80024dc <MotorKalman_Predict+0x1ee>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800241c:	2300      	movs	r3, #0
 800241e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002422:	e052      	b.n	80024ca <MotorKalman_Predict+0x1dc>
            AP[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002424:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002428:	009a      	lsls	r2, r3, #2
 800242a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800242e:	4413      	add	r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	33c8      	adds	r3, #200	@ 0xc8
 8002434:	443b      	add	r3, r7
 8002436:	3b7c      	subs	r3, #124	@ 0x7c
 8002438:	f04f 0200 	mov.w	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 800243e:	2300      	movs	r3, #0
 8002440:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002444:	e038      	b.n	80024b8 <MotorKalman_Predict+0x1ca>
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002446:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800244a:	009a      	lsls	r2, r3, #2
 800244c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002450:	4413      	add	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	33c8      	adds	r3, #200	@ 0xc8
 8002456:	443b      	add	r3, r7
 8002458:	3b7c      	subs	r3, #124	@ 0x7c
 800245a:	ed93 7a00 	vldr	s14, [r3]
                    filter->A_d[i * MOTOR_KALMAN_NUM_STATES + k] * filter->P[k * MOTOR_KALMAN_NUM_STATES + j];
 800245e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002462:	009a      	lsls	r2, r3, #2
 8002464:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002468:	4413      	add	r3, r2
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	3324      	adds	r3, #36	@ 0x24
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	edd3 6a00 	vldr	s13, [r3]
 8002476:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800247a:	009a      	lsls	r2, r3, #2
 800247c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002480:	4413      	add	r3, r2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	3304      	adds	r3, #4
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	edd3 7a00 	vldr	s15, [r3]
 800248e:	ee66 7aa7 	vmul.f32	s15, s13, s15
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002492:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002496:	009a      	lsls	r2, r3, #2
 8002498:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800249c:	4413      	add	r3, r2
 800249e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	33c8      	adds	r3, #200	@ 0xc8
 80024a6:	443b      	add	r3, r7
 80024a8:	3b7c      	subs	r3, #124	@ 0x7c
 80024aa:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80024ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024b2:	3301      	adds	r3, #1
 80024b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80024b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024bc:	2b03      	cmp	r3, #3
 80024be:	ddc2      	ble.n	8002446 <MotorKalman_Predict+0x158>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80024c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024c4:	3301      	adds	r3, #1
 80024c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80024ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024ce:	2b03      	cmp	r3, #3
 80024d0:	dda8      	ble.n	8002424 <MotorKalman_Predict+0x136>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80024d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024d6:	3301      	adds	r3, #1
 80024d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80024dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024e0:	2b03      	cmp	r3, #3
 80024e2:	dd9b      	ble.n	800241c <MotorKalman_Predict+0x12e>
            }
        }
    }

    // Compute (A*P)*A'
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80024e4:	2300      	movs	r3, #0
 80024e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80024ea:	e05f      	b.n	80025ac <MotorKalman_Predict+0x2be>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80024ec:	2300      	movs	r3, #0
 80024ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80024f2:	e052      	b.n	800259a <MotorKalman_Predict+0x2ac>
            APAT[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80024f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80024f8:	009a      	lsls	r2, r3, #2
 80024fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024fe:	4413      	add	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	33c8      	adds	r3, #200	@ 0xc8
 8002504:	443b      	add	r3, r7
 8002506:	3bbc      	subs	r3, #188	@ 0xbc
 8002508:	f04f 0200 	mov.w	r2, #0
 800250c:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 800250e:	2300      	movs	r3, #0
 8002510:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002514:	e038      	b.n	8002588 <MotorKalman_Predict+0x29a>
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002516:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800251a:	009a      	lsls	r2, r3, #2
 800251c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002520:	4413      	add	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	33c8      	adds	r3, #200	@ 0xc8
 8002526:	443b      	add	r3, r7
 8002528:	3bbc      	subs	r3, #188	@ 0xbc
 800252a:	ed93 7a00 	vldr	s14, [r3]
                    AP[i * MOTOR_KALMAN_NUM_STATES + k] * filter->A_d[j * MOTOR_KALMAN_NUM_STATES + k];
 800252e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002532:	009a      	lsls	r2, r3, #2
 8002534:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002538:	4413      	add	r3, r2
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	33c8      	adds	r3, #200	@ 0xc8
 800253e:	443b      	add	r3, r7
 8002540:	3b7c      	subs	r3, #124	@ 0x7c
 8002542:	edd3 6a00 	vldr	s13, [r3]
 8002546:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800254a:	009a      	lsls	r2, r3, #2
 800254c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002550:	4413      	add	r3, r2
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	3324      	adds	r3, #36	@ 0x24
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	4413      	add	r3, r2
 800255a:	edd3 7a00 	vldr	s15, [r3]
 800255e:	ee66 7aa7 	vmul.f32	s15, s13, s15
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002562:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002566:	009a      	lsls	r2, r3, #2
 8002568:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800256c:	4413      	add	r3, r2
 800256e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	33c8      	adds	r3, #200	@ 0xc8
 8002576:	443b      	add	r3, r7
 8002578:	3bbc      	subs	r3, #188	@ 0xbc
 800257a:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 800257e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002582:	3301      	adds	r3, #1
 8002584:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002588:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800258c:	2b03      	cmp	r3, #3
 800258e:	ddc2      	ble.n	8002516 <MotorKalman_Predict+0x228>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002590:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002594:	3301      	adds	r3, #1
 8002596:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800259a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800259e:	2b03      	cmp	r3, #3
 80025a0:	dda8      	ble.n	80024f4 <MotorKalman_Predict+0x206>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025a6:	3301      	adds	r3, #1
 80025a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80025ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	dd9b      	ble.n	80024ec <MotorKalman_Predict+0x1fe>
            }
        }
    }

    // Add Q to get P = A*P*A' + Q
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025b4:	2300      	movs	r3, #0
 80025b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80025ba:	e037      	b.n	800262c <MotorKalman_Predict+0x33e>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80025bc:	2300      	movs	r3, #0
 80025be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80025c2:	e02a      	b.n	800261a <MotorKalman_Predict+0x32c>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 80025c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025c8:	009a      	lsls	r2, r3, #2
 80025ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025ce:	4413      	add	r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	33c8      	adds	r3, #200	@ 0xc8
 80025d4:	443b      	add	r3, r7
 80025d6:	3bbc      	subs	r3, #188	@ 0xbc
 80025d8:	ed93 7a00 	vldr	s14, [r3]
 80025dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025e0:	009a      	lsls	r2, r3, #2
 80025e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025e6:	4413      	add	r3, r2
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	3354      	adds	r3, #84	@ 0x54
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	edd3 7a00 	vldr	s15, [r3]
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 80025f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025f8:	009a      	lsls	r2, r3, #2
 80025fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025fe:	4413      	add	r3, r2
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8002600:	ee77 7a27 	vadd.f32	s15, s14, s15
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	3304      	adds	r3, #4
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002610:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002614:	3301      	adds	r3, #1
 8002616:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800261a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800261e:	2b03      	cmp	r3, #3
 8002620:	ddd0      	ble.n	80025c4 <MotorKalman_Predict+0x2d6>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002622:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002626:	3301      	adds	r3, #1
 8002628:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800262c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002630:	2b03      	cmp	r3, #3
 8002632:	ddc3      	ble.n	80025bc <MotorKalman_Predict+0x2ce>
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68da      	ldr	r2, [r3, #12]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next update step
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	2104      	movs	r1, #4
 8002668:	f00c fb29 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3310      	adds	r3, #16
 8002676:	2204      	movs	r2, #4
 8002678:	2104      	movs	r1, #4
 800267a:	f00c fb20 	bl	800ecbe <arm_mat_init_f32>
}
 800267e:	bf00      	nop
 8002680:	37c8      	adds	r7, #200	@ 0xc8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <MotorKalman_Update>:

void MotorKalman_Update(MotorKalman* filter, float32_t position) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b0d0      	sub	sp, #320	@ 0x140
 800268c:	af00      	add	r7, sp, #0
 800268e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002692:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002696:	6018      	str	r0, [r3, #0]
 8002698:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800269c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80026a0:	ed83 0a00 	vstr	s0, [r3]
    // Store the position measurement
    filter->measurement_data[0] = position;
 80026a4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026a8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80026b2:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 80026b6:	6812      	ldr	r2, [r2, #0]
 80026b8:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

    // 1. Compute innovation: y - C*x (directly, no matrix operations)
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 80026bc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026c0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 80026ca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026ce:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	edd3 7a00 	vldr	s15, [r3]
 80026d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026dc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026e0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 80026ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026ee:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80026f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026fc:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002700:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002704:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 800270e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002712:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	edd3 7a02 	vldr	s15, [r3, #8]
 800271c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002720:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002724:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002728:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 8002732:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002736:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002740:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002744:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002748:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
    float32_t innovation = position - Cx;
 800274c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002750:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002754:	ed93 7a00 	vldr	s14, [r3]
 8002758:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 800275c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002760:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    // 2. Compute innovation covariance: S = C*P*C' + R (directly)
    float32_t CP[MOTOR_KALMAN_NUM_STATES] = {0};
 8002764:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
 800276c:	605a      	str	r2, [r3, #4]
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002772:	2300      	movs	r3, #0
 8002774:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002778:	e04d      	b.n	8002816 <MotorKalman_Update+0x18e>
        CP[i] = 0;
 800277a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002784:	443b      	add	r3, r7
 8002786:	3b58      	subs	r3, #88	@ 0x58
 8002788:	f04f 0200 	mov.w	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800278e:	2300      	movs	r3, #0
 8002790:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002794:	e036      	b.n	8002804 <MotorKalman_Update+0x17c>
            CP[i] += filter->C[j] * filter->P[j * MOTOR_KALMAN_NUM_STATES + i];
 8002796:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80027a0:	443b      	add	r3, r7
 80027a2:	3b58      	subs	r3, #88	@ 0x58
 80027a4:	ed93 7a00 	vldr	s14, [r3]
 80027a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027b6:	333c      	adds	r3, #60	@ 0x3c
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4413      	add	r3, r2
 80027bc:	edd3 6a00 	vldr	s13, [r3]
 80027c0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027c4:	009a      	lsls	r2, r3, #2
 80027c6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027ca:	4413      	add	r3, r2
 80027cc:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80027d0:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80027d4:	6812      	ldr	r2, [r2, #0]
 80027d6:	3304      	adds	r3, #4
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4413      	add	r3, r2
 80027dc:	edd3 7a00 	vldr	s15, [r3]
 80027e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80027f2:	443b      	add	r3, r7
 80027f4:	3b58      	subs	r3, #88	@ 0x58
 80027f6:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80027fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027fe:	3301      	adds	r3, #1
 8002800:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002804:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002808:	2b03      	cmp	r3, #3
 800280a:	ddc4      	ble.n	8002796 <MotorKalman_Update+0x10e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800280c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002810:	3301      	adds	r3, #1
 8002812:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002816:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800281a:	2b03      	cmp	r3, #3
 800281c:	ddad      	ble.n	800277a <MotorKalman_Update+0xf2>
        }
    }

    float32_t CPCT = 0;
 800281e:	f04f 0300 	mov.w	r3, #0
 8002822:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002826:	2300      	movs	r3, #0
 8002828:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800282c:	e021      	b.n	8002872 <MotorKalman_Update+0x1ea>
        CPCT += CP[i] * filter->C[i];
 800282e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002838:	443b      	add	r3, r7
 800283a:	3b58      	subs	r3, #88	@ 0x58
 800283c:	ed93 7a00 	vldr	s14, [r3]
 8002840:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002844:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800284e:	333c      	adds	r3, #60	@ 0x3c
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	edd3 7a00 	vldr	s15, [r3]
 8002858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285c:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002860:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002864:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002868:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800286c:	3301      	adds	r3, #1
 800286e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002872:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002876:	2b03      	cmp	r3, #3
 8002878:	ddd9      	ble.n	800282e <MotorKalman_Update+0x1a6>
    }

    float32_t S = CPCT + filter->R[0];
 800287a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800287e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002888:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 800288c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002890:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    // 3. Compute Kalman gain: K = P*C'/S (directly)
    float32_t PC[MOTOR_KALMAN_NUM_STATES] = {0};
 8002894:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	609a      	str	r2, [r3, #8]
 80028a0:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80028a2:	2300      	movs	r3, #0
 80028a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80028a8:	e04d      	b.n	8002946 <MotorKalman_Update+0x2be>
        PC[i] = 0;
 80028aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80028b4:	443b      	add	r3, r7
 80028b6:	3b68      	subs	r3, #104	@ 0x68
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80028be:	2300      	movs	r3, #0
 80028c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80028c4:	e036      	b.n	8002934 <MotorKalman_Update+0x2ac>
            PC[i] += filter->P[i * MOTOR_KALMAN_NUM_STATES + j] * filter->C[j];
 80028c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80028d0:	443b      	add	r3, r7
 80028d2:	3b68      	subs	r3, #104	@ 0x68
 80028d4:	ed93 7a00 	vldr	s14, [r3]
 80028d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028dc:	009a      	lsls	r2, r3, #2
 80028de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80028e2:	4413      	add	r3, r2
 80028e4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80028e8:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	3304      	adds	r3, #4
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	4413      	add	r3, r2
 80028f4:	edd3 6a00 	vldr	s13, [r3]
 80028f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028fc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002906:	333c      	adds	r3, #60	@ 0x3c
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4413      	add	r3, r2
 800290c:	edd3 7a00 	vldr	s15, [r3]
 8002910:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002918:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002922:	443b      	add	r3, r7
 8002924:	3b68      	subs	r3, #104	@ 0x68
 8002926:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800292a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800292e:	3301      	adds	r3, #1
 8002930:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002934:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002938:	2b03      	cmp	r3, #3
 800293a:	ddc4      	ble.n	80028c6 <MotorKalman_Update+0x23e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800293c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002940:	3301      	adds	r3, #1
 8002942:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002946:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800294a:	2b03      	cmp	r3, #3
 800294c:	ddad      	ble.n	80028aa <MotorKalman_Update+0x222>
        }
    }

    float32_t K[MOTOR_KALMAN_NUM_STATES] = {0};
 800294e:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	605a      	str	r2, [r3, #4]
 8002958:	609a      	str	r2, [r3, #8]
 800295a:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800295c:	2300      	movs	r3, #0
 800295e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002962:	e01a      	b.n	800299a <MotorKalman_Update+0x312>
        K[i] = PC[i] / S;
 8002964:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800296e:	443b      	add	r3, r7
 8002970:	3b68      	subs	r3, #104	@ 0x68
 8002972:	edd3 6a00 	vldr	s13, [r3]
 8002976:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 800297a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800297e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002988:	443b      	add	r3, r7
 800298a:	3b78      	subs	r3, #120	@ 0x78
 800298c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002990:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002994:	3301      	adds	r3, #1
 8002996:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800299a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800299e:	2b03      	cmp	r3, #3
 80029a0:	dde0      	ble.n	8002964 <MotorKalman_Update+0x2dc>
    }

    // 4. Update state estimate: x = x + K*innovation (directly)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029a2:	2300      	movs	r3, #0
 80029a4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80029a8:	e029      	b.n	80029fe <MotorKalman_Update+0x376>
        filter->X[i] += K[i] * innovation;
 80029aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029ae:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	ed93 7a00 	vldr	s14, [r3]
 80029c0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80029ca:	443b      	add	r3, r7
 80029cc:	3b78      	subs	r3, #120	@ 0x78
 80029ce:	edd3 6a00 	vldr	s13, [r3]
 80029d2:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 80029d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029e2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4413      	add	r3, r2
 80029f0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029f8:	3301      	adds	r3, #1
 80029fa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80029fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	ddd1      	ble.n	80029aa <MotorKalman_Update+0x322>
    }

    // 5. Update covariance matrix: P = (I - K*C)*P (Joseph form for better stability)
    float32_t KC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002a06:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8002a0a:	2240      	movs	r2, #64	@ 0x40
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f00c fad4 	bl	800efbc <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a14:	2300      	movs	r3, #0
 8002a16:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002a1a:	e035      	b.n	8002a88 <MotorKalman_Update+0x400>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002a22:	e028      	b.n	8002a76 <MotorKalman_Update+0x3ee>
            KC[i * MOTOR_KALMAN_NUM_STATES + j] = K[i] * filter->C[j];
 8002a24:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a2e:	443b      	add	r3, r7
 8002a30:	3b78      	subs	r3, #120	@ 0x78
 8002a32:	ed93 7a00 	vldr	s14, [r3]
 8002a36:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a3a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a44:	333c      	adds	r3, #60	@ 0x3c
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	edd3 7a00 	vldr	s15, [r3]
 8002a4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a52:	009a      	lsls	r2, r3, #2
 8002a54:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a58:	4413      	add	r3, r2
 8002a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a64:	443b      	add	r3, r7
 8002a66:	3bb8      	subs	r3, #184	@ 0xb8
 8002a68:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a6c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a70:	3301      	adds	r3, #1
 8002a72:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002a76:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a7a:	2b03      	cmp	r3, #3
 8002a7c:	ddd2      	ble.n	8002a24 <MotorKalman_Update+0x39c>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a7e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a82:	3301      	adds	r3, #1
 8002a84:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002a88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	ddc5      	ble.n	8002a1c <MotorKalman_Update+0x394>
        }
    }

    float32_t IKC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002a90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002a94:	2240      	movs	r2, #64	@ 0x40
 8002a96:	2100      	movs	r1, #0
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f00c fa8f 	bl	800efbc <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002aa4:	e038      	b.n	8002b18 <MotorKalman_Update+0x490>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002aac:	e02b      	b.n	8002b06 <MotorKalman_Update+0x47e>
            IKC[i * MOTOR_KALMAN_NUM_STATES + j] = (i == j ? 1.0f : 0.0f) - KC[i * MOTOR_KALMAN_NUM_STATES + j];
 8002aae:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002ab2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d102      	bne.n	8002ac0 <MotorKalman_Update+0x438>
 8002aba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002abe:	e001      	b.n	8002ac4 <MotorKalman_Update+0x43c>
 8002ac0:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002cdc <MotorKalman_Update+0x654>
 8002ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ac8:	009a      	lsls	r2, r3, #2
 8002aca:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002ace:	4413      	add	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ad6:	443b      	add	r3, r7
 8002ad8:	3bb8      	subs	r3, #184	@ 0xb8
 8002ada:	edd3 7a00 	vldr	s15, [r3]
 8002ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ae2:	009a      	lsls	r2, r3, #2
 8002ae4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002ae8:	4413      	add	r3, r2
 8002aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002af4:	443b      	add	r3, r7
 8002af6:	3bf8      	subs	r3, #248	@ 0xf8
 8002af8:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002afc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002b00:	3301      	adds	r3, #1
 8002b02:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002b06:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	ddcf      	ble.n	8002aae <MotorKalman_Update+0x426>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b12:	3301      	adds	r3, #1
 8002b14:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b1c:	2b03      	cmp	r3, #3
 8002b1e:	ddc2      	ble.n	8002aa6 <MotorKalman_Update+0x41e>
        }
    }

    // Store P temporarily
    float32_t P_temp[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES];
    memcpy(P_temp, filter->P, sizeof(P_temp));
 8002b20:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b24:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f103 0110 	add.w	r1, r3, #16
 8002b2e:	f107 0308 	add.w	r3, r7, #8
 8002b32:	2240      	movs	r2, #64	@ 0x40
 8002b34:	4618      	mov	r0, r3
 8002b36:	f00c fa85 	bl	800f044 <memcpy>

    // Compute (I - K*C)*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002b40:	e06e      	b.n	8002c20 <MotorKalman_Update+0x598>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b42:	2300      	movs	r3, #0
 8002b44:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002b48:	e061      	b.n	8002c0e <MotorKalman_Update+0x586>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002b4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b4e:	009a      	lsls	r2, r3, #2
 8002b50:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b54:	4413      	add	r3, r2
 8002b56:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b5a:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	3304      	adds	r3, #4
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	4413      	add	r3, r2
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002b72:	e043      	b.n	8002bfc <MotorKalman_Update+0x574>
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002b74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b78:	009a      	lsls	r2, r3, #2
 8002b7a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b7e:	4413      	add	r3, r2
 8002b80:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b84:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4413      	add	r3, r2
 8002b90:	ed93 7a00 	vldr	s14, [r3]
                    IKC[i * MOTOR_KALMAN_NUM_STATES + k] * P_temp[k * MOTOR_KALMAN_NUM_STATES + j];
 8002b94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b98:	009a      	lsls	r2, r3, #2
 8002b9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b9e:	4413      	add	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ba6:	443b      	add	r3, r7
 8002ba8:	3bf8      	subs	r3, #248	@ 0xf8
 8002baa:	edd3 6a00 	vldr	s13, [r3]
 8002bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bb2:	009a      	lsls	r2, r3, #2
 8002bb4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002bb8:	4413      	add	r3, r2
 8002bba:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bbe:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	edd3 7a00 	vldr	s15, [r3]
 8002bca:	ee66 7aa7 	vmul.f32	s15, s13, s15
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002bce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002bd2:	009a      	lsls	r2, r3, #2
 8002bd4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002bd8:	4413      	add	r3, r2
 8002bda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bde:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002be2:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002be6:	6812      	ldr	r2, [r2, #0]
 8002be8:	3304      	adds	r3, #4
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4413      	add	r3, r2
 8002bee:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002bf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002bfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c00:	2b03      	cmp	r3, #3
 8002c02:	ddb7      	ble.n	8002b74 <MotorKalman_Update+0x4ec>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002c04:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002c08:	3301      	adds	r3, #1
 8002c0a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002c0e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	dd99      	ble.n	8002b4a <MotorKalman_Update+0x4c2>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002c16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002c20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	dd8c      	ble.n	8002b42 <MotorKalman_Update+0x4ba>
            }
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002c28:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c2c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c38:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8002c42:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c46:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c52:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8002c5c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c60:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c6c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002c76:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c7a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c86:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next time
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002c90:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c94:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002c9e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ca2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	2104      	movs	r1, #4
 8002cac:	f00c f807 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002cb0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cb4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002cbe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cc2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	3310      	adds	r3, #16
 8002cca:	2204      	movs	r2, #4
 8002ccc:	2104      	movs	r1, #4
 8002cce:	f00b fff6 	bl	800ecbe <arm_mat_init_f32>
}
 8002cd2:	bf00      	nop
 8002cd4:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	00000000 	.word	0x00000000

08002ce0 <MotorKalman_Estimate>:

float MotorKalman_Estimate(MotorKalman* filter, float32_t voltage_input, float32_t position) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	ed87 0a02 	vstr	s0, [r7, #8]
 8002cec:	edc7 0a01 	vstr	s1, [r7, #4]
    // Execute the predict and update steps
    MotorKalman_Predict(filter, voltage_input);
 8002cf0:	ed97 0a02 	vldr	s0, [r7, #8]
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f7ff fafa 	bl	80022ee <MotorKalman_Predict>
    MotorKalman_Update(filter, position);
 8002cfa:	ed97 0a01 	vldr	s0, [r7, #4]
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f7ff fcc2 	bl	8002688 <MotorKalman_Update>

    return filter->velocity;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 8002d0a:	ee07 3a90 	vmov	s15, r3
}
 8002d0e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <matrix_copy>:

#include "MotorMatrixGenerator.h"
#include <math.h>
#include <string.h>

static void matrix_copy(float32_t *src, float32_t *dst, int size) {
 8002d18:	b480      	push	{r7}
 8002d1a:	b087      	sub	sp, #28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]
 8002d28:	e00c      	b.n	8002d44 <matrix_copy+0x2c>
        dst[i] = src[i];
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	441a      	add	r2, r3
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	68b9      	ldr	r1, [r7, #8]
 8002d38:	440b      	add	r3, r1
 8002d3a:	6812      	ldr	r2, [r2, #0]
 8002d3c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	3301      	adds	r3, #1
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	dbee      	blt.n	8002d2a <matrix_copy+0x12>
    }
}
 8002d4c:	bf00      	nop
 8002d4e:	bf00      	nop
 8002d50:	371c      	adds	r7, #28
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
	...

08002d5c <discretize_system_with_arm>:

static void discretize_system_with_arm(float32_t *A_c, float32_t *B_c, float32_t dt,
                                      float32_t *A_d, float32_t *B_d) {
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	f507 742e 	add.w	r4, r7, #696	@ 0x2b8
 8002d68:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 8002d6c:	6020      	str	r0, [r4, #0]
 8002d6e:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 8002d72:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 8002d76:	6001      	str	r1, [r0, #0]
 8002d78:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002d7c:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 8002d80:	ed81 0a00 	vstr	s0, [r1]
 8002d84:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002d88:	f5a1 712c 	sub.w	r1, r1, #688	@ 0x2b0
 8002d8c:	600a      	str	r2, [r1, #0]
 8002d8e:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 8002d92:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8002d96:	6013      	str	r3, [r2, #0]
    // Initialize ARM matrix instances
    arm_matrix_instance_f32 A_c_matrix, A_d_matrix, B_c_matrix, B_d_matrix;
    arm_mat_init_f32(&A_c_matrix, 4, 4, A_c);
 8002d98:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002d9c:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8002da0:	f507 7029 	add.w	r0, r7, #676	@ 0x2a4
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2204      	movs	r2, #4
 8002da8:	2104      	movs	r1, #4
 8002daa:	f00b ff88 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&A_d_matrix, 4, 4, A_d);
 8002dae:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002db2:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002db6:	f507 7027 	add.w	r0, r7, #668	@ 0x29c
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2204      	movs	r2, #4
 8002dbe:	2104      	movs	r1, #4
 8002dc0:	f00b ff7d 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&B_c_matrix, 4, 1, B_c);
 8002dc4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002dc8:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8002dcc:	f507 7025 	add.w	r0, r7, #660	@ 0x294
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	2104      	movs	r1, #4
 8002dd6:	f00b ff72 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&B_d_matrix, 4, 1, B_d);
 8002dda:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002dde:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8002de2:	f507 7023 	add.w	r0, r7, #652	@ 0x28c
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2201      	movs	r2, #1
 8002dea:	2104      	movs	r1, #4
 8002dec:	f00b ff67 	bl	800ecbe <arm_mat_init_f32>

    // Create identity matrix
    float32_t I_data[16] = {0};
 8002df0:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002df4:	2240      	movs	r2, #64	@ 0x40
 8002df6:	2100      	movs	r1, #0
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f00c f8df 	bl	800efbc <memset>
    arm_matrix_instance_f32 I_matrix;
    arm_mat_init_f32(&I_matrix, 4, 4, I_data);
 8002dfe:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002e02:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 8002e06:	2204      	movs	r2, #4
 8002e08:	2104      	movs	r1, #4
 8002e0a:	f00b ff58 	bl	800ecbe <arm_mat_init_f32>
    for (int i = 0; i < 4; i++) {
 8002e0e:	2300      	movs	r3, #0
 8002e10:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002e14:	e011      	b.n	8002e3a <discretize_system_with_arm+0xde>
        I_data[i*4 + i] = 1.0f;
 8002e16:	f8d7 22b4 	ldr.w	r2, [r7, #692]	@ 0x2b4
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 8002e26:	443b      	add	r3, r7
 8002e28:	3b6c      	subs	r3, #108	@ 0x6c
 8002e2a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002e2e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8002e30:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002e34:	3301      	adds	r3, #1
 8002e36:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002e3a:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002e3e:	2b03      	cmp	r3, #3
 8002e40:	dde9      	ble.n	8002e16 <discretize_system_with_arm+0xba>
    }

    // Create scaled A matrix (A*dt)
    float32_t A_dt_data[16];
    arm_matrix_instance_f32 A_dt_matrix;
    arm_mat_init_f32(&A_dt_matrix, 4, 4, A_dt_data);
 8002e42:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002e46:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 8002e4a:	2204      	movs	r2, #4
 8002e4c:	2104      	movs	r1, #4
 8002e4e:	f00b ff36 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_scale_f32(&A_c_matrix, dt, &A_dt_matrix);
 8002e52:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002e56:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e5a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002e5e:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 8002e62:	ed93 0a00 	vldr	s0, [r3]
 8002e66:	4610      	mov	r0, r2
 8002e68:	f00b ffbb 	bl	800ede2 <arm_mat_scale_f32>

    // Calculate A_d = exp(A*dt) using Taylor series approximation
    // Initialize A_d to identity matrix
    matrix_copy(I_data, A_d, 16);
 8002e6c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e70:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002e74:	f507 7013 	add.w	r0, r7, #588	@ 0x24c
 8002e78:	2210      	movs	r2, #16
 8002e7a:	6819      	ldr	r1, [r3, #0]
 8002e7c:	f7ff ff4c 	bl	8002d18 <matrix_copy>

    // Calculate powers of A*dt and add them to A_d
    float32_t A_power_data[16];
    float32_t temp_data[16];
    arm_matrix_instance_f32 A_power_matrix, temp_matrix;
    arm_mat_init_f32(&A_power_matrix, 4, 4, A_power_data);
 8002e80:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 8002e84:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8002e88:	2204      	movs	r2, #4
 8002e8a:	2104      	movs	r1, #4
 8002e8c:	f00b ff17 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_init_f32(&temp_matrix, 4, 4, temp_data);
 8002e90:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002e94:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 8002e98:	2204      	movs	r2, #4
 8002e9a:	2104      	movs	r1, #4
 8002e9c:	f00b ff0f 	bl	800ecbe <arm_mat_init_f32>

    // First term: I + A*dt
    arm_mat_add_f32(&I_matrix, &A_dt_matrix, &A_d_matrix);
 8002ea0:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002ea4:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002ea8:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8002eac:	4618      	mov	r0, r3
 8002eae:	f00b fecb 	bl	800ec48 <arm_mat_add_f32>

    // Copy A*dt to A_power for computing higher powers
    matrix_copy(A_dt_data, A_power_data, 16);
 8002eb2:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002eb6:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002eba:	2210      	movs	r2, #16
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff ff2b 	bl	8002d18 <matrix_copy>

    // Compute higher order terms using Taylor series
    // A_d = I + A*dt + (A*dt)^2/2 + (A*dt)^3/6 + ...
    float32_t factorial = 1.0f;
 8002ec2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002ec6:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002eca:	2302      	movs	r3, #2
 8002ecc:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002ed0:	e03a      	b.n	8002f48 <discretize_system_with_arm+0x1ec>
        factorial *= term;
 8002ed2:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002ed6:	ee07 3a90 	vmov	s15, r3
 8002eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ede:	ed97 7aac 	vldr	s14, [r7, #688]	@ 0x2b0
 8002ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ee6:	edc7 7aac 	vstr	s15, [r7, #688]	@ 0x2b0

        // Compute next power: A_power = A_power * A_dt
        arm_mat_mult_f32(&A_power_matrix, &A_dt_matrix, &temp_matrix);
 8002eea:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002eee:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002ef2:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f00b fef9 	bl	800ecee <arm_mat_mult_f32>
        matrix_copy(temp_data, A_power_data, 16);
 8002efc:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002f00:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002f04:	2210      	movs	r2, #16
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff ff06 	bl	8002d18 <matrix_copy>

        // Scale by 1/factorial
        arm_mat_scale_f32(&A_power_matrix, 1.0f/factorial, &temp_matrix);
 8002f0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f10:	edd7 7aac 	vldr	s15, [r7, #688]	@ 0x2b0
 8002f14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f18:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002f1c:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002f20:	4611      	mov	r1, r2
 8002f22:	eeb0 0a47 	vmov.f32	s0, s14
 8002f26:	4618      	mov	r0, r3
 8002f28:	f00b ff5b 	bl	800ede2 <arm_mat_scale_f32>

        // Add to A_d
        arm_mat_add_f32(&A_d_matrix, &temp_matrix, &A_d_matrix);
 8002f2c:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002f30:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 8002f34:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f00b fe85 	bl	800ec48 <arm_mat_add_f32>
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002f3e:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002f42:	3301      	adds	r3, #1
 8002f44:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002f48:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002f4c:	2b0a      	cmp	r3, #10
 8002f4e:	ddc0      	ble.n	8002ed2 <discretize_system_with_arm+0x176>

    // We can approximate this integral using the Taylor series for e^(A*s):
    // B_d = [dt*I + (A*dt^2)/2 + (A^2*dt^3)/6 + (A^3*dt^4)/24 + ...] * B_c

    // First term: dt*I * B_c = dt * B_c
    arm_mat_scale_f32(&B_c_matrix, dt, &B_d_matrix);
 8002f50:	f507 7123 	add.w	r1, r7, #652	@ 0x28c
 8002f54:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f58:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002f5c:	f507 7225 	add.w	r2, r7, #660	@ 0x294
 8002f60:	ed93 0a00 	vldr	s0, [r3]
 8002f64:	4610      	mov	r0, r2
 8002f66:	f00b ff3c 	bl	800ede2 <arm_mat_scale_f32>

    // Second term: (A*dt^2)/2 * B_c
    float32_t AB_c[4] = {0};
 8002f6a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f6e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8002f72:	461a      	mov	r2, r3
 8002f74:	2300      	movs	r3, #0
 8002f76:	6013      	str	r3, [r2, #0]
 8002f78:	6053      	str	r3, [r2, #4]
 8002f7a:	6093      	str	r3, [r2, #8]
 8002f7c:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 AB_c_matrix;
    arm_mat_init_f32(&AB_c_matrix, 4, 1, AB_c);
 8002f7e:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8002f82:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8002f86:	2201      	movs	r2, #1
 8002f88:	2104      	movs	r1, #4
 8002f8a:	f00b fe98 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &B_c_matrix, &AB_c_matrix);
 8002f8e:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8002f92:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002f96:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f00b fea7 	bl	800ecee <arm_mat_mult_f32>

    float32_t temp_B[4];
    arm_matrix_instance_f32 temp_B_matrix;
    arm_mat_init_f32(&temp_B_matrix, 4, 1, temp_B);
 8002fa0:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8002fa4:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8002fa8:	2201      	movs	r2, #1
 8002faa:	2104      	movs	r1, #4
 8002fac:	f00b fe87 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_scale_f32(&AB_c_matrix, dt*dt/2.0f, &temp_B_matrix);
 8002fb0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002fb4:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002fb8:	edd3 7a00 	vldr	s15, [r3]
 8002fbc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002fc0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002fc4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002fc8:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002fcc:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	eeb0 0a47 	vmov.f32	s0, s14
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f00b ff03 	bl	800ede2 <arm_mat_scale_f32>

    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002fdc:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002fe0:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002fe4:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f00b fe2d 	bl	800ec48 <arm_mat_add_f32>

    // Third term: (A^2*dt^3)/6 * B_c
    float32_t A2_data[16] = {0};
 8002fee:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002ff2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	2340      	movs	r3, #64	@ 0x40
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	f00b ffdd 	bl	800efbc <memset>
    arm_matrix_instance_f32 A2_matrix;
    arm_mat_init_f32(&A2_matrix, 4, 4, A2_data);
 8003002:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8003006:	f107 00f4 	add.w	r0, r7, #244	@ 0xf4
 800300a:	2204      	movs	r2, #4
 800300c:	2104      	movs	r1, #4
 800300e:	f00b fe56 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &A_c_matrix, &A2_matrix);
 8003012:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 8003016:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 800301a:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 800301e:	4618      	mov	r0, r3
 8003020:	f00b fe65 	bl	800ecee <arm_mat_mult_f32>

    float32_t A2B_c[4] = {0};
 8003024:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003028:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800302c:	461a      	mov	r2, r3
 800302e:	2300      	movs	r3, #0
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	6053      	str	r3, [r2, #4]
 8003034:	6093      	str	r3, [r2, #8]
 8003036:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A2B_c_matrix;
    arm_mat_init_f32(&A2B_c_matrix, 4, 1, A2B_c);
 8003038:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800303c:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 8003040:	2201      	movs	r2, #1
 8003042:	2104      	movs	r1, #4
 8003044:	f00b fe3b 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &B_c_matrix, &A2B_c_matrix);
 8003048:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 800304c:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8003050:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003054:	4618      	mov	r0, r3
 8003056:	f00b fe4a 	bl	800ecee <arm_mat_mult_f32>

    arm_mat_scale_f32(&A2B_c_matrix, dt*dt*dt/6.0f, &temp_B_matrix);
 800305a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800305e:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003062:	edd3 7a00 	vldr	s15, [r3]
 8003066:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800306a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800306e:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003072:	edd3 7a00 	vldr	s15, [r3]
 8003076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800307a:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 800307e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003082:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003086:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800308a:	4611      	mov	r1, r2
 800308c:	eeb0 0a47 	vmov.f32	s0, s14
 8003090:	4618      	mov	r0, r3
 8003092:	f00b fea6 	bl	800ede2 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003096:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 800309a:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800309e:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 80030a2:	4618      	mov	r0, r3
 80030a4:	f00b fdd0 	bl	800ec48 <arm_mat_add_f32>

    // Fourth term: (A^3*dt^4)/24 * B_c
    float32_t A3_data[16] = {0};
 80030a8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80030ac:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 80030b0:	4618      	mov	r0, r3
 80030b2:	2340      	movs	r3, #64	@ 0x40
 80030b4:	461a      	mov	r2, r3
 80030b6:	2100      	movs	r1, #0
 80030b8:	f00b ff80 	bl	800efbc <memset>
    arm_matrix_instance_f32 A3_matrix;
    arm_mat_init_f32(&A3_matrix, 4, 4, A3_data);
 80030bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80030c0:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 80030c4:	2204      	movs	r2, #4
 80030c6:	2104      	movs	r1, #4
 80030c8:	f00b fdf9 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &A_c_matrix, &A3_matrix);
 80030cc:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 80030d0:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80030d4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80030d8:	4618      	mov	r0, r3
 80030da:	f00b fe08 	bl	800ecee <arm_mat_mult_f32>

    float32_t A3B_c[4] = {0};
 80030de:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80030e2:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80030e6:	461a      	mov	r2, r3
 80030e8:	2300      	movs	r3, #0
 80030ea:	6013      	str	r3, [r2, #0]
 80030ec:	6053      	str	r3, [r2, #4]
 80030ee:	6093      	str	r3, [r2, #8]
 80030f0:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A3B_c_matrix;
    arm_mat_init_f32(&A3B_c_matrix, 4, 1, A3B_c);
 80030f2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80030f6:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80030fa:	2201      	movs	r2, #1
 80030fc:	2104      	movs	r1, #4
 80030fe:	f00b fdde 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &B_c_matrix, &A3B_c_matrix);
 8003102:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 8003106:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 800310a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800310e:	4618      	mov	r0, r3
 8003110:	f00b fded 	bl	800ecee <arm_mat_mult_f32>

    arm_mat_scale_f32(&A3B_c_matrix, dt*dt*dt*dt/24.0f, &temp_B_matrix);
 8003114:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003118:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800311c:	edd3 7a00 	vldr	s15, [r3]
 8003120:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003124:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003128:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800312c:	edd3 7a00 	vldr	s15, [r3]
 8003130:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003134:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003138:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800313c:	edd3 7a00 	vldr	s15, [r3]
 8003140:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003144:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 8003148:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800314c:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003150:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003154:	4611      	mov	r1, r2
 8003156:	eeb0 0a47 	vmov.f32	s0, s14
 800315a:	4618      	mov	r0, r3
 800315c:	f00b fe41 	bl	800ede2 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003160:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003164:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003168:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 800316c:	4618      	mov	r0, r3
 800316e:	f00b fd6b 	bl	800ec48 <arm_mat_add_f32>

    // Fifth term: (A^4*dt^5)/120 * B_c
    float32_t A4_data[16] = {0};
 8003172:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003176:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 800317a:	4618      	mov	r0, r3
 800317c:	2340      	movs	r3, #64	@ 0x40
 800317e:	461a      	mov	r2, r3
 8003180:	2100      	movs	r1, #0
 8003182:	f00b ff1b 	bl	800efbc <memset>
    arm_matrix_instance_f32 A4_matrix;
    arm_mat_init_f32(&A4_matrix, 4, 4, A4_data);
 8003186:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800318a:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800318e:	2204      	movs	r2, #4
 8003190:	2104      	movs	r1, #4
 8003192:	f00b fd94 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &A_c_matrix, &A4_matrix);
 8003196:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800319a:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 800319e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80031a2:	4618      	mov	r0, r3
 80031a4:	f00b fda3 	bl	800ecee <arm_mat_mult_f32>

    float32_t A4B_c[4] = {0};
 80031a8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031ac:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 80031b0:	461a      	mov	r2, r3
 80031b2:	2300      	movs	r3, #0
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	6053      	str	r3, [r2, #4]
 80031b8:	6093      	str	r3, [r2, #8]
 80031ba:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A4B_c_matrix;
    arm_mat_init_f32(&A4B_c_matrix, 4, 1, A4B_c);
 80031bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031c0:	f107 001c 	add.w	r0, r7, #28
 80031c4:	2201      	movs	r2, #1
 80031c6:	2104      	movs	r1, #4
 80031c8:	f00b fd79 	bl	800ecbe <arm_mat_init_f32>
    arm_mat_mult_f32(&A4_matrix, &B_c_matrix, &A4B_c_matrix);
 80031cc:	f107 021c 	add.w	r2, r7, #28
 80031d0:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80031d4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80031d8:	4618      	mov	r0, r3
 80031da:	f00b fd88 	bl	800ecee <arm_mat_mult_f32>

    arm_mat_scale_f32(&A4B_c_matrix, dt*dt*dt*dt*dt/120.0f, &temp_B_matrix);
 80031de:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031e2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031e6:	edd3 7a00 	vldr	s15, [r3]
 80031ea:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80031ee:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031f2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031f6:	edd3 7a00 	vldr	s15, [r3]
 80031fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031fe:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003202:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003206:	edd3 7a00 	vldr	s15, [r3]
 800320a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800320e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003212:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003216:	edd3 7a00 	vldr	s15, [r3]
 800321a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800321e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003258 <discretize_system_with_arm+0x4fc>
 8003222:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003226:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 800322a:	f107 031c 	add.w	r3, r7, #28
 800322e:	4611      	mov	r1, r2
 8003230:	eeb0 0a47 	vmov.f32	s0, s14
 8003234:	4618      	mov	r0, r3
 8003236:	f00b fdd4 	bl	800ede2 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 800323a:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 800323e:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003242:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003246:	4618      	mov	r0, r3
 8003248:	f00b fcfe 	bl	800ec48 <arm_mat_add_f32>
}
 800324c:	bf00      	nop
 800324e:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 8003252:	46bd      	mov	sp, r7
 8003254:	bd90      	pop	{r4, r7, pc}
 8003256:	bf00      	nop
 8003258:	42f00000 	.word	0x42f00000

0800325c <GenerateMotorMatrices>:

void GenerateMotorMatrices(float32_t R_a, float32_t L_a, float32_t J, float32_t b,
                          float32_t ke, float32_t kt, float32_t dt,
                          float32_t *A, float32_t *B) {
 800325c:	b580      	push	{r7, lr}
 800325e:	b09e      	sub	sp, #120	@ 0x78
 8003260:	af00      	add	r7, sp, #0
 8003262:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8003266:	edc7 0a08 	vstr	s1, [r7, #32]
 800326a:	ed87 1a07 	vstr	s2, [r7, #28]
 800326e:	edc7 1a06 	vstr	s3, [r7, #24]
 8003272:	ed87 2a05 	vstr	s4, [r7, #20]
 8003276:	edc7 2a04 	vstr	s5, [r7, #16]
 800327a:	ed87 3a03 	vstr	s6, [r7, #12]
 800327e:	60b8      	str	r0, [r7, #8]
 8003280:	6079      	str	r1, [r7, #4]
    // Generate continuous time matrices
    float32_t A_c[16] = {0}; // 4x4 matrix
 8003282:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003286:	2240      	movs	r2, #64	@ 0x40
 8003288:	2100      	movs	r1, #0
 800328a:	4618      	mov	r0, r3
 800328c:	f00b fe96 	bl	800efbc <memset>
    float32_t B_c[4] = {0};  // 4x1 matrix
 8003290:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	609a      	str	r2, [r3, #8]
 800329c:	60da      	str	r2, [r3, #12]
    // State Transition Matrix
    // Ac = [0 1 0 0;
    //       0 -b/J -1/J kt/J;
    //       0 0 0 0;
    //       0 -ke/L 0 -R/L];
    A_c[0*4 + 1] = 1.0f;
 800329e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80032a2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    A_c[1*4 + 1] = -b/J;
 80032a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80032a8:	eef1 6a67 	vneg.f32	s13, s15
 80032ac:	ed97 7a07 	vldr	s14, [r7, #28]
 80032b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032b4:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    A_c[1*4 + 2] = -1.0f/J;
 80032b8:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 80032bc:	ed97 7a07 	vldr	s14, [r7, #28]
 80032c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032c4:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    A_c[1*4 + 3] = kt/J;
 80032c8:	edd7 6a04 	vldr	s13, [r7, #16]
 80032cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80032d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032d4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Third row all zeros (for load torque state)

    A_c[3*4 + 1] = -ke/L_a;
 80032d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80032dc:	eef1 6a67 	vneg.f32	s13, s15
 80032e0:	ed97 7a08 	vldr	s14, [r7, #32]
 80032e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032e8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    A_c[3*4 + 3] = -R_a/L_a;
 80032ec:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80032f0:	eef1 6a67 	vneg.f32	s13, s15
 80032f4:	ed97 7a08 	vldr	s14, [r7, #32]
 80032f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032fc:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    // Input Matrix
    // Bc = [0; 0; 0; 1/L];
    B_c[3] = 1.0f/L_a;
 8003300:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003304:	ed97 7a08 	vldr	s14, [r7, #32]
 8003308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800330c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Discretize the system using ARM CMSIS DSP
    discretize_system_with_arm(A_c, B_c, dt, A, B);
 8003310:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003314:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	ed97 0a03 	vldr	s0, [r7, #12]
 8003320:	f7ff fd1c 	bl	8002d5c <discretize_system_with_arm>
}
 8003324:	bf00      	nop
 8003326:	3778      	adds	r7, #120	@ 0x78
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	4613      	mov	r3, r2
 8003338:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	4a0b      	ldr	r2, [pc, #44]	@ (800336c <PWM_init+0x40>)
 800333e:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	68ba      	ldr	r2, [r7, #8]
 8003344:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	88fa      	ldrh	r2, [r7, #6]
 800334a:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 8003352:	68b8      	ldr	r0, [r7, #8]
 8003354:	f007 fdce 	bl	800aef4 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8003358:	88fb      	ldrh	r3, [r7, #6]
 800335a:	4619      	mov	r1, r3
 800335c:	68b8      	ldr	r0, [r7, #8]
 800335e:	f007 ff15 	bl	800b18c <HAL_TIM_PWM_Start>
}
 8003362:	bf00      	nop
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	0a21fe80 	.word	0x0a21fe80

08003370 <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 8003370:	b5b0      	push	{r4, r5, r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	ed87 0a02 	vstr	s0, [r7, #8]
 800337c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003380:	edd7 7a02 	vldr	s15, [r7, #8]
 8003384:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338c:	d137      	bne.n	80033fe <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	889b      	ldrh	r3, [r3, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d105      	bne.n	80033a2 <PWM_write_duty+0x32>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2200      	movs	r2, #0
 800339e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 80033a0:	e0e1      	b.n	8003566 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	889b      	ldrh	r3, [r3, #4]
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d105      	bne.n	80033b6 <PWM_write_duty+0x46>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	2300      	movs	r3, #0
 80033b2:	6393      	str	r3, [r2, #56]	@ 0x38
 80033b4:	e0d7      	b.n	8003566 <PWM_write_duty+0x1f6>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	889b      	ldrh	r3, [r3, #4]
 80033ba:	2b08      	cmp	r3, #8
 80033bc:	d105      	bne.n	80033ca <PWM_write_duty+0x5a>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	2300      	movs	r3, #0
 80033c6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80033c8:	e0cd      	b.n	8003566 <PWM_write_duty+0x1f6>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	889b      	ldrh	r3, [r3, #4]
 80033ce:	2b0c      	cmp	r3, #12
 80033d0:	d105      	bne.n	80033de <PWM_write_duty+0x6e>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	2300      	movs	r3, #0
 80033da:	6413      	str	r3, [r2, #64]	@ 0x40
 80033dc:	e0c3      	b.n	8003566 <PWM_write_duty+0x1f6>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	889b      	ldrh	r3, [r3, #4]
 80033e2:	2b10      	cmp	r3, #16
 80033e4:	d105      	bne.n	80033f2 <PWM_write_duty+0x82>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	2300      	movs	r3, #0
 80033ee:	6493      	str	r3, [r2, #72]	@ 0x48
 80033f0:	e0b9      	b.n	8003566 <PWM_write_duty+0x1f6>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	2300      	movs	r3, #0
 80033fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80033fc:	e0b3      	b.n	8003566 <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	ee07 3a90 	vmov	s15, r3
 8003406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800340a:	ed97 7a02 	vldr	s14, [r7, #8]
 800340e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003412:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003416:	ee17 2a90 	vmov	r2, s15
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8003426:	33fe      	adds	r3, #254	@ 0xfe
 8003428:	4a51      	ldr	r2, [pc, #324]	@ (8003570 <PWM_write_duty+0x200>)
 800342a:	fba2 2303 	umull	r2, r3, r2, r3
 800342e:	0bdb      	lsrs	r3, r3, #15
 8003430:	b29b      	uxth	r3, r3
 8003432:	3b01      	subs	r3, #1
 8003434:	b29a      	uxth	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	ee07 3a90 	vmov	s15, r3
 8003442:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	899b      	ldrh	r3, [r3, #12]
 800344a:	3301      	adds	r3, #1
 800344c:	ee07 3a90 	vmov	s15, r3
 8003450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003454:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003458:	ed97 7a02 	vldr	s14, [r7, #8]
 800345c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003460:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003464:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003468:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800346c:	ee17 3a90 	vmov	r3, s15
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	89db      	ldrh	r3, [r3, #14]
 800347a:	4618      	mov	r0, r3
 800347c:	f7fd f81e 	bl	80004bc <__aeabi_i2d>
 8003480:	4604      	mov	r4, r0
 8003482:	460d      	mov	r5, r1
 8003484:	edd7 7a01 	vldr	s15, [r7, #4]
 8003488:	eef0 7ae7 	vabs.f32	s15, s15
 800348c:	ee17 0a90 	vmov	r0, s15
 8003490:	f7fd f826 	bl	80004e0 <__aeabi_f2d>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4620      	mov	r0, r4
 800349a:	4629      	mov	r1, r5
 800349c:	f7fd f878 	bl	8000590 <__aeabi_dmul>
 80034a0:	4602      	mov	r2, r0
 80034a2:	460b      	mov	r3, r1
 80034a4:	4610      	mov	r0, r2
 80034a6:	4619      	mov	r1, r3
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	4b31      	ldr	r3, [pc, #196]	@ (8003574 <PWM_write_duty+0x204>)
 80034ae:	f7fd f999 	bl	80007e4 <__aeabi_ddiv>
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	4610      	mov	r0, r2
 80034b8:	4619      	mov	r1, r3
 80034ba:	f7fd fb2b 	bl	8000b14 <__aeabi_d2uiz>
 80034be:	4603      	mov	r3, r0
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	899a      	ldrh	r2, [r3, #12]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	89da      	ldrh	r2, [r3, #14]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	62da      	str	r2, [r3, #44]	@ 0x2c
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	89da      	ldrh	r2, [r3, #14]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	889b      	ldrh	r3, [r3, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d106      	bne.n	8003500 <PWM_write_duty+0x190>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	6952      	ldr	r2, [r2, #20]
 80034fc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80034fe:	e032      	b.n	8003566 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	889b      	ldrh	r3, [r3, #4]
 8003504:	2b04      	cmp	r3, #4
 8003506:	d106      	bne.n	8003516 <PWM_write_duty+0x1a6>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003514:	e027      	b.n	8003566 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	889b      	ldrh	r3, [r3, #4]
 800351a:	2b08      	cmp	r3, #8
 800351c:	d106      	bne.n	800352c <PWM_write_duty+0x1bc>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800352a:	e01c      	b.n	8003566 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	889b      	ldrh	r3, [r3, #4]
 8003530:	2b0c      	cmp	r3, #12
 8003532:	d106      	bne.n	8003542 <PWM_write_duty+0x1d2>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003540:	e011      	b.n	8003566 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	889b      	ldrh	r3, [r3, #4]
 8003546:	2b10      	cmp	r3, #16
 8003548:	d106      	bne.n	8003558 <PWM_write_duty+0x1e8>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	695b      	ldr	r3, [r3, #20]
 8003554:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003556:	e006      	b.n	8003566 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003564:	e7ff      	b.n	8003566 <PWM_write_duty+0x1f6>
 8003566:	bf00      	nop
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bdb0      	pop	{r4, r5, r7, pc}
 800356e:	bf00      	nop
 8003570:	80008001 	.word	0x80008001
 8003574:	40590000 	.word	0x40590000

08003578 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 8003578:	b5b0      	push	{r4, r5, r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	ed87 0a02 	vstr	s0, [r7, #8]
 8003584:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003588:	edd7 7a02 	vldr	s15, [r7, #8]
 800358c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003594:	d137      	bne.n	8003606 <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	889b      	ldrh	r3, [r3, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d105      	bne.n	80035aa <PWM_write_range+0x32>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2200      	movs	r2, #0
 80035a6:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 80035a8:	e0e1      	b.n	800376e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	889b      	ldrh	r3, [r3, #4]
 80035ae:	2b04      	cmp	r3, #4
 80035b0:	d105      	bne.n	80035be <PWM_write_range+0x46>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	2300      	movs	r3, #0
 80035ba:	6393      	str	r3, [r2, #56]	@ 0x38
 80035bc:	e0d7      	b.n	800376e <PWM_write_range+0x1f6>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	889b      	ldrh	r3, [r3, #4]
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d105      	bne.n	80035d2 <PWM_write_range+0x5a>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	2300      	movs	r3, #0
 80035ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80035d0:	e0cd      	b.n	800376e <PWM_write_range+0x1f6>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	889b      	ldrh	r3, [r3, #4]
 80035d6:	2b0c      	cmp	r3, #12
 80035d8:	d105      	bne.n	80035e6 <PWM_write_range+0x6e>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	2300      	movs	r3, #0
 80035e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80035e4:	e0c3      	b.n	800376e <PWM_write_range+0x1f6>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	889b      	ldrh	r3, [r3, #4]
 80035ea:	2b10      	cmp	r3, #16
 80035ec:	d105      	bne.n	80035fa <PWM_write_range+0x82>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	2300      	movs	r3, #0
 80035f6:	6493      	str	r3, [r2, #72]	@ 0x48
 80035f8:	e0b9      	b.n	800376e <PWM_write_range+0x1f6>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	2300      	movs	r3, #0
 8003602:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003604:	e0b3      	b.n	800376e <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	ee07 3a90 	vmov	s15, r3
 800360e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003612:	ed97 7a02 	vldr	s14, [r7, #8]
 8003616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800361a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800361e:	ee17 2a90 	vmov	r2, s15
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800362e:	33fe      	adds	r3, #254	@ 0xfe
 8003630:	4a53      	ldr	r2, [pc, #332]	@ (8003780 <PWM_write_range+0x208>)
 8003632:	fba2 2303 	umull	r2, r3, r2, r3
 8003636:	0bdb      	lsrs	r3, r3, #15
 8003638:	b29b      	uxth	r3, r3
 800363a:	3b01      	subs	r3, #1
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	691b      	ldr	r3, [r3, #16]
 8003646:	ee07 3a90 	vmov	s15, r3
 800364a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	899b      	ldrh	r3, [r3, #12]
 8003652:	3301      	adds	r3, #1
 8003654:	ee07 3a90 	vmov	s15, r3
 8003658:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800365c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003660:	ed97 7a02 	vldr	s14, [r7, #8]
 8003664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003668:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800366c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003670:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003674:	ee17 3a90 	vmov	r3, s15
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	89db      	ldrh	r3, [r3, #14]
 8003682:	4618      	mov	r0, r3
 8003684:	f7fc ff1a 	bl	80004bc <__aeabi_i2d>
 8003688:	4604      	mov	r4, r0
 800368a:	460d      	mov	r5, r1
 800368c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003690:	eef0 7ae7 	vabs.f32	s15, s15
 8003694:	ee17 0a90 	vmov	r0, s15
 8003698:	f7fc ff22 	bl	80004e0 <__aeabi_f2d>
 800369c:	4602      	mov	r2, r0
 800369e:	460b      	mov	r3, r1
 80036a0:	4620      	mov	r0, r4
 80036a2:	4629      	mov	r1, r5
 80036a4:	f7fc ff74 	bl	8000590 <__aeabi_dmul>
 80036a8:	4602      	mov	r2, r0
 80036aa:	460b      	mov	r3, r1
 80036ac:	4610      	mov	r0, r2
 80036ae:	4619      	mov	r1, r3
 80036b0:	a331      	add	r3, pc, #196	@ (adr r3, 8003778 <PWM_write_range+0x200>)
 80036b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b6:	f7fd f895 	bl	80007e4 <__aeabi_ddiv>
 80036ba:	4602      	mov	r2, r0
 80036bc:	460b      	mov	r3, r1
 80036be:	4610      	mov	r0, r2
 80036c0:	4619      	mov	r1, r3
 80036c2:	f7fd fa27 	bl	8000b14 <__aeabi_d2uiz>
 80036c6:	4603      	mov	r3, r0
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	461a      	mov	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	899a      	ldrh	r2, [r3, #12]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	89da      	ldrh	r2, [r3, #14]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	89da      	ldrh	r2, [r3, #14]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	889b      	ldrh	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <PWM_write_range+0x190>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	6952      	ldr	r2, [r2, #20]
 8003704:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003706:	e032      	b.n	800376e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	889b      	ldrh	r3, [r3, #4]
 800370c:	2b04      	cmp	r3, #4
 800370e:	d106      	bne.n	800371e <PWM_write_range+0x1a6>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800371c:	e027      	b.n	800376e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	889b      	ldrh	r3, [r3, #4]
 8003722:	2b08      	cmp	r3, #8
 8003724:	d106      	bne.n	8003734 <PWM_write_range+0x1bc>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003732:	e01c      	b.n	800376e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	889b      	ldrh	r3, [r3, #4]
 8003738:	2b0c      	cmp	r3, #12
 800373a:	d106      	bne.n	800374a <PWM_write_range+0x1d2>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003748:	e011      	b.n	800376e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	889b      	ldrh	r3, [r3, #4]
 800374e:	2b10      	cmp	r3, #16
 8003750:	d106      	bne.n	8003760 <PWM_write_range+0x1e8>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800375e:	e006      	b.n	800376e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800376c:	e7ff      	b.n	800376e <PWM_write_range+0x1f6>
 800376e:	bf00      	nop
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bdb0      	pop	{r4, r5, r7, pc}
 8003776:	bf00      	nop
 8003778:	00000000 	.word	0x00000000
 800377c:	40efffe0 	.word	0x40efffe0
 8003780:	80008001 	.word	0x80008001

08003784 <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0
 800378a:	6178      	str	r0, [r7, #20]
 800378c:	6139      	str	r1, [r7, #16]
 800378e:	60fa      	str	r2, [r7, #12]
 8003790:	60bb      	str	r3, [r7, #8]
 8003792:	ed87 0a01 	vstr	s0, [r7, #4]
 8003796:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2200      	movs	r2, #0
 80037c2:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f04f 0200 	mov.w	r2, #0
 80037ca:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f04f 0200 	mov.w	r2, #0
 80037da:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	f04f 0200 	mov.w	r2, #0
 80037e2:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 80037e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	fb93 f2f2 	sdiv	r2, r3, r2
 80037ee:	68f9      	ldr	r1, [r7, #12]
 80037f0:	fb01 f202 	mul.w	r2, r1, r2
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	2200      	movs	r2, #0
 8003802:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2200      	movs	r2, #0
 8003808:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f04f 0200 	mov.w	r2, #0
 8003810:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f04f 0200 	mov.w	r2, #0
 8003828:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f04f 0200 	mov.w	r2, #0
 8003830:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f04f 0200 	mov.w	r2, #0
 8003840:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	f04f 0200 	mov.w	r2, #0
 8003848:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	f04f 0200 	mov.w	r2, #0
 8003850:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 8003852:	213c      	movs	r1, #60	@ 0x3c
 8003854:	6938      	ldr	r0, [r7, #16]
 8003856:	f007 ff55 	bl	800b704 <HAL_TIM_Encoder_Start>
}
 800385a:	bf00      	nop
 800385c:	3718      	adds	r7, #24
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	0000      	movs	r0, r0
 8003864:	0000      	movs	r0, r0
	...

08003868 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8003868:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800386c:	b084      	sub	sp, #16
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	0fda      	lsrs	r2, r3, #31
 8003890:	4413      	add	r3, r2
 8003892:	105b      	asrs	r3, r3, #1
 8003894:	461a      	mov	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	4293      	cmp	r3, r2
 800389a:	dd05      	ble.n	80038a8 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	e00e      	b.n	80038c6 <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	0fda      	lsrs	r2, r3, #31
 80038ae:	4413      	add	r3, r2
 80038b0:	105b      	asrs	r3, r3, #1
 80038b2:	425b      	negs	r3, r3
 80038b4:	461a      	mov	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	4293      	cmp	r3, r2
 80038ba:	da04      	bge.n	80038c6 <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	69db      	ldr	r3, [r3, #28]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	4413      	add	r3, r2
 80038c4:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d4:	441a      	add	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e4:	ee07 3a90 	vmov	s15, r3
 80038e8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a1b      	ldr	r3, [r3, #32]
 80038f0:	ee07 3a90 	vmov	s15, r3
 80038f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038f8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003902:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003914:	4618      	mov	r0, r3
 8003916:	f7fc fde3 	bl	80004e0 <__aeabi_f2d>
 800391a:	4604      	mov	r4, r0
 800391c:	460d      	mov	r5, r1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003922:	ee07 3a90 	vmov	s15, r3
 8003926:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	ee07 3a90 	vmov	s15, r3
 8003932:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003936:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800393a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800393e:	ee17 0a90 	vmov	r0, s15
 8003942:	f7fc fdcd 	bl	80004e0 <__aeabi_f2d>
 8003946:	a33c      	add	r3, pc, #240	@ (adr r3, 8003a38 <QEI_get_diff_count+0x1d0>)
 8003948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394c:	f7fc fe20 	bl	8000590 <__aeabi_dmul>
 8003950:	4602      	mov	r2, r0
 8003952:	460b      	mov	r3, r1
 8003954:	4690      	mov	r8, r2
 8003956:	4699      	mov	r9, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395c:	4618      	mov	r0, r3
 800395e:	f7fc fdbf 	bl	80004e0 <__aeabi_f2d>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	4640      	mov	r0, r8
 8003968:	4649      	mov	r1, r9
 800396a:	f7fc fe11 	bl	8000590 <__aeabi_dmul>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	4620      	mov	r0, r4
 8003974:	4629      	mov	r1, r5
 8003976:	f7fc fc55 	bl	8000224 <__adddf3>
 800397a:	4602      	mov	r2, r0
 800397c:	460b      	mov	r3, r1
 800397e:	4610      	mov	r0, r2
 8003980:	4619      	mov	r1, r3
 8003982:	f7fd f8e7 	bl	8000b54 <__aeabi_d2f>
 8003986:	4602      	mov	r2, r0
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003990:	4618      	mov	r0, r3
 8003992:	f7fc fda5 	bl	80004e0 <__aeabi_f2d>
 8003996:	4604      	mov	r4, r0
 8003998:	460d      	mov	r5, r1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	ee07 3a90 	vmov	s15, r3
 80039a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	ee07 3a90 	vmov	s15, r3
 80039ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039b2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80039b6:	ee16 0a90 	vmov	r0, s13
 80039ba:	f7fc fd91 	bl	80004e0 <__aeabi_f2d>
 80039be:	a31e      	add	r3, pc, #120	@ (adr r3, 8003a38 <QEI_get_diff_count+0x1d0>)
 80039c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c4:	f7fc fde4 	bl	8000590 <__aeabi_dmul>
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	4690      	mov	r8, r2
 80039ce:	4699      	mov	r9, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fc fd83 	bl	80004e0 <__aeabi_f2d>
 80039da:	4602      	mov	r2, r0
 80039dc:	460b      	mov	r3, r1
 80039de:	4640      	mov	r0, r8
 80039e0:	4649      	mov	r1, r9
 80039e2:	f7fc fdd5 	bl	8000590 <__aeabi_dmul>
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	4690      	mov	r8, r2
 80039ec:	4699      	mov	r9, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7fc fd74 	bl	80004e0 <__aeabi_f2d>
 80039f8:	4602      	mov	r2, r0
 80039fa:	460b      	mov	r3, r1
 80039fc:	4640      	mov	r0, r8
 80039fe:	4649      	mov	r1, r9
 8003a00:	f7fc fdc6 	bl	8000590 <__aeabi_dmul>
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	4620      	mov	r0, r4
 8003a0a:	4629      	mov	r1, r5
 8003a0c:	f7fc fc0a 	bl	8000224 <__adddf3>
 8003a10:	4602      	mov	r2, r0
 8003a12:	460b      	mov	r3, r1
 8003a14:	4610      	mov	r0, r2
 8003a16:	4619      	mov	r1, r3
 8003a18:	f7fd f89c 	bl	8000b54 <__aeabi_d2f>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	605a      	str	r2, [r3, #4]
}
 8003a2a:	bf00      	nop
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003a34:	f3af 8000 	nop.w
 8003a38:	54442d18 	.word	0x54442d18
 8003a3c:	400921fb 	.word	0x400921fb

08003a40 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 8003a40:	b5b0      	push	{r4, r5, r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003a50:	fb02 f303 	mul.w	r3, r2, r3
 8003a54:	ee07 3a90 	vmov	s15, r3
 8003a58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fc fd3a 	bl	80004e0 <__aeabi_f2d>
 8003a6c:	f04f 0200 	mov.w	r2, #0
 8003a70:	4b83      	ldr	r3, [pc, #524]	@ (8003c80 <QEI_compute_data+0x240>)
 8003a72:	f7fc fd8d 	bl	8000590 <__aeabi_dmul>
 8003a76:	4602      	mov	r2, r0
 8003a78:	460b      	mov	r3, r1
 8003a7a:	4614      	mov	r4, r2
 8003a7c:	461d      	mov	r5, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a1b      	ldr	r3, [r3, #32]
 8003a82:	ee07 3a90 	vmov	s15, r3
 8003a86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a8a:	ee17 0a90 	vmov	r0, s15
 8003a8e:	f7fc fd27 	bl	80004e0 <__aeabi_f2d>
 8003a92:	4602      	mov	r2, r0
 8003a94:	460b      	mov	r3, r1
 8003a96:	4620      	mov	r0, r4
 8003a98:	4629      	mov	r1, r5
 8003a9a:	f7fc fea3 	bl	80007e4 <__aeabi_ddiv>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	4614      	mov	r4, r2
 8003aa4:	461d      	mov	r5, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fc fd18 	bl	80004e0 <__aeabi_f2d>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	4629      	mov	r1, r5
 8003ab8:	f7fc fd6a 	bl	8000590 <__aeabi_dmul>
 8003abc:	4602      	mov	r2, r0
 8003abe:	460b      	mov	r3, r1
 8003ac0:	4610      	mov	r0, r2
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	f7fd f846 	bl	8000b54 <__aeabi_d2f>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003ad4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003ad8:	ee17 0a90 	vmov	r0, s15
 8003adc:	f7fc fd00 	bl	80004e0 <__aeabi_f2d>
 8003ae0:	a365      	add	r3, pc, #404	@ (adr r3, 8003c78 <QEI_compute_data+0x238>)
 8003ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae6:	f7fc fd53 	bl	8000590 <__aeabi_dmul>
 8003aea:	4602      	mov	r2, r0
 8003aec:	460b      	mov	r3, r1
 8003aee:	4614      	mov	r4, r2
 8003af0:	461d      	mov	r5, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	ee07 3a90 	vmov	s15, r3
 8003afa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003afe:	ee17 0a90 	vmov	r0, s15
 8003b02:	f7fc fced 	bl	80004e0 <__aeabi_f2d>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	4629      	mov	r1, r5
 8003b0e:	f7fc fe69 	bl	80007e4 <__aeabi_ddiv>
 8003b12:	4602      	mov	r2, r0
 8003b14:	460b      	mov	r3, r1
 8003b16:	4614      	mov	r4, r2
 8003b18:	461d      	mov	r5, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7fc fcde 	bl	80004e0 <__aeabi_f2d>
 8003b24:	4602      	mov	r2, r0
 8003b26:	460b      	mov	r3, r1
 8003b28:	4620      	mov	r0, r4
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	f7fc fd30 	bl	8000590 <__aeabi_dmul>
 8003b30:	4602      	mov	r2, r0
 8003b32:	460b      	mov	r3, r1
 8003b34:	4610      	mov	r0, r2
 8003b36:	4619      	mov	r1, r3
 8003b38:	f7fd f80c 	bl	8000b54 <__aeabi_d2f>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7fc fcca 	bl	80004e0 <__aeabi_f2d>
 8003b4c:	a34a      	add	r3, pc, #296	@ (adr r3, 8003c78 <QEI_compute_data+0x238>)
 8003b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b52:	f7fc fd1d 	bl	8000590 <__aeabi_dmul>
 8003b56:	4602      	mov	r2, r0
 8003b58:	460b      	mov	r3, r1
 8003b5a:	4614      	mov	r4, r2
 8003b5c:	461d      	mov	r5, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fc fcbc 	bl	80004e0 <__aeabi_f2d>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	4620      	mov	r0, r4
 8003b6e:	4629      	mov	r1, r5
 8003b70:	f7fc fd0e 	bl	8000590 <__aeabi_dmul>
 8003b74:	4602      	mov	r2, r0
 8003b76:	460b      	mov	r3, r1
 8003b78:	4614      	mov	r4, r2
 8003b7a:	461d      	mov	r5, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	ee07 3a90 	vmov	s15, r3
 8003b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b88:	ee17 0a90 	vmov	r0, s15
 8003b8c:	f7fc fca8 	bl	80004e0 <__aeabi_f2d>
 8003b90:	4602      	mov	r2, r0
 8003b92:	460b      	mov	r3, r1
 8003b94:	4620      	mov	r0, r4
 8003b96:	4629      	mov	r1, r5
 8003b98:	f7fc fe24 	bl	80007e4 <__aeabi_ddiv>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	4614      	mov	r4, r2
 8003ba2:	461d      	mov	r5, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7fc fc99 	bl	80004e0 <__aeabi_f2d>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	4620      	mov	r0, r4
 8003bb4:	4629      	mov	r1, r5
 8003bb6:	f7fc fceb 	bl	8000590 <__aeabi_dmul>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	4610      	mov	r0, r2
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	f7fc ffc7 	bl	8000b54 <__aeabi_d2f>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	ed93 7a02 	vldr	s14, [r3, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	edd3 7a03 	vldr	s15, [r3, #12]
 8003be8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bec:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 8003bf0:	edd7 7a03 	vldr	s15, [r7, #12]
 8003bf4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bfc:	d00a      	beq.n	8003c14 <QEI_compute_data+0x1d4>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c02:	ee07 3a90 	vmov	s15, r3
 8003c06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c12:	e001      	b.n	8003c18 <QEI_compute_data+0x1d8>
 8003c14:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8003c84 <QEI_compute_data+0x244>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	ed93 7a04 	vldr	s14, [r3, #16]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	edd3 7a05 	vldr	s15, [r3, #20]
 8003c2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c2e:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 8003c32:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c36:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c3e:	d00a      	beq.n	8003c56 <QEI_compute_data+0x216>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c44:	ee07 3a90 	vmov	s15, r3
 8003c48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c54:	e001      	b.n	8003c5a <QEI_compute_data+0x21a>
 8003c56:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8003c84 <QEI_compute_data+0x244>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	691a      	ldr	r2, [r3, #16]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	615a      	str	r2, [r3, #20]
}
 8003c70:	bf00      	nop
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bdb0      	pop	{r4, r5, r7, pc}
 8003c78:	54442d18 	.word	0x54442d18
 8003c7c:	400921fb 	.word	0x400921fb
 8003c80:	404e0000 	.word	0x404e0000
 8003c84:	00000000 	.word	0x00000000

08003c88 <QEI_reset>:

void QEI_reset(QEI *qei) {
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
    // Reset hardware counter
    __HAL_TIM_SET_COUNTER(qei->htimx, 0);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2200      	movs	r2, #0
 8003c98:	625a      	str	r2, [r3, #36]	@ 0x24

    // Reset counter history
    qei->c[NOW] = 0;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	605a      	str	r2, [r3, #4]

    // Reset all position and velocity values
    qei->diff_counts = 0;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pps = 0;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f04f 0200 	mov.w	r2, #0
 8003cb2:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->rpm = 0;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f04f 0200 	mov.w	r2, #0
 8003cba:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = 0;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f04f 0200 	mov.w	r2, #0
 8003cc2:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->pulses = 0;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs = 0;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f04f 0200 	mov.w	r2, #0
 8003cd0:	63da      	str	r2, [r3, #60]	@ 0x3c
    qei->rads = 0;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f04f 0200 	mov.w	r2, #0
 8003cd8:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f04f 0200 	mov.w	r2, #0
 8003ce0:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->mmps = 0;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f04f 0200 	mov.w	r2, #0
 8003ce8:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->radpss = 0;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f04f 0200 	mov.w	r2, #0
 8003cf0:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f04f 0200 	mov.w	r2, #0
 8003cf8:	651a      	str	r2, [r3, #80]	@ 0x50

    // Reset velocity history
    qei->r[NOW] = 0;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f04f 0200 	mov.w	r2, #0
 8003d00:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f04f 0200 	mov.w	r2, #0
 8003d08:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f04f 0200 	mov.w	r2, #0
 8003d10:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f04f 0200 	mov.w	r2, #0
 8003d18:	615a      	str	r2, [r3, #20]
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b08e      	sub	sp, #56	@ 0x38
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6178      	str	r0, [r7, #20]
 8003d2e:	ed87 0a04 	vstr	s0, [r7, #16]
 8003d32:	edc7 0a03 	vstr	s1, [r7, #12]
 8003d36:	ed87 1a02 	vstr	s2, [r7, #8]
 8003d3a:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	2200      	movs	r2, #0
 8003d42:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	f04f 0200 	mov.w	r2, #0
 8003d4a:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f04f 0200 	mov.w	r2, #0
 8003d52:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f04f 0200 	mov.w	r2, #0
 8003d5a:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	f04f 0200 	mov.w	r2, #0
 8003d62:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8003d64:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d68:	edd7 7a04 	vldr	s15, [r7, #16]
 8003d6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d70:	eef0 7ae7 	vabs.f32	s15, s15
 8003d74:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 8003d78:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003d80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d8c:	d503      	bpl.n	8003d96 <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	22ff      	movs	r2, #255	@ 0xff
 8003d92:	741a      	strb	r2, [r3, #16]
 8003d94:	e002      	b.n	8003d9c <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 8003d9c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003da0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003da8:	d006      	beq.n	8003db8 <Trapezoidal_Generator+0x92>
 8003daa:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dae:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003db6:	d104      	bne.n	8003dc2 <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	f04f 0200 	mov.w	r2, #0
 8003dbe:	60da      	str	r2, [r3, #12]
        return;
 8003dc0:	e06f      	b.n	8003ea2 <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8003dc2:	edd7 6a02 	vldr	s13, [r7, #8]
 8003dc6:	ed97 7a01 	vldr	s14, [r7, #4]
 8003dca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003dce:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8003dd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dd6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003dda:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003dde:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003de6:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dee:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8003df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df4:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 8003df6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003dfa:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e02:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 8003e06:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003e0a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003e0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e16:	db27      	blt.n	8003e68 <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 8003e18:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003e1c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003e20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e24:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 8003e28:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e2c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e34:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e3c:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 8003e3e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003e42:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 8003e50:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003e54:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003e58:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	edc3 7a02 	vstr	s15, [r3, #8]
 8003e66:	e018      	b.n	8003e9a <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 8003e68:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003e6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e70:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e74:	eeb0 0a66 	vmov.f32	s0, s13
 8003e78:	f00b f9ba 	bl	800f1f0 <sqrtf>
 8003e7c:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	6a3a      	ldr	r2, [r7, #32]
 8003e84:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	6a3a      	ldr	r2, [r7, #32]
 8003e8a:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 8003e8c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003e90:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	689a      	ldr	r2, [r3, #8]
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	60da      	str	r2, [r3, #12]
}
 8003ea2:	3738      	adds	r7, #56	@ 0x38
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 8003ea8:	b480      	push	{r7}
 8003eaa:	b08d      	sub	sp, #52	@ 0x34
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6178      	str	r0, [r7, #20]
 8003eb0:	6139      	str	r1, [r7, #16]
 8003eb2:	ed87 0a03 	vstr	s0, [r7, #12]
 8003eb6:	edc7 0a02 	vstr	s1, [r7, #8]
 8003eba:	ed87 1a01 	vstr	s2, [r7, #4]
 8003ebe:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ec8:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 800414c <Trapezoidal_Evaluated+0x2a4>
 8003ecc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	ed93 7a03 	vldr	s14, [r3, #12]
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ee2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eea:	f200 811b 	bhi.w	8004124 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	7c1b      	ldrb	r3, [r3, #16]
 8003ef8:	b25b      	sxtb	r3, r3
 8003efa:	ee07 3a90 	vmov	s15, r3
 8003efe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f02:	ed97 7a00 	vldr	s14, [r7]
 8003f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f0a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	ed93 7a00 	vldr	s14, [r3]
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	edd3 7a01 	vldr	s15, [r3, #4]
 8003f1a:	eeb4 7a67 	vcmp.f32	s14, s15
 8003f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f22:	d109      	bne.n	8003f38 <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	edd3 7a00 	vldr	s15, [r3]
 8003f2a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f32:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8003f36:	e00c      	b.n	8003f52 <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	7c1b      	ldrb	r3, [r3, #16]
 8003f3c:	b25b      	sxtb	r3, r3
 8003f3e:	ee07 3a90 	vmov	s15, r3
 8003f42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f46:	ed97 7a01 	vldr	s14, [r7, #4]
 8003f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f4e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	ed93 7a03 	vldr	s14, [r3, #12]
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	edd3 7a00 	vldr	s15, [r3]
 8003f5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f66:	d824      	bhi.n	8003fb2 <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 8003f68:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003f6c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003f70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f88:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	ed93 7a03 	vldr	s14, [r3, #12]
 8003f9c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fae:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8003fb0:	e0c6      	b.n	8004140 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	ed93 7a03 	vldr	s14, [r3, #12]
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	edd3 7a01 	vldr	s15, [r3, #4]
 8003fbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fc6:	d830      	bhi.n	800402a <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003fc8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003fcc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003fd0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	edd3 7a00 	vldr	s15, [r3]
 8003fda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	edd3 7a00 	vldr	s15, [r3]
 8003fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe8:	ed97 7a03 	vldr	s14, [r7, #12]
 8003fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ff0:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	ed93 7a03 	vldr	s14, [r3, #12]
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	edd3 7a00 	vldr	s15, [r3]
 8004000:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004004:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004008:	ee27 7a27 	vmul.f32	s14, s14, s15
 800400c:	edd7 7a06 	vldr	s15, [r7, #24]
 8004010:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800401e:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	f04f 0200 	mov.w	r2, #0
 8004026:	609a      	str	r2, [r3, #8]
}
 8004028:	e08a      	b.n	8004140 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	ed93 7a03 	vldr	s14, [r3, #12]
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	edd3 7a02 	vldr	s15, [r3, #8]
 8004036:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800403a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800403e:	d900      	bls.n	8004042 <Trapezoidal_Evaluated+0x19a>
}
 8004040:	e07e      	b.n	8004140 <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8004042:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004046:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800404a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	edd3 7a00 	vldr	s15, [r3]
 8004054:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	edd3 7a00 	vldr	s15, [r3]
 800405e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004062:	ed97 7a03 	vldr	s14, [r7, #12]
 8004066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800406a:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	ed93 7a01 	vldr	s14, [r3, #4]
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	edd3 7a00 	vldr	s15, [r3]
 800407e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004086:	dd11      	ble.n	80040ac <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	ed93 7a01 	vldr	s14, [r3, #4]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	edd3 7a00 	vldr	s15, [r3]
 8004094:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004098:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800409c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040a0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80040a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040a8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	ed93 7a03 	vldr	s14, [r3, #12]
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80040b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040bc:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 80040c0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80040c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80040c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040cc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80040d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040d4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80040d8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80040dc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80040e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80040e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80040e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80040ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80040f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 80040fa:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80040fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8004102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004106:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800410a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 8004114:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004118:	eef1 7a67 	vneg.f32	s15, s15
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8004122:	e00d      	b.n	8004140 <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	2201      	movs	r2, #1
 8004128:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	f04f 0200 	mov.w	r2, #0
 8004136:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	f04f 0200 	mov.w	r2, #0
 800413e:	609a      	str	r2, [r3, #8]
}
 8004140:	bf00      	nop
 8004142:	3734      	adds	r7, #52	@ 0x34
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	3a83126f 	.word	0x3a83126f

08004150 <temperature_to_base>:
    "ns", "us", "ms", "s", "min", "hour", "day",
    "C", "F", "K"
};

/* Custom conversion functions for temperature */
static float temperature_to_base(float value, Unit from_unit) {
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	ed87 0a01 	vstr	s0, [r7, #4]
 800415a:	4603      	mov	r3, r0
 800415c:	70fb      	strb	r3, [r7, #3]
    switch (from_unit) {
 800415e:	78fb      	ldrb	r3, [r7, #3]
 8004160:	2b1a      	cmp	r3, #26
 8004162:	d018      	beq.n	8004196 <temperature_to_base+0x46>
 8004164:	2b1a      	cmp	r3, #26
 8004166:	dc1d      	bgt.n	80041a4 <temperature_to_base+0x54>
 8004168:	2b18      	cmp	r3, #24
 800416a:	d002      	beq.n	8004172 <temperature_to_base+0x22>
 800416c:	2b19      	cmp	r3, #25
 800416e:	d003      	beq.n	8004178 <temperature_to_base+0x28>
 8004170:	e018      	b.n	80041a4 <temperature_to_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8004172:	edd7 7a01 	vldr	s15, [r7, #4]
 8004176:	e017      	b.n	80041a8 <temperature_to_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value - 32.0f) * 5.0f / 9.0f;
 8004178:	edd7 7a01 	vldr	s15, [r7, #4]
 800417c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80041b8 <temperature_to_base+0x68>
 8004180:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004184:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8004188:	ee27 7a87 	vmul.f32	s14, s15, s14
 800418c:	eef2 6a02 	vmov.f32	s13, #34	@ 0x41100000  9.0
 8004190:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004194:	e008      	b.n	80041a8 <temperature_to_base+0x58>
        case UNIT_KELVIN:
            return value - 273.15f;
 8004196:	edd7 7a01 	vldr	s15, [r7, #4]
 800419a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80041bc <temperature_to_base+0x6c>
 800419e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041a2:	e001      	b.n	80041a8 <temperature_to_base+0x58>
        default:
            return value;
 80041a4:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 80041a8:	eeb0 0a67 	vmov.f32	s0, s15
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	42000000 	.word	0x42000000
 80041bc:	43889333 	.word	0x43889333

080041c0 <temperature_from_base>:

static float temperature_from_base(float value, Unit to_unit) {
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80041ca:	4603      	mov	r3, r0
 80041cc:	70fb      	strb	r3, [r7, #3]
    switch (to_unit) {
 80041ce:	78fb      	ldrb	r3, [r7, #3]
 80041d0:	2b1a      	cmp	r3, #26
 80041d2:	d018      	beq.n	8004206 <temperature_from_base+0x46>
 80041d4:	2b1a      	cmp	r3, #26
 80041d6:	dc1d      	bgt.n	8004214 <temperature_from_base+0x54>
 80041d8:	2b18      	cmp	r3, #24
 80041da:	d002      	beq.n	80041e2 <temperature_from_base+0x22>
 80041dc:	2b19      	cmp	r3, #25
 80041de:	d003      	beq.n	80041e8 <temperature_from_base+0x28>
 80041e0:	e018      	b.n	8004214 <temperature_from_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 80041e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80041e6:	e017      	b.n	8004218 <temperature_from_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value * 9.0f / 5.0f) + 32.0f;
 80041e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80041ec:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80041f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80041f4:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80041f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041fc:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004228 <temperature_from_base+0x68>
 8004200:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004204:	e008      	b.n	8004218 <temperature_from_base+0x58>
        case UNIT_KELVIN:
            return value + 273.15f;
 8004206:	edd7 7a01 	vldr	s15, [r7, #4]
 800420a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800422c <temperature_from_base+0x6c>
 800420e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004212:	e001      	b.n	8004218 <temperature_from_base+0x58>
        default:
            return value;
 8004214:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8004218:	eeb0 0a67 	vmov.f32	s0, s15
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	42000000 	.word	0x42000000
 800422c:	43889333 	.word	0x43889333

08004230 <init_length_converter>:

/* Initialize unit converters with conversion factors */
static void init_length_converter(UnitConverter *converter) {
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_LENGTH;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_M;  /* Meter is the base unit */
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2202      	movs	r2, #2
 8004242:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004244:	2300      	movs	r3, #0
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	e00a      	b.n	8004260 <init_length_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4413      	add	r3, r2
 8004252:	3304      	adds	r3, #4
 8004254:	f04f 0200 	mov.w	r2, #0
 8004258:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	3301      	adds	r3, #1
 800425e:	60fb      	str	r3, [r7, #12]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2b1a      	cmp	r3, #26
 8004264:	ddf1      	ble.n	800424a <init_length_converter+0x1a>
    }

    /* Set conversion factors for length units (to convert to meters) */
    converter->conversion_factors[UNIT_MM] = 0.001f;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a11      	ldr	r2, [pc, #68]	@ (80042b0 <init_length_converter+0x80>)
 800426a:	605a      	str	r2, [r3, #4]
    converter->conversion_factors[UNIT_CM] = 0.01f;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a11      	ldr	r2, [pc, #68]	@ (80042b4 <init_length_converter+0x84>)
 8004270:	609a      	str	r2, [r3, #8]
    converter->conversion_factors[UNIT_M] = 1.0f;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004278:	60da      	str	r2, [r3, #12]
    converter->conversion_factors[UNIT_KM] = 1000.0f;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a0e      	ldr	r2, [pc, #56]	@ (80042b8 <init_length_converter+0x88>)
 800427e:	611a      	str	r2, [r3, #16]
    converter->conversion_factors[UNIT_INCH] = 0.0254f;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a0e      	ldr	r2, [pc, #56]	@ (80042bc <init_length_converter+0x8c>)
 8004284:	615a      	str	r2, [r3, #20]
    converter->conversion_factors[UNIT_FOOT] = 0.3048f;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a0d      	ldr	r2, [pc, #52]	@ (80042c0 <init_length_converter+0x90>)
 800428a:	619a      	str	r2, [r3, #24]
    converter->conversion_factors[UNIT_YARD] = 0.9144f;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a0d      	ldr	r2, [pc, #52]	@ (80042c4 <init_length_converter+0x94>)
 8004290:	61da      	str	r2, [r3, #28]
    converter->conversion_factors[UNIT_MILE] = 1609.344f;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a0c      	ldr	r2, [pc, #48]	@ (80042c8 <init_length_converter+0x98>)
 8004296:	621a      	str	r2, [r3, #32]

    converter->to_base = NULL;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80042a4:	bf00      	nop
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	3a83126f 	.word	0x3a83126f
 80042b4:	3c23d70a 	.word	0x3c23d70a
 80042b8:	447a0000 	.word	0x447a0000
 80042bc:	3cd013a9 	.word	0x3cd013a9
 80042c0:	3e9c0ebf 	.word	0x3e9c0ebf
 80042c4:	3f6a161e 	.word	0x3f6a161e
 80042c8:	44c92b02 	.word	0x44c92b02

080042cc <init_mass_converter>:

static void init_mass_converter(UnitConverter *converter) {
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_MASS;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_KG;  /* Kilogram is the base unit */
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	220a      	movs	r2, #10
 80042de:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80042e0:	2300      	movs	r3, #0
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	e00a      	b.n	80042fc <init_mass_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	4413      	add	r3, r2
 80042ee:	3304      	adds	r3, #4
 80042f0:	f04f 0200 	mov.w	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	3301      	adds	r3, #1
 80042fa:	60fb      	str	r3, [r7, #12]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2b1a      	cmp	r3, #26
 8004300:	ddf1      	ble.n	80042e6 <init_mass_converter+0x1a>
    }

    /* Set conversion factors for mass units (to convert to kilograms) */
    converter->conversion_factors[UNIT_MG] = 0.000001f;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a0e      	ldr	r2, [pc, #56]	@ (8004340 <init_mass_converter+0x74>)
 8004306:	625a      	str	r2, [r3, #36]	@ 0x24
    converter->conversion_factors[UNIT_G] = 0.001f;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a0e      	ldr	r2, [pc, #56]	@ (8004344 <init_mass_converter+0x78>)
 800430c:	629a      	str	r2, [r3, #40]	@ 0x28
    converter->conversion_factors[UNIT_KG] = 1.0f;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004314:	62da      	str	r2, [r3, #44]	@ 0x2c
    converter->conversion_factors[UNIT_TON] = 1000.0f;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a0b      	ldr	r2, [pc, #44]	@ (8004348 <init_mass_converter+0x7c>)
 800431a:	631a      	str	r2, [r3, #48]	@ 0x30
    converter->conversion_factors[UNIT_OZ] = 0.0283495f;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a0b      	ldr	r2, [pc, #44]	@ (800434c <init_mass_converter+0x80>)
 8004320:	635a      	str	r2, [r3, #52]	@ 0x34
    converter->conversion_factors[UNIT_LB] = 0.453592f;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a0a      	ldr	r2, [pc, #40]	@ (8004350 <init_mass_converter+0x84>)
 8004326:	639a      	str	r2, [r3, #56]	@ 0x38

    converter->to_base = NULL;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004334:	bf00      	nop
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	358637bd 	.word	0x358637bd
 8004344:	3a83126f 	.word	0x3a83126f
 8004348:	447a0000 	.word	0x447a0000
 800434c:	3ce83d36 	.word	0x3ce83d36
 8004350:	3ee83d36 	.word	0x3ee83d36

08004354 <init_angle_converter>:

static void init_angle_converter(UnitConverter *converter) {
 8004354:	b480      	push	{r7}
 8004356:	b085      	sub	sp, #20
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_ANGLE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_RADIAN;  /* Radian is the base unit */
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	220f      	movs	r2, #15
 8004366:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004368:	2300      	movs	r3, #0
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e00a      	b.n	8004384 <init_angle_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	3304      	adds	r3, #4
 8004378:	f04f 0200 	mov.w	r2, #0
 800437c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	3301      	adds	r3, #1
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2b1a      	cmp	r3, #26
 8004388:	ddf1      	ble.n	800436e <init_angle_converter+0x1a>
    }

    /* Set conversion factors for angle units (to convert to radians) */
    converter->conversion_factors[UNIT_DEGREE] = M_PI / 180.0f;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a0a      	ldr	r2, [pc, #40]	@ (80043b8 <init_angle_converter+0x64>)
 800438e:	63da      	str	r2, [r3, #60]	@ 0x3c
    converter->conversion_factors[UNIT_RADIAN] = 1.0f;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004396:	641a      	str	r2, [r3, #64]	@ 0x40
    converter->conversion_factors[UNIT_GRADIAN] = M_PI / 200.0f;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a08      	ldr	r2, [pc, #32]	@ (80043bc <init_angle_converter+0x68>)
 800439c:	645a      	str	r2, [r3, #68]	@ 0x44

    converter->to_base = NULL;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2200      	movs	r2, #0
 80043a8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80043aa:	bf00      	nop
 80043ac:	3714      	adds	r7, #20
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	3c8efa35 	.word	0x3c8efa35
 80043bc:	3c80adfd 	.word	0x3c80adfd

080043c0 <init_time_converter>:

static void init_time_converter(UnitConverter *converter) {
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TIME;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2203      	movs	r2, #3
 80043cc:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_SECOND;  /* Second is the base unit */
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2214      	movs	r2, #20
 80043d2:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80043d4:	2300      	movs	r3, #0
 80043d6:	60fb      	str	r3, [r7, #12]
 80043d8:	e00a      	b.n	80043f0 <init_time_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	3304      	adds	r3, #4
 80043e4:	f04f 0200 	mov.w	r2, #0
 80043e8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	3301      	adds	r3, #1
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b1a      	cmp	r3, #26
 80043f4:	ddf1      	ble.n	80043da <init_time_converter+0x1a>
    }

    /* Set conversion factors for time units (to convert to seconds) */
    converter->conversion_factors[UNIT_NANOSECOND] = 1e-9f;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a10      	ldr	r2, [pc, #64]	@ (800443c <init_time_converter+0x7c>)
 80043fa:	649a      	str	r2, [r3, #72]	@ 0x48
    converter->conversion_factors[UNIT_MICROSECOND] = 1e-6f;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4a10      	ldr	r2, [pc, #64]	@ (8004440 <init_time_converter+0x80>)
 8004400:	64da      	str	r2, [r3, #76]	@ 0x4c
    converter->conversion_factors[UNIT_MILLISECOND] = 1e-3f;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a0f      	ldr	r2, [pc, #60]	@ (8004444 <init_time_converter+0x84>)
 8004406:	651a      	str	r2, [r3, #80]	@ 0x50
    converter->conversion_factors[UNIT_SECOND] = 1.0f;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800440e:	655a      	str	r2, [r3, #84]	@ 0x54
    converter->conversion_factors[UNIT_MINUTE] = 60.0f;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a0d      	ldr	r2, [pc, #52]	@ (8004448 <init_time_converter+0x88>)
 8004414:	659a      	str	r2, [r3, #88]	@ 0x58
    converter->conversion_factors[UNIT_HOUR] = 3600.0f;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a0c      	ldr	r2, [pc, #48]	@ (800444c <init_time_converter+0x8c>)
 800441a:	65da      	str	r2, [r3, #92]	@ 0x5c
    converter->conversion_factors[UNIT_DAY] = 86400.0f;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a0c      	ldr	r2, [pc, #48]	@ (8004450 <init_time_converter+0x90>)
 8004420:	661a      	str	r2, [r3, #96]	@ 0x60

    converter->to_base = NULL;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800442e:	bf00      	nop
 8004430:	3714      	adds	r7, #20
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	3089705f 	.word	0x3089705f
 8004440:	358637bd 	.word	0x358637bd
 8004444:	3a83126f 	.word	0x3a83126f
 8004448:	42700000 	.word	0x42700000
 800444c:	45610000 	.word	0x45610000
 8004450:	47a8c000 	.word	0x47a8c000

08004454 <init_temperature_converter>:

static void init_temperature_converter(UnitConverter *converter) {
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TEMPERATURE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2204      	movs	r2, #4
 8004460:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_CELSIUS;  /* Celsius is the base unit */
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2218      	movs	r2, #24
 8004466:	705a      	strb	r2, [r3, #1]

    /* For temperature, all conversion factors are 0 because we use custom functions */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004468:	2300      	movs	r3, #0
 800446a:	60fb      	str	r3, [r7, #12]
 800446c:	e00a      	b.n	8004484 <init_temperature_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4413      	add	r3, r2
 8004476:	3304      	adds	r3, #4
 8004478:	f04f 0200 	mov.w	r2, #0
 800447c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	3301      	adds	r3, #1
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2b1a      	cmp	r3, #26
 8004488:	ddf1      	ble.n	800446e <init_temperature_converter+0x1a>
    }

    /* Set custom conversion functions for temperature */
    converter->to_base = temperature_to_base;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a05      	ldr	r2, [pc, #20]	@ (80044a4 <init_temperature_converter+0x50>)
 800448e:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = temperature_from_base;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a05      	ldr	r2, [pc, #20]	@ (80044a8 <init_temperature_converter+0x54>)
 8004494:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004496:	bf00      	nop
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	08004151 	.word	0x08004151
 80044a8:	080041c1 	.word	0x080041c1

080044ac <UnitConverter_init>:

/* Initialize the unit converter system */
void UnitConverter_init(UnitConverterSystem *system) {
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
    /* Initialize each unit type converter */
    init_length_converter(&system->converters[UNIT_TYPE_LENGTH]);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7ff feba 	bl	8004230 <init_length_converter>
    init_mass_converter(&system->converters[UNIT_TYPE_MASS]);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	3378      	adds	r3, #120	@ 0x78
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7ff ff03 	bl	80042cc <init_mass_converter>
    init_angle_converter(&system->converters[UNIT_TYPE_ANGLE]);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	33f0      	adds	r3, #240	@ 0xf0
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7ff ff42 	bl	8004354 <init_angle_converter>
    init_time_converter(&system->converters[UNIT_TYPE_TIME]);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7ff ff72 	bl	80043c0 <init_time_converter>
    init_temperature_converter(&system->converters[UNIT_TYPE_TEMPERATURE]);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7ff ffb6 	bl	8004454 <init_temperature_converter>
}
 80044e8:	bf00      	nop
 80044ea:	3708      	adds	r7, #8
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <UnitConverter_get_unit_type>:

/* Get the unit type for a given unit */
UnitType UnitConverter_get_unit_type(Unit unit) {
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	4603      	mov	r3, r0
 80044f8:	71fb      	strb	r3, [r7, #7]
    if (unit < UNIT_COUNT) {
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	2b1a      	cmp	r3, #26
 80044fe:	d803      	bhi.n	8004508 <UnitConverter_get_unit_type+0x18>
        return unit_types[unit];
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	4a05      	ldr	r2, [pc, #20]	@ (8004518 <UnitConverter_get_unit_type+0x28>)
 8004504:	5cd3      	ldrb	r3, [r2, r3]
 8004506:	e000      	b.n	800450a <UnitConverter_get_unit_type+0x1a>
    }
    return UNIT_TYPE_LENGTH; /* Default to length if invalid */
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	200000d4 	.word	0x200000d4

0800451c <UnitConverter_convert>:

/* Convert a value from one unit to another */
float UnitConverter_convert(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 800451c:	b580      	push	{r7, lr}
 800451e:	b088      	sub	sp, #32
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	ed87 0a02 	vstr	s0, [r7, #8]
 8004528:	460b      	mov	r3, r1
 800452a:	71fb      	strb	r3, [r7, #7]
 800452c:	4613      	mov	r3, r2
 800452e:	71bb      	strb	r3, [r7, #6]
    /* Check if units are of the same type */
    UnitType from_type = UnitConverter_get_unit_type(from_unit);
 8004530:	79fb      	ldrb	r3, [r7, #7]
 8004532:	4618      	mov	r0, r3
 8004534:	f7ff ffdc 	bl	80044f0 <UnitConverter_get_unit_type>
 8004538:	4603      	mov	r3, r0
 800453a:	76fb      	strb	r3, [r7, #27]
    UnitType to_type = UnitConverter_get_unit_type(to_unit);
 800453c:	79bb      	ldrb	r3, [r7, #6]
 800453e:	4618      	mov	r0, r3
 8004540:	f7ff ffd6 	bl	80044f0 <UnitConverter_get_unit_type>
 8004544:	4603      	mov	r3, r0
 8004546:	76bb      	strb	r3, [r7, #26]

    if (from_type != to_type) {
 8004548:	7efa      	ldrb	r2, [r7, #27]
 800454a:	7ebb      	ldrb	r3, [r7, #26]
 800454c:	429a      	cmp	r2, r3
 800454e:	d002      	beq.n	8004556 <UnitConverter_convert+0x3a>
        /* Cannot convert between different unit types */
        return value;
 8004550:	edd7 7a02 	vldr	s15, [r7, #8]
 8004554:	e03b      	b.n	80045ce <UnitConverter_convert+0xb2>
    }

    /* Get the appropriate converter */
    UnitConverter *converter = &system->converters[from_type];
 8004556:	7efa      	ldrb	r2, [r7, #27]
 8004558:	4613      	mov	r3, r2
 800455a:	011b      	lsls	r3, r3, #4
 800455c:	1a9b      	subs	r3, r3, r2
 800455e:	00db      	lsls	r3, r3, #3
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	4413      	add	r3, r2
 8004564:	617b      	str	r3, [r7, #20]

    /* Convert to base unit */
    float base_value;
    if (converter->to_base) {
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800456a:	2b00      	cmp	r3, #0
 800456c:	d009      	beq.n	8004582 <UnitConverter_convert+0x66>
        /* Use custom function if available */
        base_value = converter->to_base(value, from_unit);
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004572:	79fa      	ldrb	r2, [r7, #7]
 8004574:	4610      	mov	r0, r2
 8004576:	ed97 0a02 	vldr	s0, [r7, #8]
 800457a:	4798      	blx	r3
 800457c:	ed87 0a07 	vstr	s0, [r7, #28]
 8004580:	e00c      	b.n	800459c <UnitConverter_convert+0x80>
    } else {
        /* Use conversion factor */
        base_value = value * converter->conversion_factors[from_unit];
 8004582:	79fb      	ldrb	r3, [r7, #7]
 8004584:	697a      	ldr	r2, [r7, #20]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4413      	add	r3, r2
 800458a:	3304      	adds	r3, #4
 800458c:	edd3 7a00 	vldr	s15, [r3]
 8004590:	ed97 7a02 	vldr	s14, [r7, #8]
 8004594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004598:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* Convert from base unit to target unit */
    if (converter->from_base) {
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d009      	beq.n	80045b8 <UnitConverter_convert+0x9c>
        /* Use custom function if available */
        return converter->from_base(base_value, to_unit);
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045a8:	79ba      	ldrb	r2, [r7, #6]
 80045aa:	4610      	mov	r0, r2
 80045ac:	ed97 0a07 	vldr	s0, [r7, #28]
 80045b0:	4798      	blx	r3
 80045b2:	eef0 7a40 	vmov.f32	s15, s0
 80045b6:	e00a      	b.n	80045ce <UnitConverter_convert+0xb2>
    } else {
        /* Use conversion factor */
        return base_value / converter->conversion_factors[to_unit];
 80045b8:	79bb      	ldrb	r3, [r7, #6]
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4413      	add	r3, r2
 80045c0:	3304      	adds	r3, #4
 80045c2:	ed93 7a00 	vldr	s14, [r3]
 80045c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80045ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
    }
}
 80045ce:	eeb0 0a67 	vmov.f32	s0, s15
 80045d2:	3720      	adds	r7, #32
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <UnitConverter_angle>:
        return UnitConverter_convert(system, value, from_unit, to_unit);
    }
    return value;
}

float UnitConverter_angle(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80045e4:	460b      	mov	r3, r1
 80045e6:	71fb      	strb	r3, [r7, #7]
 80045e8:	4613      	mov	r3, r2
 80045ea:	71bb      	strb	r3, [r7, #6]
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 80045ec:	79fb      	ldrb	r3, [r7, #7]
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7ff ff7e 	bl	80044f0 <UnitConverter_get_unit_type>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d111      	bne.n	800461e <UnitConverter_angle+0x46>
        UnitConverter_get_unit_type(to_unit) == UNIT_TYPE_ANGLE) {
 80045fa:	79bb      	ldrb	r3, [r7, #6]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7ff ff77 	bl	80044f0 <UnitConverter_get_unit_type>
 8004602:	4603      	mov	r3, r0
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004604:	2b02      	cmp	r3, #2
 8004606:	d10a      	bne.n	800461e <UnitConverter_angle+0x46>
        return UnitConverter_convert(system, value, from_unit, to_unit);
 8004608:	79ba      	ldrb	r2, [r7, #6]
 800460a:	79fb      	ldrb	r3, [r7, #7]
 800460c:	4619      	mov	r1, r3
 800460e:	ed97 0a02 	vldr	s0, [r7, #8]
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f7ff ff82 	bl	800451c <UnitConverter_convert>
 8004618:	eef0 7a40 	vmov.f32	s15, s0
 800461c:	e001      	b.n	8004622 <UnitConverter_angle+0x4a>
    }
    return value;
 800461e:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8004622:	eeb0 0a67 	vmov.f32	s0, s15
 8004626:	3710      	adds	r7, #16
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b08c      	sub	sp, #48	@ 0x30
 8004630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004636:	2200      	movs	r2, #0
 8004638:	601a      	str	r2, [r3, #0]
 800463a:	605a      	str	r2, [r3, #4]
 800463c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800463e:	1d3b      	adds	r3, r7, #4
 8004640:	2220      	movs	r2, #32
 8004642:	2100      	movs	r1, #0
 8004644:	4618      	mov	r0, r3
 8004646:	f00a fcb9 	bl	800efbc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800464a:	4b39      	ldr	r3, [pc, #228]	@ (8004730 <MX_ADC1_Init+0x104>)
 800464c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004650:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004652:	4b37      	ldr	r3, [pc, #220]	@ (8004730 <MX_ADC1_Init+0x104>)
 8004654:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004658:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800465a:	4b35      	ldr	r3, [pc, #212]	@ (8004730 <MX_ADC1_Init+0x104>)
 800465c:	2200      	movs	r2, #0
 800465e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004660:	4b33      	ldr	r3, [pc, #204]	@ (8004730 <MX_ADC1_Init+0x104>)
 8004662:	2200      	movs	r2, #0
 8004664:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004666:	4b32      	ldr	r3, [pc, #200]	@ (8004730 <MX_ADC1_Init+0x104>)
 8004668:	2200      	movs	r2, #0
 800466a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800466c:	4b30      	ldr	r3, [pc, #192]	@ (8004730 <MX_ADC1_Init+0x104>)
 800466e:	2201      	movs	r2, #1
 8004670:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004672:	4b2f      	ldr	r3, [pc, #188]	@ (8004730 <MX_ADC1_Init+0x104>)
 8004674:	2204      	movs	r2, #4
 8004676:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004678:	4b2d      	ldr	r3, [pc, #180]	@ (8004730 <MX_ADC1_Init+0x104>)
 800467a:	2200      	movs	r2, #0
 800467c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800467e:	4b2c      	ldr	r3, [pc, #176]	@ (8004730 <MX_ADC1_Init+0x104>)
 8004680:	2201      	movs	r2, #1
 8004682:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8004684:	4b2a      	ldr	r3, [pc, #168]	@ (8004730 <MX_ADC1_Init+0x104>)
 8004686:	2202      	movs	r2, #2
 8004688:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800468a:	4b29      	ldr	r3, [pc, #164]	@ (8004730 <MX_ADC1_Init+0x104>)
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004692:	4b27      	ldr	r3, [pc, #156]	@ (8004730 <MX_ADC1_Init+0x104>)
 8004694:	2200      	movs	r2, #0
 8004696:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004698:	4b25      	ldr	r3, [pc, #148]	@ (8004730 <MX_ADC1_Init+0x104>)
 800469a:	2200      	movs	r2, #0
 800469c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800469e:	4b24      	ldr	r3, [pc, #144]	@ (8004730 <MX_ADC1_Init+0x104>)
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80046a6:	4b22      	ldr	r3, [pc, #136]	@ (8004730 <MX_ADC1_Init+0x104>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80046ac:	4b20      	ldr	r3, [pc, #128]	@ (8004730 <MX_ADC1_Init+0x104>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80046b4:	481e      	ldr	r0, [pc, #120]	@ (8004730 <MX_ADC1_Init+0x104>)
 80046b6:	f003 fb49 	bl	8007d4c <HAL_ADC_Init>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d001      	beq.n	80046c4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80046c0:	f001 fba8 	bl	8005e14 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80046c4:	2300      	movs	r3, #0
 80046c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80046c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046cc:	4619      	mov	r1, r3
 80046ce:	4818      	ldr	r0, [pc, #96]	@ (8004730 <MX_ADC1_Init+0x104>)
 80046d0:	f004 fc68 	bl	8008fa4 <HAL_ADCEx_MultiModeConfigChannel>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d001      	beq.n	80046de <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80046da:	f001 fb9b 	bl	8005e14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80046de:	4b15      	ldr	r3, [pc, #84]	@ (8004734 <MX_ADC1_Init+0x108>)
 80046e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80046e2:	2306      	movs	r3, #6
 80046e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80046e6:	2307      	movs	r3, #7
 80046e8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80046ea:	237f      	movs	r3, #127	@ 0x7f
 80046ec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80046ee:	2304      	movs	r3, #4
 80046f0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80046f6:	1d3b      	adds	r3, r7, #4
 80046f8:	4619      	mov	r1, r3
 80046fa:	480d      	ldr	r0, [pc, #52]	@ (8004730 <MX_ADC1_Init+0x104>)
 80046fc:	f003 fdd4 	bl	80082a8 <HAL_ADC_ConfigChannel>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004706:	f001 fb85 	bl	8005e14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800470a:	4b0b      	ldr	r3, [pc, #44]	@ (8004738 <MX_ADC1_Init+0x10c>)
 800470c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800470e:	230c      	movs	r3, #12
 8004710:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004712:	1d3b      	adds	r3, r7, #4
 8004714:	4619      	mov	r1, r3
 8004716:	4806      	ldr	r0, [pc, #24]	@ (8004730 <MX_ADC1_Init+0x104>)
 8004718:	f003 fdc6 	bl	80082a8 <HAL_ADC_ConfigChannel>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d001      	beq.n	8004726 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8004722:	f001 fb77 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004726:	bf00      	nop
 8004728:	3730      	adds	r7, #48	@ 0x30
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	20000178 	.word	0x20000178
 8004734:	19200040 	.word	0x19200040
 8004738:	1d500080 	.word	0x1d500080

0800473c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b09e      	sub	sp, #120	@ 0x78
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004744:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004748:	2200      	movs	r2, #0
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	605a      	str	r2, [r3, #4]
 800474e:	609a      	str	r2, [r3, #8]
 8004750:	60da      	str	r2, [r3, #12]
 8004752:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004754:	f107 0310 	add.w	r3, r7, #16
 8004758:	2254      	movs	r2, #84	@ 0x54
 800475a:	2100      	movs	r1, #0
 800475c:	4618      	mov	r0, r3
 800475e:	f00a fc2d 	bl	800efbc <memset>
  if(adcHandle->Instance==ADC1)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800476a:	d15e      	bne.n	800482a <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800476c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004770:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004772:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004776:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004778:	f107 0310 	add.w	r3, r7, #16
 800477c:	4618      	mov	r0, r3
 800477e:	f006 f907 	bl	800a990 <HAL_RCCEx_PeriphCLKConfig>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d001      	beq.n	800478c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004788:	f001 fb44 	bl	8005e14 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800478c:	4b29      	ldr	r3, [pc, #164]	@ (8004834 <HAL_ADC_MspInit+0xf8>)
 800478e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004790:	4a28      	ldr	r2, [pc, #160]	@ (8004834 <HAL_ADC_MspInit+0xf8>)
 8004792:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004796:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004798:	4b26      	ldr	r3, [pc, #152]	@ (8004834 <HAL_ADC_MspInit+0xf8>)
 800479a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800479c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047a0:	60fb      	str	r3, [r7, #12]
 80047a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047a4:	4b23      	ldr	r3, [pc, #140]	@ (8004834 <HAL_ADC_MspInit+0xf8>)
 80047a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a8:	4a22      	ldr	r2, [pc, #136]	@ (8004834 <HAL_ADC_MspInit+0xf8>)
 80047aa:	f043 0304 	orr.w	r3, r3, #4
 80047ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047b0:	4b20      	ldr	r3, [pc, #128]	@ (8004834 <HAL_ADC_MspInit+0xf8>)
 80047b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	60bb      	str	r3, [r7, #8]
 80047ba:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80047bc:	2303      	movs	r3, #3
 80047be:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047c0:	2303      	movs	r3, #3
 80047c2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c4:	2300      	movs	r3, #0
 80047c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047c8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80047cc:	4619      	mov	r1, r3
 80047ce:	481a      	ldr	r0, [pc, #104]	@ (8004838 <HAL_ADC_MspInit+0xfc>)
 80047d0:	f005 f932 	bl	8009a38 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80047d4:	4b19      	ldr	r3, [pc, #100]	@ (800483c <HAL_ADC_MspInit+0x100>)
 80047d6:	4a1a      	ldr	r2, [pc, #104]	@ (8004840 <HAL_ADC_MspInit+0x104>)
 80047d8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80047da:	4b18      	ldr	r3, [pc, #96]	@ (800483c <HAL_ADC_MspInit+0x100>)
 80047dc:	2205      	movs	r2, #5
 80047de:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047e0:	4b16      	ldr	r3, [pc, #88]	@ (800483c <HAL_ADC_MspInit+0x100>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80047e6:	4b15      	ldr	r3, [pc, #84]	@ (800483c <HAL_ADC_MspInit+0x100>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80047ec:	4b13      	ldr	r3, [pc, #76]	@ (800483c <HAL_ADC_MspInit+0x100>)
 80047ee:	2280      	movs	r2, #128	@ 0x80
 80047f0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80047f2:	4b12      	ldr	r3, [pc, #72]	@ (800483c <HAL_ADC_MspInit+0x100>)
 80047f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047f8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80047fa:	4b10      	ldr	r3, [pc, #64]	@ (800483c <HAL_ADC_MspInit+0x100>)
 80047fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004800:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004802:	4b0e      	ldr	r3, [pc, #56]	@ (800483c <HAL_ADC_MspInit+0x100>)
 8004804:	2220      	movs	r2, #32
 8004806:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004808:	4b0c      	ldr	r3, [pc, #48]	@ (800483c <HAL_ADC_MspInit+0x100>)
 800480a:	2200      	movs	r2, #0
 800480c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800480e:	480b      	ldr	r0, [pc, #44]	@ (800483c <HAL_ADC_MspInit+0x100>)
 8004810:	f004 fde0 	bl	80093d4 <HAL_DMA_Init>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 800481a:	f001 fafb 	bl	8005e14 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a06      	ldr	r2, [pc, #24]	@ (800483c <HAL_ADC_MspInit+0x100>)
 8004822:	655a      	str	r2, [r3, #84]	@ 0x54
 8004824:	4a05      	ldr	r2, [pc, #20]	@ (800483c <HAL_ADC_MspInit+0x100>)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800482a:	bf00      	nop
 800482c:	3778      	adds	r7, #120	@ 0x78
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	40021000 	.word	0x40021000
 8004838:	48000800 	.word	0x48000800
 800483c:	200001e4 	.word	0x200001e4
 8004840:	40020008 	.word	0x40020008

08004844 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800484a:	4b22      	ldr	r3, [pc, #136]	@ (80048d4 <MX_DMA_Init+0x90>)
 800484c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800484e:	4a21      	ldr	r2, [pc, #132]	@ (80048d4 <MX_DMA_Init+0x90>)
 8004850:	f043 0304 	orr.w	r3, r3, #4
 8004854:	6493      	str	r3, [r2, #72]	@ 0x48
 8004856:	4b1f      	ldr	r3, [pc, #124]	@ (80048d4 <MX_DMA_Init+0x90>)
 8004858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800485a:	f003 0304 	and.w	r3, r3, #4
 800485e:	607b      	str	r3, [r7, #4]
 8004860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004862:	4b1c      	ldr	r3, [pc, #112]	@ (80048d4 <MX_DMA_Init+0x90>)
 8004864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004866:	4a1b      	ldr	r2, [pc, #108]	@ (80048d4 <MX_DMA_Init+0x90>)
 8004868:	f043 0301 	orr.w	r3, r3, #1
 800486c:	6493      	str	r3, [r2, #72]	@ 0x48
 800486e:	4b19      	ldr	r3, [pc, #100]	@ (80048d4 <MX_DMA_Init+0x90>)
 8004870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	603b      	str	r3, [r7, #0]
 8004878:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800487a:	2200      	movs	r2, #0
 800487c:	2100      	movs	r1, #0
 800487e:	200b      	movs	r0, #11
 8004880:	f004 fd73 	bl	800936a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004884:	200b      	movs	r0, #11
 8004886:	f004 fd8a 	bl	800939e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800488a:	2200      	movs	r2, #0
 800488c:	2100      	movs	r1, #0
 800488e:	200c      	movs	r0, #12
 8004890:	f004 fd6b 	bl	800936a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004894:	200c      	movs	r0, #12
 8004896:	f004 fd82 	bl	800939e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800489a:	2200      	movs	r2, #0
 800489c:	2100      	movs	r1, #0
 800489e:	200d      	movs	r0, #13
 80048a0:	f004 fd63 	bl	800936a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80048a4:	200d      	movs	r0, #13
 80048a6:	f004 fd7a 	bl	800939e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80048aa:	2200      	movs	r2, #0
 80048ac:	2100      	movs	r1, #0
 80048ae:	200e      	movs	r0, #14
 80048b0:	f004 fd5b 	bl	800936a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80048b4:	200e      	movs	r0, #14
 80048b6:	f004 fd72 	bl	800939e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80048ba:	2200      	movs	r2, #0
 80048bc:	2100      	movs	r1, #0
 80048be:	200f      	movs	r0, #15
 80048c0:	f004 fd53 	bl	800936a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80048c4:	200f      	movs	r0, #15
 80048c6:	f004 fd6a 	bl	800939e <HAL_NVIC_EnableIRQ>

}
 80048ca:	bf00      	nop
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	40021000 	.word	0x40021000

080048d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b08a      	sub	sp, #40	@ 0x28
 80048dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048de:	f107 0314 	add.w	r3, r7, #20
 80048e2:	2200      	movs	r2, #0
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	605a      	str	r2, [r3, #4]
 80048e8:	609a      	str	r2, [r3, #8]
 80048ea:	60da      	str	r2, [r3, #12]
 80048ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80048ee:	4b55      	ldr	r3, [pc, #340]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 80048f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048f2:	4a54      	ldr	r2, [pc, #336]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 80048f4:	f043 0304 	orr.w	r3, r3, #4
 80048f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048fa:	4b52      	ldr	r3, [pc, #328]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 80048fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048fe:	f003 0304 	and.w	r3, r3, #4
 8004902:	613b      	str	r3, [r7, #16]
 8004904:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004906:	4b4f      	ldr	r3, [pc, #316]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 8004908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800490a:	4a4e      	ldr	r2, [pc, #312]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 800490c:	f043 0320 	orr.w	r3, r3, #32
 8004910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004912:	4b4c      	ldr	r3, [pc, #304]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 8004914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004916:	f003 0320 	and.w	r3, r3, #32
 800491a:	60fb      	str	r3, [r7, #12]
 800491c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800491e:	4b49      	ldr	r3, [pc, #292]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 8004920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004922:	4a48      	ldr	r2, [pc, #288]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 8004924:	f043 0301 	orr.w	r3, r3, #1
 8004928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800492a:	4b46      	ldr	r3, [pc, #280]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 800492c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	60bb      	str	r3, [r7, #8]
 8004934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004936:	4b43      	ldr	r3, [pc, #268]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 8004938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800493a:	4a42      	ldr	r2, [pc, #264]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 800493c:	f043 0302 	orr.w	r3, r3, #2
 8004940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004942:	4b40      	ldr	r3, [pc, #256]	@ (8004a44 <MX_GPIO_Init+0x16c>)
 8004944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	607b      	str	r3, [r7, #4]
 800494c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 800494e:	2200      	movs	r2, #0
 8004950:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8004954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004958:	f005 fa08 	bl	8009d6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800495c:	2200      	movs	r2, #0
 800495e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004962:	4839      	ldr	r0, [pc, #228]	@ (8004a48 <MX_GPIO_Init+0x170>)
 8004964:	f005 fa02 	bl	8009d6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004968:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800496c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800496e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004972:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004974:	2300      	movs	r3, #0
 8004976:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004978:	f107 0314 	add.w	r3, r7, #20
 800497c:	4619      	mov	r1, r3
 800497e:	4832      	ldr	r0, [pc, #200]	@ (8004a48 <MX_GPIO_Init+0x170>)
 8004980:	f005 f85a 	bl	8009a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 8004984:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8004988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800498a:	2301      	movs	r3, #1
 800498c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004992:	2300      	movs	r3, #0
 8004994:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004996:	f107 0314 	add.w	r3, r7, #20
 800499a:	4619      	mov	r1, r3
 800499c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049a0:	f005 f84a 	bl	8009a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_LIM_Pin UPPER_LIM_Pin */
  GPIO_InitStruct.Pin = LOWER_LIM_Pin|UPPER_LIM_Pin;
 80049a4:	2306      	movs	r3, #6
 80049a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049a8:	2300      	movs	r3, #0
 80049aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80049ac:	2302      	movs	r3, #2
 80049ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049b0:	f107 0314 	add.w	r3, r7, #20
 80049b4:	4619      	mov	r1, r3
 80049b6:	4825      	ldr	r0, [pc, #148]	@ (8004a4c <MX_GPIO_Init+0x174>)
 80049b8:	f005 f83e 	bl	8009a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_PHOTO_Pin EMER_Pin PROX_Pin J1_Pin */
  GPIO_InitStruct.Pin = LOWER_PHOTO_Pin|EMER_Pin|PROX_Pin|J1_Pin;
 80049bc:	f241 03b0 	movw	r3, #4272	@ 0x10b0
 80049c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049c2:	2300      	movs	r3, #0
 80049c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c6:	2300      	movs	r3, #0
 80049c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049ca:	f107 0314 	add.w	r3, r7, #20
 80049ce:	4619      	mov	r1, r3
 80049d0:	481e      	ldr	r0, [pc, #120]	@ (8004a4c <MX_GPIO_Init+0x174>)
 80049d2:	f005 f831 	bl	8009a38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80049d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049dc:	2301      	movs	r3, #1
 80049de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e0:	2300      	movs	r3, #0
 80049e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049e4:	2300      	movs	r3, #0
 80049e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049e8:	f107 0314 	add.w	r3, r7, #20
 80049ec:	4619      	mov	r1, r3
 80049ee:	4816      	ldr	r0, [pc, #88]	@ (8004a48 <MX_GPIO_Init+0x170>)
 80049f0:	f005 f822 	bl	8009a38 <HAL_GPIO_Init>

  /*Configure GPIO pin : UPPER_PHOTO_Pin */
  GPIO_InitStruct.Pin = UPPER_PHOTO_Pin;
 80049f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049fa:	2300      	movs	r3, #0
 80049fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049fe:	2300      	movs	r3, #0
 8004a00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UPPER_PHOTO_GPIO_Port, &GPIO_InitStruct);
 8004a02:	f107 0314 	add.w	r3, r7, #20
 8004a06:	4619      	mov	r1, r3
 8004a08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a0c:	f005 f814 	bl	8009a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : J3_Pin J4_Pin J2_Pin */
  GPIO_InitStruct.Pin = J3_Pin|J4_Pin|J2_Pin;
 8004a10:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004a14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a16:	2300      	movs	r3, #0
 8004a18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a1e:	f107 0314 	add.w	r3, r7, #20
 8004a22:	4619      	mov	r1, r3
 8004a24:	4808      	ldr	r0, [pc, #32]	@ (8004a48 <MX_GPIO_Init+0x170>)
 8004a26:	f005 f807 	bl	8009a38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	2028      	movs	r0, #40	@ 0x28
 8004a30:	f004 fc9b 	bl	800936a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004a34:	2028      	movs	r0, #40	@ 0x28
 8004a36:	f004 fcb2 	bl	800939e <HAL_NVIC_EnableIRQ>

}
 8004a3a:	bf00      	nop
 8004a3c:	3728      	adds	r7, #40	@ 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	40021000 	.word	0x40021000
 8004a48:	48000800 	.word	0x48000800
 8004a4c:	48000400 	.word	0x48000400

08004a50 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004a54:	f3bf 8f4f 	dsb	sy
}
 8004a58:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004a5a:	4b06      	ldr	r3, [pc, #24]	@ (8004a74 <__NVIC_SystemReset+0x24>)
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004a62:	4904      	ldr	r1, [pc, #16]	@ (8004a74 <__NVIC_SystemReset+0x24>)
 8004a64:	4b04      	ldr	r3, [pc, #16]	@ (8004a78 <__NVIC_SystemReset+0x28>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004a6a:	f3bf 8f4f 	dsb	sy
}
 8004a6e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004a70:	bf00      	nop
 8004a72:	e7fd      	b.n	8004a70 <__NVIC_SystemReset+0x20>
 8004a74:	e000ed00 	.word	0xe000ed00
 8004a78:	05fa0004 	.word	0x05fa0004

08004a7c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004a80:	f002 feaf 	bl	80077e2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004a84:	f000 f880 	bl	8004b88 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8004a88:	f7ff ff26 	bl	80048d8 <MX_GPIO_Init>
	MX_DMA_Init();
 8004a8c:	f7ff feda 	bl	8004844 <MX_DMA_Init>
	MX_ADC1_Init();
 8004a90:	f7ff fdcc 	bl	800462c <MX_ADC1_Init>
	MX_TIM2_Init();
 8004a94:	f002 f8ba 	bl	8006c0c <MX_TIM2_Init>
	MX_TIM3_Init();
 8004a98:	f002 f906 	bl	8006ca8 <MX_TIM3_Init>
	MX_TIM4_Init();
 8004a9c:	f002 f95a 	bl	8006d54 <MX_TIM4_Init>
	MX_TIM5_Init();
 8004aa0:	f002 f9ae 	bl	8006e00 <MX_TIM5_Init>
	MX_TIM8_Init();
 8004aa4:	f002 fa02 	bl	8006eac <MX_TIM8_Init>
	MX_USART2_UART_Init();
 8004aa8:	f002 fcc4 	bl	8007434 <MX_USART2_UART_Init>
	MX_TIM16_Init();
 8004aac:	f002 fabc 	bl	8007028 <MX_TIM16_Init>
	MX_TIM1_Init();
 8004ab0:	f002 f818 	bl	8006ae4 <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 8004ab4:	f002 fc74 	bl	80073a0 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	plotter_begin();
 8004ab8:	f001 f9b2 	bl	8005e20 <plotter_begin>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (b1 && !button_pressed_previous && !revtrajectoryActive
 8004abc:	4b27      	ldr	r3, [pc, #156]	@ (8004b5c <main+0xe0>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d032      	beq.n	8004b2a <main+0xae>
 8004ac4:	4b26      	ldr	r3, [pc, #152]	@ (8004b60 <main+0xe4>)
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d12e      	bne.n	8004b2a <main+0xae>
 8004acc:	4b25      	ldr	r3, [pc, #148]	@ (8004b64 <main+0xe8>)
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	f083 0301 	eor.w	r3, r3, #1
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d027      	beq.n	8004b2a <main+0xae>
				&& !pristrajectoryActive) {
 8004ada:	4b23      	ldr	r3, [pc, #140]	@ (8004b68 <main+0xec>)
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	f083 0301 	eor.w	r3, r3, #1
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d020      	beq.n	8004b2a <main+0xae>
			start_combined_trajectory(
 8004ae8:	4b20      	ldr	r3, [pc, #128]	@ (8004b6c <main+0xf0>)
 8004aea:	781b      	ldrb	r3, [r3, #0]
					sequence_pris_points[trajectory_sequence_index],
 8004aec:	4a20      	ldr	r2, [pc, #128]	@ (8004b70 <main+0xf4>)
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	edd3 7a00 	vldr	s15, [r3]
			start_combined_trajectory(
 8004af6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b6c <main+0xf0>)
 8004af8:	781b      	ldrb	r3, [r3, #0]
					sequence_rev_points[trajectory_sequence_index]);
 8004afa:	4a1e      	ldr	r2, [pc, #120]	@ (8004b74 <main+0xf8>)
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	4413      	add	r3, r2
 8004b00:	ed93 7a00 	vldr	s14, [r3]
			start_combined_trajectory(
 8004b04:	eef0 0a47 	vmov.f32	s1, s14
 8004b08:	eeb0 0a67 	vmov.f32	s0, s15
 8004b0c:	f000 f888 	bl	8004c20 <start_combined_trajectory>
			trajectory_sequence_index = (trajectory_sequence_index + 1) % 4;
 8004b10:	4b16      	ldr	r3, [pc, #88]	@ (8004b6c <main+0xf0>)
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	3301      	adds	r3, #1
 8004b16:	425a      	negs	r2, r3
 8004b18:	f003 0303 	and.w	r3, r3, #3
 8004b1c:	f002 0203 	and.w	r2, r2, #3
 8004b20:	bf58      	it	pl
 8004b22:	4253      	negpl	r3, r2
 8004b24:	b2da      	uxtb	r2, r3
 8004b26:	4b11      	ldr	r3, [pc, #68]	@ (8004b6c <main+0xf0>)
 8004b28:	701a      	strb	r2, [r3, #0]
		}

		button_pressed_previous = b1;
 8004b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b5c <main+0xe0>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	b2da      	uxtb	r2, r3
 8004b30:	4b0b      	ldr	r3, [pc, #44]	@ (8004b60 <main+0xe4>)
 8004b32:	701a      	strb	r2, [r3, #0]
		if (b2) {
 8004b34:	4b10      	ldr	r3, [pc, #64]	@ (8004b78 <main+0xfc>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <main+0xc4>
			start_homing();
 8004b3c:	f000 fa16 	bl	8004f6c <start_homing>
		}

		if (b3) {
 8004b40:	4b0e      	ldr	r3, [pc, #56]	@ (8004b7c <main+0x100>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <main+0xd2>
			home = 99;
 8004b48:	4b0d      	ldr	r3, [pc, #52]	@ (8004b80 <main+0x104>)
 8004b4a:	2263      	movs	r2, #99	@ 0x63
 8004b4c:	601a      	str	r2, [r3, #0]
		}

		if (b4) {
 8004b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b84 <main+0x108>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d0b2      	beq.n	8004abc <main+0x40>
			NVIC_SystemReset();
 8004b56:	f7ff ff7b 	bl	8004a50 <__NVIC_SystemReset>
 8004b5a:	bf00      	nop
 8004b5c:	20001844 	.word	0x20001844
 8004b60:	20000315 	.word	0x20000315
 8004b64:	200002c0 	.word	0x200002c0
 8004b68:	2000026c 	.word	0x2000026c
 8004b6c:	20000314 	.word	0x20000314
 8004b70:	08010e88 	.word	0x08010e88
 8004b74:	08010e98 	.word	0x08010e98
 8004b78:	20001848 	.word	0x20001848
 8004b7c:	2000184c 	.word	0x2000184c
 8004b80:	20000310 	.word	0x20000310
 8004b84:	20001850 	.word	0x20001850

08004b88 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b094      	sub	sp, #80	@ 0x50
 8004b8c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004b8e:	f107 0318 	add.w	r3, r7, #24
 8004b92:	2238      	movs	r2, #56	@ 0x38
 8004b94:	2100      	movs	r1, #0
 8004b96:	4618      	mov	r0, r3
 8004b98:	f00a fa10 	bl	800efbc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004b9c:	1d3b      	adds	r3, r7, #4
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	605a      	str	r2, [r3, #4]
 8004ba4:	609a      	str	r2, [r3, #8]
 8004ba6:	60da      	str	r2, [r3, #12]
 8004ba8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004baa:	2000      	movs	r0, #0
 8004bac:	f005 f90e 	bl	8009dcc <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004bb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004bb8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004bba:	2340      	movs	r3, #64	@ 0x40
 8004bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004bc2:	2302      	movs	r3, #2
 8004bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004bc6:	2304      	movs	r3, #4
 8004bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8004bca:	2355      	movs	r3, #85	@ 0x55
 8004bcc:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004bce:	2302      	movs	r3, #2
 8004bd0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004bda:	f107 0318 	add.w	r3, r7, #24
 8004bde:	4618      	mov	r0, r3
 8004be0:	f005 f9a8 	bl	8009f34 <HAL_RCC_OscConfig>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <SystemClock_Config+0x66>
		Error_Handler();
 8004bea:	f001 f913 	bl	8005e14 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004bee:	230f      	movs	r3, #15
 8004bf0:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004c02:	1d3b      	adds	r3, r7, #4
 8004c04:	2104      	movs	r1, #4
 8004c06:	4618      	mov	r0, r3
 8004c08:	f005 fca6 	bl	800a558 <HAL_RCC_ClockConfig>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d001      	beq.n	8004c16 <SystemClock_Config+0x8e>
		Error_Handler();
 8004c12:	f001 f8ff 	bl	8005e14 <Error_Handler>
	}
}
 8004c16:	bf00      	nop
 8004c18:	3750      	adds	r7, #80	@ 0x50
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
	...

08004c20 <start_combined_trajectory>:

/* USER CODE BEGIN 4 */
void start_combined_trajectory(float prismatic_target_mm,
		float revolute_target_deg) {
 8004c20:	b590      	push	{r4, r7, lr}
 8004c22:	ed2d 8b02 	vpush	{d8}
 8004c26:	b08d      	sub	sp, #52	@ 0x34
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c2e:	edc7 0a00 	vstr	s1, [r7]
	// Get current positions
	float pris_current = prismatic_encoder.mm;
 8004c32:	4bba      	ldr	r3, [pc, #744]	@ (8004f1c <start_combined_trajectory+0x2fc>)
 8004c34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c36:	627b      	str	r3, [r7, #36]	@ 0x24
	float rev_current = revolute_encoder.rads;
 8004c38:	4bb9      	ldr	r3, [pc, #740]	@ (8004f20 <start_combined_trajectory+0x300>)
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3c:	623b      	str	r3, [r7, #32]

	// Reset trajectory evaluation structs
	prisEva.t = 0.0f;
 8004c3e:	4bb9      	ldr	r3, [pc, #740]	@ (8004f24 <start_combined_trajectory+0x304>)
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	60da      	str	r2, [r3, #12]
	prisEva.isFinised = false;
 8004c46:	4bb7      	ldr	r3, [pc, #732]	@ (8004f24 <start_combined_trajectory+0x304>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	741a      	strb	r2, [r3, #16]
	revEva.t = 0.0f;
 8004c4c:	4bb6      	ldr	r3, [pc, #728]	@ (8004f28 <start_combined_trajectory+0x308>)
 8004c4e:	f04f 0200 	mov.w	r2, #0
 8004c52:	60da      	str	r2, [r3, #12]
	revEva.isFinised = false;
 8004c54:	4bb4      	ldr	r3, [pc, #720]	@ (8004f28 <start_combined_trajectory+0x308>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	741a      	strb	r2, [r3, #16]

	// Save initial positions
	pris_initial_p = pris_current;
 8004c5a:	4ab4      	ldr	r2, [pc, #720]	@ (8004f2c <start_combined_trajectory+0x30c>)
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5e:	6013      	str	r3, [r2, #0]
	rev_initial_p = rev_current;
 8004c60:	4ab3      	ldr	r2, [pc, #716]	@ (8004f30 <start_combined_trajectory+0x310>)
 8004c62:	6a3b      	ldr	r3, [r7, #32]
 8004c64:	6013      	str	r3, [r2, #0]

	// For prismatic axis - direct target
	pris_target_p = prismatic_target_mm;
 8004c66:	4ab3      	ldr	r2, [pc, #716]	@ (8004f34 <start_combined_trajectory+0x314>)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6013      	str	r3, [r2, #0]

	// For revolute axis - handle path planning
	// Normalize current position to [0, 2]
	float normalized_current = fmodf(rev_current, 2 * PI);
 8004c6c:	eddf 0ab2 	vldr	s1, [pc, #712]	@ 8004f38 <start_combined_trajectory+0x318>
 8004c70:	ed97 0a08 	vldr	s0, [r7, #32]
 8004c74:	f00a fa9c 	bl	800f1b0 <fmodf>
 8004c78:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
	if (normalized_current < 0) {
 8004c7c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004c80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c88:	d507      	bpl.n	8004c9a <start_combined_trajectory+0x7a>
		normalized_current += 2 * PI;
 8004c8a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004c8e:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8004f38 <start_combined_trajectory+0x318>
 8004c92:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c96:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	}

	// Convert target to radians
	float target_radians = UnitConverter_angle(&converter_system,
 8004c9a:	220f      	movs	r2, #15
 8004c9c:	210e      	movs	r1, #14
 8004c9e:	ed97 0a00 	vldr	s0, [r7]
 8004ca2:	48a6      	ldr	r0, [pc, #664]	@ (8004f3c <start_combined_trajectory+0x31c>)
 8004ca4:	f7ff fc98 	bl	80045d8 <UnitConverter_angle>
 8004ca8:	ed87 0a07 	vstr	s0, [r7, #28]
			revolute_target_deg, UNIT_DEGREE, UNIT_RADIAN);

	// Normalize target to [0, 2]
	float normalized_target = fmodf(target_radians, 2 * PI);
 8004cac:	eddf 0aa2 	vldr	s1, [pc, #648]	@ 8004f38 <start_combined_trajectory+0x318>
 8004cb0:	ed97 0a07 	vldr	s0, [r7, #28]
 8004cb4:	f00a fa7c 	bl	800f1b0 <fmodf>
 8004cb8:	ed87 0a06 	vstr	s0, [r7, #24]
	if (normalized_target < 0) {
 8004cbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8004cc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cc8:	d507      	bpl.n	8004cda <start_combined_trajectory+0xba>
		normalized_target += 2 * PI;
 8004cca:	edd7 7a06 	vldr	s15, [r7, #24]
 8004cce:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8004f38 <start_combined_trajectory+0x318>
 8004cd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cd6:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	// Convert to degrees for easier logic
	float current_deg = normalized_current * 180.0f / PI;
 8004cda:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004cde:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8004f40 <start_combined_trajectory+0x320>
 8004ce2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004ce6:	eddf 6a97 	vldr	s13, [pc, #604]	@ 8004f44 <start_combined_trajectory+0x324>
 8004cea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cee:	edc7 7a05 	vstr	s15, [r7, #20]
	float target_deg = revolute_target_deg;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	613b      	str	r3, [r7, #16]

	// Define explicit rules for movements
	float movement_deg = 0.0f;
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	62bb      	str	r3, [r7, #40]	@ 0x28

	// If both angles are on the same side of 180
	if ((current_deg < 180 && target_deg < 180)
 8004cfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d00:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8004f40 <start_combined_trajectory+0x320>
 8004d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d0c:	d508      	bpl.n	8004d20 <start_combined_trajectory+0x100>
 8004d0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d12:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8004f40 <start_combined_trajectory+0x320>
 8004d16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d1e:	d411      	bmi.n	8004d44 <start_combined_trajectory+0x124>
			|| (current_deg >= 180 && target_deg >= 180)) {
 8004d20:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d24:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8004f40 <start_combined_trajectory+0x320>
 8004d28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d30:	db33      	blt.n	8004d9a <start_combined_trajectory+0x17a>
 8004d32:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d36:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8004f40 <start_combined_trajectory+0x320>
 8004d3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d42:	db2a      	blt.n	8004d9a <start_combined_trajectory+0x17a>

		// Simple case - take shortest path
		movement_deg = target_deg - current_deg;
 8004d44:	ed97 7a04 	vldr	s14, [r7, #16]
 8004d48:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d50:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Ensure shortest path
		if (movement_deg > 180)
 8004d54:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004d58:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8004f40 <start_combined_trajectory+0x320>
 8004d5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d64:	dd07      	ble.n	8004d76 <start_combined_trajectory+0x156>
			movement_deg -= 360;
 8004d66:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004d6a:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8004f48 <start_combined_trajectory+0x328>
 8004d6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d72:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		if (movement_deg < -180)
 8004d76:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004d7a:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8004f4c <start_combined_trajectory+0x32c>
 8004d7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d86:	d562      	bpl.n	8004e4e <start_combined_trajectory+0x22e>
			movement_deg += 360;
 8004d88:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004d8c:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8004f48 <start_combined_trajectory+0x328>
 8004d90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d94:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		if (movement_deg < -180)
 8004d98:	e059      	b.n	8004e4e <start_combined_trajectory+0x22e>
	}
	// If we need to cross the 180 boundary
	else {
		// Explicitly determine direction to avoid crossing 180
		if (current_deg < 180) {
 8004d9a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d9e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8004f40 <start_combined_trajectory+0x320>
 8004da2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004daa:	d52a      	bpl.n	8004e02 <start_combined_trajectory+0x1e2>
			// Current < 180, target > 180
			// Go counterclockwise through 0
			if (current_deg < target_deg - 180) {
 8004dac:	edd7 7a04 	vldr	s15, [r7, #16]
 8004db0:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8004f40 <start_combined_trajectory+0x320>
 8004db4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004db8:	ed97 7a05 	vldr	s14, [r7, #20]
 8004dbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc4:	d50e      	bpl.n	8004de4 <start_combined_trajectory+0x1c4>
				movement_deg = -(current_deg + (360 - target_deg)); // Negative = clockwise
 8004dc6:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8004f48 <start_combined_trajectory+0x328>
 8004dca:	edd7 7a04 	vldr	s15, [r7, #16]
 8004dce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004dd2:	edd7 7a05 	vldr	s15, [r7, #20]
 8004dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dda:	eef1 7a67 	vneg.f32	s15, s15
 8004dde:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8004de2:	e034      	b.n	8004e4e <start_combined_trajectory+0x22e>
			} else {
				movement_deg = -(current_deg - target_deg + 360); // Negative = clockwise
 8004de4:	ed97 7a05 	vldr	s14, [r7, #20]
 8004de8:	edd7 7a04 	vldr	s15, [r7, #16]
 8004dec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004df0:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8004f48 <start_combined_trajectory+0x328>
 8004df4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004df8:	eef1 7a67 	vneg.f32	s15, s15
 8004dfc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8004e00:	e025      	b.n	8004e4e <start_combined_trajectory+0x22e>
			}
		} else {
			// Current > 180, target < 180
			// Go clockwise through 0
			if (target_deg < current_deg - 180) {
 8004e02:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e06:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8004f40 <start_combined_trajectory+0x320>
 8004e0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e0e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004e12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e1a:	d50c      	bpl.n	8004e36 <start_combined_trajectory+0x216>
				movement_deg = 360 - current_deg + target_deg; // Positive = counterclockwise
 8004e1c:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8004f48 <start_combined_trajectory+0x328>
 8004e20:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e28:	ed97 7a04 	vldr	s14, [r7, #16]
 8004e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e30:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8004e34:	e00b      	b.n	8004e4e <start_combined_trajectory+0x22e>
			} else {
				movement_deg = target_deg - current_deg + 360; // Positive = counterclockwise
 8004e36:	ed97 7a04 	vldr	s14, [r7, #16]
 8004e3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e42:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8004f48 <start_combined_trajectory+0x328>
 8004e46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e4a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			}
		}
	}

	// Convert to radians and apply to absolute position
	float movement_rad = movement_deg * PI / 180.0f;
 8004e4e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004e52:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8004f44 <start_combined_trajectory+0x324>
 8004e56:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e5a:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8004f40 <start_combined_trajectory+0x320>
 8004e5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e62:	edc7 7a03 	vstr	s15, [r7, #12]
	rev_target_p = rev_initial_p + movement_rad;
 8004e66:	4b32      	ldr	r3, [pc, #200]	@ (8004f30 <start_combined_trajectory+0x310>)
 8004e68:	ed93 7a00 	vldr	s14, [r3]
 8004e6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004e70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e74:	4b36      	ldr	r3, [pc, #216]	@ (8004f50 <start_combined_trajectory+0x330>)
 8004e76:	edc3 7a00 	vstr	s15, [r3]

	// Generate trajectories
	Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8004f2c <start_combined_trajectory+0x30c>)
 8004e7c:	ed93 8a00 	vldr	s16, [r3]
 8004e80:	4b2c      	ldr	r3, [pc, #176]	@ (8004f34 <start_combined_trajectory+0x314>)
 8004e82:	edd3 8a00 	vldr	s17, [r3]
			ZGX45RGG_400RPM_Constant.sd_max, ZGX45RGG_400RPM_Constant.sdd_max);
 8004e86:	4b33      	ldr	r3, [pc, #204]	@ (8004f54 <start_combined_trajectory+0x334>)
 8004e88:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004e8c:	4610      	mov	r0, r2
 8004e8e:	4619      	mov	r1, r3
 8004e90:	f7fb fe60 	bl	8000b54 <__aeabi_d2f>
 8004e94:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.sd_max, ZGX45RGG_400RPM_Constant.sdd_max);
 8004e96:	4b2f      	ldr	r3, [pc, #188]	@ (8004f54 <start_combined_trajectory+0x334>)
 8004e98:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
	Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004e9c:	4610      	mov	r0, r2
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	f7fb fe58 	bl	8000b54 <__aeabi_d2f>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	ee01 3a90 	vmov	s3, r3
 8004eaa:	ee01 4a10 	vmov	s2, r4
 8004eae:	eef0 0a68 	vmov.f32	s1, s17
 8004eb2:	eeb0 0a48 	vmov.f32	s0, s16
 8004eb6:	4828      	ldr	r0, [pc, #160]	@ (8004f58 <start_combined_trajectory+0x338>)
 8004eb8:	f7fe ff35 	bl	8003d26 <Trapezoidal_Generator>

	Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 8004ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f30 <start_combined_trajectory+0x310>)
 8004ebe:	ed93 8a00 	vldr	s16, [r3]
 8004ec2:	4b23      	ldr	r3, [pc, #140]	@ (8004f50 <start_combined_trajectory+0x330>)
 8004ec4:	edd3 8a00 	vldr	s17, [r3]
			ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qdd_max);
 8004ec8:	4b24      	ldr	r3, [pc, #144]	@ (8004f5c <start_combined_trajectory+0x33c>)
 8004eca:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 8004ece:	4610      	mov	r0, r2
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	f7fb fe3f 	bl	8000b54 <__aeabi_d2f>
 8004ed6:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qdd_max);
 8004ed8:	4b20      	ldr	r3, [pc, #128]	@ (8004f5c <start_combined_trajectory+0x33c>)
 8004eda:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
	Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 8004ede:	4610      	mov	r0, r2
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	f7fb fe37 	bl	8000b54 <__aeabi_d2f>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	ee01 3a90 	vmov	s3, r3
 8004eec:	ee01 4a10 	vmov	s2, r4
 8004ef0:	eef0 0a68 	vmov.f32	s1, s17
 8004ef4:	eeb0 0a48 	vmov.f32	s0, s16
 8004ef8:	4819      	ldr	r0, [pc, #100]	@ (8004f60 <start_combined_trajectory+0x340>)
 8004efa:	f7fe ff14 	bl	8003d26 <Trapezoidal_Generator>

	plotter_pen_up();
 8004efe:	f001 fc01 	bl	8006704 <plotter_pen_up>

	pristrajectoryActive = true;
 8004f02:	4b18      	ldr	r3, [pc, #96]	@ (8004f64 <start_combined_trajectory+0x344>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	701a      	strb	r2, [r3, #0]
	revtrajectoryActive = true;
 8004f08:	4b17      	ldr	r3, [pc, #92]	@ (8004f68 <start_combined_trajectory+0x348>)
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	701a      	strb	r2, [r3, #0]
}
 8004f0e:	bf00      	nop
 8004f10:	3734      	adds	r7, #52	@ 0x34
 8004f12:	46bd      	mov	sp, r7
 8004f14:	ecbd 8b02 	vpop	{d8}
 8004f18:	bd90      	pop	{r4, r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	200003c8 	.word	0x200003c8
 8004f20:	20000424 	.word	0x20000424
 8004f24:	20000258 	.word	0x20000258
 8004f28:	200002ac 	.word	0x200002ac
 8004f2c:	20000270 	.word	0x20000270
 8004f30:	200002c4 	.word	0x200002c4
 8004f34:	20000274 	.word	0x20000274
 8004f38:	40c90fdb 	.word	0x40c90fdb
 8004f3c:	20000794 	.word	0x20000794
 8004f40:	43340000 	.word	0x43340000
 8004f44:	40490fdb 	.word	0x40490fdb
 8004f48:	43b40000 	.word	0x43b40000
 8004f4c:	c3340000 	.word	0xc3340000
 8004f50:	200002c8 	.word	0x200002c8
 8004f54:	20000060 	.word	0x20000060
 8004f58:	20000244 	.word	0x20000244
 8004f5c:	20000000 	.word	0x20000000
 8004f60:	20000298 	.word	0x20000298
 8004f64:	2000026c 	.word	0x2000026c
 8004f68:	200002c0 	.word	0x200002c0

08004f6c <start_homing>:

void start_homing() {
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
	// Initialize homing state
	homing_in_progress = true;
 8004f70:	4b04      	ldr	r3, [pc, #16]	@ (8004f84 <start_homing+0x18>)
 8004f72:	2201      	movs	r2, #1
 8004f74:	701a      	strb	r2, [r3, #0]

	// First ensure pen is up
	plotter_pen_up();
 8004f76:	f001 fbc5 	bl	8006704 <plotter_pen_up>

	// Enter homing state
	home = 1; // This triggers your existing homing sequence in the timer callback
 8004f7a:	4b03      	ldr	r3, [pc, #12]	@ (8004f88 <start_homing+0x1c>)
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	601a      	str	r2, [r3, #0]
}
 8004f80:	bf00      	nop
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	200002fc 	.word	0x200002fc
 8004f88:	20000310 	.word	0x20000310

08004f8c <update_control_loops>:

void update_control_loops() {
 8004f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f90:	ed2d 8b02 	vpush	{d8}
 8004f94:	b089      	sub	sp, #36	@ 0x24
 8004f96:	af00      	add	r7, sp, #0
	// Normalize revolute position
	cur_pos = fmodf(revolute_encoder.rads, 2 * PI);
 8004f98:	4ba5      	ldr	r3, [pc, #660]	@ (8005230 <update_control_loops+0x2a4>)
 8004f9a:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8004f9e:	eddf 0aa5 	vldr	s1, [pc, #660]	@ 8005234 <update_control_loops+0x2a8>
 8004fa2:	eeb0 0a67 	vmov.f32	s0, s15
 8004fa6:	f00a f903 	bl	800f1b0 <fmodf>
 8004faa:	eef0 7a40 	vmov.f32	s15, s0
 8004fae:	4ba2      	ldr	r3, [pc, #648]	@ (8005238 <update_control_loops+0x2ac>)
 8004fb0:	edc3 7a00 	vstr	s15, [r3]
	if (cur_pos < 0) {
 8004fb4:	4ba0      	ldr	r3, [pc, #640]	@ (8005238 <update_control_loops+0x2ac>)
 8004fb6:	edd3 7a00 	vldr	s15, [r3]
 8004fba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fc2:	d509      	bpl.n	8004fd8 <update_control_loops+0x4c>
		cur_pos += 2 * PI;
 8004fc4:	4b9c      	ldr	r3, [pc, #624]	@ (8005238 <update_control_loops+0x2ac>)
 8004fc6:	edd3 7a00 	vldr	s15, [r3]
 8004fca:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8005234 <update_control_loops+0x2a8>
 8004fce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fd2:	4b99      	ldr	r3, [pc, #612]	@ (8005238 <update_control_loops+0x2ac>)
 8004fd4:	edc3 7a00 	vstr	s15, [r3]
	}

	// Calculate angle in degrees for display/debugging
	deg = UnitConverter_angle(&converter_system, cur_pos, UNIT_RADIAN,
 8004fd8:	4b97      	ldr	r3, [pc, #604]	@ (8005238 <update_control_loops+0x2ac>)
 8004fda:	edd3 7a00 	vldr	s15, [r3]
 8004fde:	220e      	movs	r2, #14
 8004fe0:	210f      	movs	r1, #15
 8004fe2:	eeb0 0a67 	vmov.f32	s0, s15
 8004fe6:	4895      	ldr	r0, [pc, #596]	@ (800523c <update_control_loops+0x2b0>)
 8004fe8:	f7ff faf6 	bl	80045d8 <UnitConverter_angle>
 8004fec:	eef0 7a40 	vmov.f32	s15, s0
 8004ff0:	4b93      	ldr	r3, [pc, #588]	@ (8005240 <update_control_loops+0x2b4>)
 8004ff2:	edc3 7a00 	vstr	s15, [r3]
			UNIT_DEGREE);

	// Update prismatic trajectory if active
	if (pristrajectoryActive && !prisEva.isFinised) {
 8004ff6:	4b93      	ldr	r3, [pc, #588]	@ (8005244 <update_control_loops+0x2b8>)
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d047      	beq.n	800508e <update_control_loops+0x102>
 8004ffe:	4b92      	ldr	r3, [pc, #584]	@ (8005248 <update_control_loops+0x2bc>)
 8005000:	7c1b      	ldrb	r3, [r3, #16]
 8005002:	f083 0301 	eor.w	r3, r3, #1
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b00      	cmp	r3, #0
 800500a:	d040      	beq.n	800508e <update_control_loops+0x102>
		Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 800500c:	4b8f      	ldr	r3, [pc, #572]	@ (800524c <update_control_loops+0x2c0>)
 800500e:	ed93 8a00 	vldr	s16, [r3]
 8005012:	4b8f      	ldr	r3, [pc, #572]	@ (8005250 <update_control_loops+0x2c4>)
 8005014:	edd3 8a00 	vldr	s17, [r3]
				ZGX45RGG_400RPM_Constant.sd_max,
 8005018:	4b8e      	ldr	r3, [pc, #568]	@ (8005254 <update_control_loops+0x2c8>)
 800501a:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
		Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 800501e:	4610      	mov	r0, r2
 8005020:	4619      	mov	r1, r3
 8005022:	f7fb fd97 	bl	8000b54 <__aeabi_d2f>
 8005026:	4604      	mov	r4, r0
				ZGX45RGG_400RPM_Constant.sdd_max);
 8005028:	4b8a      	ldr	r3, [pc, #552]	@ (8005254 <update_control_loops+0x2c8>)
 800502a:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
		Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 800502e:	4610      	mov	r0, r2
 8005030:	4619      	mov	r1, r3
 8005032:	f7fb fd8f 	bl	8000b54 <__aeabi_d2f>
 8005036:	4603      	mov	r3, r0
 8005038:	ee01 3a90 	vmov	s3, r3
 800503c:	ee01 4a10 	vmov	s2, r4
 8005040:	eef0 0a68 	vmov.f32	s1, s17
 8005044:	eeb0 0a48 	vmov.f32	s0, s16
 8005048:	497f      	ldr	r1, [pc, #508]	@ (8005248 <update_control_loops+0x2bc>)
 800504a:	4883      	ldr	r0, [pc, #524]	@ (8005258 <update_control_loops+0x2cc>)
 800504c:	f7fe ff2c 	bl	8003ea8 <Trapezoidal_Evaluated>

		prismatic_pos = prisEva.setposition;
 8005050:	4b7d      	ldr	r3, [pc, #500]	@ (8005248 <update_control_loops+0x2bc>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a81      	ldr	r2, [pc, #516]	@ (800525c <update_control_loops+0x2d0>)
 8005056:	6013      	str	r3, [r2, #0]
		prismatic_vel = prisEva.setvelocity;
 8005058:	4b7b      	ldr	r3, [pc, #492]	@ (8005248 <update_control_loops+0x2bc>)
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	4a80      	ldr	r2, [pc, #512]	@ (8005260 <update_control_loops+0x2d4>)
 800505e:	6013      	str	r3, [r2, #0]

		if (prisEva.isFinised) {
 8005060:	4b79      	ldr	r3, [pc, #484]	@ (8005248 <update_control_loops+0x2bc>)
 8005062:	7c1b      	ldrb	r3, [r3, #16]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d012      	beq.n	800508e <update_control_loops+0x102>
			pristrajectoryActive = false;
 8005068:	4a76      	ldr	r2, [pc, #472]	@ (8005244 <update_control_loops+0x2b8>)
 800506a:	2300      	movs	r3, #0
 800506c:	7013      	strb	r3, [r2, #0]
			prismatic_pos = prisEva.setposition;
 800506e:	4b76      	ldr	r3, [pc, #472]	@ (8005248 <update_control_loops+0x2bc>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a7a      	ldr	r2, [pc, #488]	@ (800525c <update_control_loops+0x2d0>)
 8005074:	6013      	str	r3, [r2, #0]
			prismatic_vel = 0.0f;
 8005076:	4b7a      	ldr	r3, [pc, #488]	@ (8005260 <update_control_loops+0x2d4>)
 8005078:	f04f 0200 	mov.w	r2, #0
 800507c:	601a      	str	r2, [r3, #0]
			pris_dfd = 0.0;
 800507e:	4b79      	ldr	r3, [pc, #484]	@ (8005264 <update_control_loops+0x2d8>)
 8005080:	f04f 0200 	mov.w	r2, #0
 8005084:	601a      	str	r2, [r3, #0]
			pris_ffd = 0.0;
 8005086:	4b78      	ldr	r3, [pc, #480]	@ (8005268 <update_control_loops+0x2dc>)
 8005088:	f04f 0200 	mov.w	r2, #0
 800508c:	601a      	str	r2, [r3, #0]
		}
	}

	// Update revolute trajectory if active
	if (revtrajectoryActive && !revEva.isFinised) {
 800508e:	4b77      	ldr	r3, [pc, #476]	@ (800526c <update_control_loops+0x2e0>)
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d047      	beq.n	8005126 <update_control_loops+0x19a>
 8005096:	4b76      	ldr	r3, [pc, #472]	@ (8005270 <update_control_loops+0x2e4>)
 8005098:	7c1b      	ldrb	r3, [r3, #16]
 800509a:	f083 0301 	eor.w	r3, r3, #1
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d040      	beq.n	8005126 <update_control_loops+0x19a>
		Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 80050a4:	4b73      	ldr	r3, [pc, #460]	@ (8005274 <update_control_loops+0x2e8>)
 80050a6:	ed93 8a00 	vldr	s16, [r3]
 80050aa:	4b73      	ldr	r3, [pc, #460]	@ (8005278 <update_control_loops+0x2ec>)
 80050ac:	edd3 8a00 	vldr	s17, [r3]
				ZGX45RGG_150RPM_Constant.qd_max,
 80050b0:	4b72      	ldr	r3, [pc, #456]	@ (800527c <update_control_loops+0x2f0>)
 80050b2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
		Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 80050b6:	4610      	mov	r0, r2
 80050b8:	4619      	mov	r1, r3
 80050ba:	f7fb fd4b 	bl	8000b54 <__aeabi_d2f>
 80050be:	4604      	mov	r4, r0
				ZGX45RGG_150RPM_Constant.qdd_max);
 80050c0:	4b6e      	ldr	r3, [pc, #440]	@ (800527c <update_control_loops+0x2f0>)
 80050c2:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
		Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 80050c6:	4610      	mov	r0, r2
 80050c8:	4619      	mov	r1, r3
 80050ca:	f7fb fd43 	bl	8000b54 <__aeabi_d2f>
 80050ce:	4603      	mov	r3, r0
 80050d0:	ee01 3a90 	vmov	s3, r3
 80050d4:	ee01 4a10 	vmov	s2, r4
 80050d8:	eef0 0a68 	vmov.f32	s1, s17
 80050dc:	eeb0 0a48 	vmov.f32	s0, s16
 80050e0:	4963      	ldr	r1, [pc, #396]	@ (8005270 <update_control_loops+0x2e4>)
 80050e2:	4867      	ldr	r0, [pc, #412]	@ (8005280 <update_control_loops+0x2f4>)
 80050e4:	f7fe fee0 	bl	8003ea8 <Trapezoidal_Evaluated>

		revolute_pos = revEva.setposition;
 80050e8:	4b61      	ldr	r3, [pc, #388]	@ (8005270 <update_control_loops+0x2e4>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a65      	ldr	r2, [pc, #404]	@ (8005284 <update_control_loops+0x2f8>)
 80050ee:	6013      	str	r3, [r2, #0]
		revolute_vel = revEva.setvelocity;
 80050f0:	4b5f      	ldr	r3, [pc, #380]	@ (8005270 <update_control_loops+0x2e4>)
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	4a64      	ldr	r2, [pc, #400]	@ (8005288 <update_control_loops+0x2fc>)
 80050f6:	6013      	str	r3, [r2, #0]

		if (revEva.isFinised) {
 80050f8:	4b5d      	ldr	r3, [pc, #372]	@ (8005270 <update_control_loops+0x2e4>)
 80050fa:	7c1b      	ldrb	r3, [r3, #16]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d012      	beq.n	8005126 <update_control_loops+0x19a>
			revtrajectoryActive = false;
 8005100:	4a5a      	ldr	r2, [pc, #360]	@ (800526c <update_control_loops+0x2e0>)
 8005102:	2300      	movs	r3, #0
 8005104:	7013      	strb	r3, [r2, #0]
			revolute_pos = revEva.setposition;
 8005106:	4b5a      	ldr	r3, [pc, #360]	@ (8005270 <update_control_loops+0x2e4>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a5e      	ldr	r2, [pc, #376]	@ (8005284 <update_control_loops+0x2f8>)
 800510c:	6013      	str	r3, [r2, #0]
			revolute_vel = 0.0f;
 800510e:	4b5e      	ldr	r3, [pc, #376]	@ (8005288 <update_control_loops+0x2fc>)
 8005110:	f04f 0200 	mov.w	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
			rev_dfd = 0.0;
 8005116:	4b5d      	ldr	r3, [pc, #372]	@ (800528c <update_control_loops+0x300>)
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	601a      	str	r2, [r3, #0]
			rev_ffd = 0.0;
 800511e:	4b5c      	ldr	r3, [pc, #368]	@ (8005290 <update_control_loops+0x304>)
 8005120:	f04f 0200 	mov.w	r2, #0
 8005124:	601a      	str	r2, [r3, #0]
		}
	}

	// Calculate control signals for prismatic axis
	pris_vin = mapf(pris_cmd_ux, -65535.0, 65535.0, -12.0, 12.0);
 8005126:	4b5b      	ldr	r3, [pc, #364]	@ (8005294 <update_control_loops+0x308>)
 8005128:	edd3 7a00 	vldr	s15, [r3]
 800512c:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8005130:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8005134:	ed9f 1a58 	vldr	s2, [pc, #352]	@ 8005298 <update_control_loops+0x30c>
 8005138:	eddf 0a58 	vldr	s1, [pc, #352]	@ 800529c <update_control_loops+0x310>
 800513c:	eeb0 0a67 	vmov.f32	s0, s15
 8005140:	f7fc fe00 	bl	8001d44 <mapf>
 8005144:	eef0 7a40 	vmov.f32	s15, s0
 8005148:	4b55      	ldr	r3, [pc, #340]	@ (80052a0 <update_control_loops+0x314>)
 800514a:	edc3 7a00 	vstr	s15, [r3]

	pris_kal_filt = MotorKalman_Estimate(&prismatic_kalman, pris_vin,
 800514e:	4b54      	ldr	r3, [pc, #336]	@ (80052a0 <update_control_loops+0x314>)
 8005150:	edd3 7a00 	vldr	s15, [r3]
 8005154:	4b53      	ldr	r3, [pc, #332]	@ (80052a4 <update_control_loops+0x318>)
 8005156:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800515a:	eef0 0a47 	vmov.f32	s1, s14
 800515e:	eeb0 0a67 	vmov.f32	s0, s15
 8005162:	4851      	ldr	r0, [pc, #324]	@ (80052a8 <update_control_loops+0x31c>)
 8005164:	f7fd fdbc 	bl	8002ce0 <MotorKalman_Estimate>
 8005168:	eeb0 7a40 	vmov.f32	s14, s0
			prismatic_encoder.rads)
			* Disturbance_Constant.prismatic_pulley_radius * 1000;
 800516c:	4b4f      	ldr	r3, [pc, #316]	@ (80052ac <update_control_loops+0x320>)
 800516e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005176:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 80052b0 <update_control_loops+0x324>
 800517a:	ee67 7a87 	vmul.f32	s15, s15, s14
	pris_kal_filt = MotorKalman_Estimate(&prismatic_kalman, pris_vin,
 800517e:	4b4d      	ldr	r3, [pc, #308]	@ (80052b4 <update_control_loops+0x328>)
 8005180:	edc3 7a00 	vstr	s15, [r3]

	if (isnan(pris_kal_filt)) {
 8005184:	4b4b      	ldr	r3, [pc, #300]	@ (80052b4 <update_control_loops+0x328>)
 8005186:	edd3 7a00 	vldr	s15, [r3]
 800518a:	eef4 7a67 	vcmp.f32	s15, s15
 800518e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005192:	d703      	bvc.n	800519c <update_control_loops+0x210>
		pris_kal_filt = 0.0f;
 8005194:	4b47      	ldr	r3, [pc, #284]	@ (80052b4 <update_control_loops+0x328>)
 8005196:	f04f 0200 	mov.w	r2, #0
 800519a:	601a      	str	r2, [r3, #0]
	}

	pris_pos_error = prismatic_pos - prismatic_encoder.mm;
 800519c:	4b2f      	ldr	r3, [pc, #188]	@ (800525c <update_control_loops+0x2d0>)
 800519e:	ed93 7a00 	vldr	s14, [r3]
 80051a2:	4b40      	ldr	r3, [pc, #256]	@ (80052a4 <update_control_loops+0x318>)
 80051a4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80051a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051ac:	4b42      	ldr	r3, [pc, #264]	@ (80052b8 <update_control_loops+0x32c>)
 80051ae:	edc3 7a00 	vstr	s15, [r3]

	pris_cmd_vx = PWM_Satuation(
 80051b2:	4b41      	ldr	r3, [pc, #260]	@ (80052b8 <update_control_loops+0x32c>)
 80051b4:	edd3 7a00 	vldr	s15, [r3]
 80051b8:	eeb0 0a67 	vmov.f32	s0, s15
 80051bc:	483f      	ldr	r0, [pc, #252]	@ (80052bc <update_control_loops+0x330>)
 80051be:	f7fc f82b 	bl	8001218 <PID_CONTROLLER_Compute>
 80051c2:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_position_pid, pris_pos_error),
			ZGX45RGG_400RPM_Constant.sd_max, -ZGX45RGG_400RPM_Constant.sd_max);
 80051c6:	4b23      	ldr	r3, [pc, #140]	@ (8005254 <update_control_loops+0x2c8>)
 80051c8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	pris_cmd_vx = PWM_Satuation(
 80051cc:	4610      	mov	r0, r2
 80051ce:	4619      	mov	r1, r3
 80051d0:	f7fb fc78 	bl	8000ac4 <__aeabi_d2iz>
 80051d4:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.sd_max, -ZGX45RGG_400RPM_Constant.sd_max);
 80051d6:	4b1f      	ldr	r3, [pc, #124]	@ (8005254 <update_control_loops+0x2c8>)
 80051d8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80051dc:	4690      	mov	r8, r2
 80051de:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	pris_cmd_vx = PWM_Satuation(
 80051e2:	4640      	mov	r0, r8
 80051e4:	4649      	mov	r1, r9
 80051e6:	f7fb fc6d 	bl	8000ac4 <__aeabi_d2iz>
 80051ea:	4603      	mov	r3, r0
 80051ec:	4619      	mov	r1, r3
 80051ee:	4620      	mov	r0, r4
 80051f0:	eeb0 0a48 	vmov.f32	s0, s16
 80051f4:	f7fb ffae 	bl	8001154 <PWM_Satuation>
 80051f8:	ee07 0a90 	vmov	s15, r0
 80051fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005200:	4b2f      	ldr	r3, [pc, #188]	@ (80052c0 <update_control_loops+0x334>)
 8005202:	edc3 7a00 	vstr	s15, [r3]

	// Add velocity feedforward for trajectory
	if (pristrajectoryActive) {
 8005206:	4b0f      	ldr	r3, [pc, #60]	@ (8005244 <update_control_loops+0x2b8>)
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d05c      	beq.n	80052c8 <update_control_loops+0x33c>
		pris_vel_error = pris_cmd_vx + prismatic_vel - pris_kal_filt;
 800520e:	4b2c      	ldr	r3, [pc, #176]	@ (80052c0 <update_control_loops+0x334>)
 8005210:	ed93 7a00 	vldr	s14, [r3]
 8005214:	4b12      	ldr	r3, [pc, #72]	@ (8005260 <update_control_loops+0x2d4>)
 8005216:	edd3 7a00 	vldr	s15, [r3]
 800521a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800521e:	4b25      	ldr	r3, [pc, #148]	@ (80052b4 <update_control_loops+0x328>)
 8005220:	edd3 7a00 	vldr	s15, [r3]
 8005224:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005228:	4b26      	ldr	r3, [pc, #152]	@ (80052c4 <update_control_loops+0x338>)
 800522a:	edc3 7a00 	vstr	s15, [r3]
 800522e:	e056      	b.n	80052de <update_control_loops+0x352>
 8005230:	20000424 	.word	0x20000424
 8005234:	40c90fdb 	.word	0x40c90fdb
 8005238:	20000318 	.word	0x20000318
 800523c:	20000794 	.word	0x20000794
 8005240:	2000031c 	.word	0x2000031c
 8005244:	2000026c 	.word	0x2000026c
 8005248:	20000258 	.word	0x20000258
 800524c:	20000270 	.word	0x20000270
 8005250:	20000274 	.word	0x20000274
 8005254:	20000060 	.word	0x20000060
 8005258:	20000244 	.word	0x20000244
 800525c:	20000278 	.word	0x20000278
 8005260:	2000027c 	.word	0x2000027c
 8005264:	200002f4 	.word	0x200002f4
 8005268:	200002f8 	.word	0x200002f8
 800526c:	200002c0 	.word	0x200002c0
 8005270:	200002ac 	.word	0x200002ac
 8005274:	200002c4 	.word	0x200002c4
 8005278:	200002c8 	.word	0x200002c8
 800527c:	20000000 	.word	0x20000000
 8005280:	20000298 	.word	0x20000298
 8005284:	200002cc 	.word	0x200002cc
 8005288:	200002d0 	.word	0x200002d0
 800528c:	200002ec 	.word	0x200002ec
 8005290:	200002f0 	.word	0x200002f0
 8005294:	20000290 	.word	0x20000290
 8005298:	477fff00 	.word	0x477fff00
 800529c:	c77fff00 	.word	0xc77fff00
 80052a0:	2000028c 	.word	0x2000028c
 80052a4:	200003c8 	.word	0x200003c8
 80052a8:	20000a1c 	.word	0x20000a1c
 80052ac:	200000c0 	.word	0x200000c0
 80052b0:	447a0000 	.word	0x447a0000
 80052b4:	20000288 	.word	0x20000288
 80052b8:	20000280 	.word	0x20000280
 80052bc:	20000480 	.word	0x20000480
 80052c0:	20000294 	.word	0x20000294
 80052c4:	20000284 	.word	0x20000284
	} else {
		pris_vel_error = pris_cmd_vx - pris_kal_filt;
 80052c8:	4b6d      	ldr	r3, [pc, #436]	@ (8005480 <update_control_loops+0x4f4>)
 80052ca:	ed93 7a00 	vldr	s14, [r3]
 80052ce:	4b6d      	ldr	r3, [pc, #436]	@ (8005484 <update_control_loops+0x4f8>)
 80052d0:	edd3 7a00 	vldr	s15, [r3]
 80052d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052d8:	4b6b      	ldr	r3, [pc, #428]	@ (8005488 <update_control_loops+0x4fc>)
 80052da:	edc3 7a00 	vstr	s15, [r3]
	}

	pris_cmd_ux = PWM_Satuation(
 80052de:	4b6a      	ldr	r3, [pc, #424]	@ (8005488 <update_control_loops+0x4fc>)
 80052e0:	edd3 7a00 	vldr	s15, [r3]
 80052e4:	eeb0 0a67 	vmov.f32	s0, s15
 80052e8:	4868      	ldr	r0, [pc, #416]	@ (800548c <update_control_loops+0x500>)
 80052ea:	f7fb ff95 	bl	8001218 <PID_CONTROLLER_Compute>
 80052ee:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_velocity_pid, pris_vel_error),
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 80052f2:	4b67      	ldr	r3, [pc, #412]	@ (8005490 <update_control_loops+0x504>)
 80052f4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	pris_cmd_ux = PWM_Satuation(
 80052f8:	4610      	mov	r0, r2
 80052fa:	4619      	mov	r1, r3
 80052fc:	f7fb fbe2 	bl	8000ac4 <__aeabi_d2iz>
 8005300:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8005302:	4b63      	ldr	r3, [pc, #396]	@ (8005490 <update_control_loops+0x504>)
 8005304:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005308:	613a      	str	r2, [r7, #16]
 800530a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800530e:	617b      	str	r3, [r7, #20]
	pris_cmd_ux = PWM_Satuation(
 8005310:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005314:	f7fb fbd6 	bl	8000ac4 <__aeabi_d2iz>
 8005318:	4603      	mov	r3, r0
 800531a:	4619      	mov	r1, r3
 800531c:	4620      	mov	r0, r4
 800531e:	eeb0 0a48 	vmov.f32	s0, s16
 8005322:	f7fb ff17 	bl	8001154 <PWM_Satuation>
 8005326:	ee07 0a90 	vmov	s15, r0
 800532a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800532e:	4b59      	ldr	r3, [pc, #356]	@ (8005494 <update_control_loops+0x508>)
 8005330:	edc3 7a00 	vstr	s15, [r3]

	// Calculate control signals for revolute axis
	rev_vin = mapf(rev_cmd_ux, -65535.0, 65535.0, -12.0, 12.0);
 8005334:	4b58      	ldr	r3, [pc, #352]	@ (8005498 <update_control_loops+0x50c>)
 8005336:	edd3 7a00 	vldr	s15, [r3]
 800533a:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 800533e:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8005342:	ed9f 1a56 	vldr	s2, [pc, #344]	@ 800549c <update_control_loops+0x510>
 8005346:	eddf 0a56 	vldr	s1, [pc, #344]	@ 80054a0 <update_control_loops+0x514>
 800534a:	eeb0 0a67 	vmov.f32	s0, s15
 800534e:	f7fc fcf9 	bl	8001d44 <mapf>
 8005352:	eef0 7a40 	vmov.f32	s15, s0
 8005356:	4b53      	ldr	r3, [pc, #332]	@ (80054a4 <update_control_loops+0x518>)
 8005358:	edc3 7a00 	vstr	s15, [r3]

	rev_kal_filt = MotorKalman_Estimate(&revolute_kalman, rev_vin,
 800535c:	4b51      	ldr	r3, [pc, #324]	@ (80054a4 <update_control_loops+0x518>)
 800535e:	edd3 7a00 	vldr	s15, [r3]
 8005362:	4b51      	ldr	r3, [pc, #324]	@ (80054a8 <update_control_loops+0x51c>)
 8005364:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8005368:	eef0 0a47 	vmov.f32	s1, s14
 800536c:	eeb0 0a67 	vmov.f32	s0, s15
 8005370:	484e      	ldr	r0, [pc, #312]	@ (80054ac <update_control_loops+0x520>)
 8005372:	f7fd fcb5 	bl	8002ce0 <MotorKalman_Estimate>
 8005376:	eef0 7a40 	vmov.f32	s15, s0
 800537a:	4b4d      	ldr	r3, [pc, #308]	@ (80054b0 <update_control_loops+0x524>)
 800537c:	edc3 7a00 	vstr	s15, [r3]
			revolute_encoder.rads);

	if (isnan(rev_kal_filt)) {
 8005380:	4b4b      	ldr	r3, [pc, #300]	@ (80054b0 <update_control_loops+0x524>)
 8005382:	edd3 7a00 	vldr	s15, [r3]
 8005386:	eef4 7a67 	vcmp.f32	s15, s15
 800538a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800538e:	d703      	bvc.n	8005398 <update_control_loops+0x40c>
		rev_kal_filt = 0.0f;
 8005390:	4b47      	ldr	r3, [pc, #284]	@ (80054b0 <update_control_loops+0x524>)
 8005392:	f04f 0200 	mov.w	r2, #0
 8005396:	601a      	str	r2, [r3, #0]
	}

	rev_pos_error = revolute_pos - cur_pos;
 8005398:	4b46      	ldr	r3, [pc, #280]	@ (80054b4 <update_control_loops+0x528>)
 800539a:	ed93 7a00 	vldr	s14, [r3]
 800539e:	4b46      	ldr	r3, [pc, #280]	@ (80054b8 <update_control_loops+0x52c>)
 80053a0:	edd3 7a00 	vldr	s15, [r3]
 80053a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053a8:	4b44      	ldr	r3, [pc, #272]	@ (80054bc <update_control_loops+0x530>)
 80053aa:	edc3 7a00 	vstr	s15, [r3]

	// Ensure error uses the shortest path for control
	if (rev_pos_error > PI) {
 80053ae:	4b43      	ldr	r3, [pc, #268]	@ (80054bc <update_control_loops+0x530>)
 80053b0:	edd3 7a00 	vldr	s15, [r3]
 80053b4:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80054c0 <update_control_loops+0x534>
 80053b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c0:	dd09      	ble.n	80053d6 <update_control_loops+0x44a>
		rev_pos_error -= 2 * PI;
 80053c2:	4b3e      	ldr	r3, [pc, #248]	@ (80054bc <update_control_loops+0x530>)
 80053c4:	edd3 7a00 	vldr	s15, [r3]
 80053c8:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80054c4 <update_control_loops+0x538>
 80053cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053d0:	4b3a      	ldr	r3, [pc, #232]	@ (80054bc <update_control_loops+0x530>)
 80053d2:	edc3 7a00 	vstr	s15, [r3]
	}
	if (rev_pos_error < -PI) {
 80053d6:	4b39      	ldr	r3, [pc, #228]	@ (80054bc <update_control_loops+0x530>)
 80053d8:	edd3 7a00 	vldr	s15, [r3]
 80053dc:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80054c8 <update_control_loops+0x53c>
 80053e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053e8:	d509      	bpl.n	80053fe <update_control_loops+0x472>
		rev_pos_error += 2 * PI;
 80053ea:	4b34      	ldr	r3, [pc, #208]	@ (80054bc <update_control_loops+0x530>)
 80053ec:	edd3 7a00 	vldr	s15, [r3]
 80053f0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80054c4 <update_control_loops+0x538>
 80053f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80053f8:	4b30      	ldr	r3, [pc, #192]	@ (80054bc <update_control_loops+0x530>)
 80053fa:	edc3 7a00 	vstr	s15, [r3]
	}

	rev_cmd_vx = PWM_Satuation(
 80053fe:	4b2f      	ldr	r3, [pc, #188]	@ (80054bc <update_control_loops+0x530>)
 8005400:	edd3 7a00 	vldr	s15, [r3]
 8005404:	eeb0 0a67 	vmov.f32	s0, s15
 8005408:	4830      	ldr	r0, [pc, #192]	@ (80054cc <update_control_loops+0x540>)
 800540a:	f7fb ff05 	bl	8001218 <PID_CONTROLLER_Compute>
 800540e:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_position_pid, rev_pos_error),
			ZGX45RGG_150RPM_Constant.qd_max, -ZGX45RGG_150RPM_Constant.qd_max);
 8005412:	4b2f      	ldr	r3, [pc, #188]	@ (80054d0 <update_control_loops+0x544>)
 8005414:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	rev_cmd_vx = PWM_Satuation(
 8005418:	4610      	mov	r0, r2
 800541a:	4619      	mov	r1, r3
 800541c:	f7fb fb52 	bl	8000ac4 <__aeabi_d2iz>
 8005420:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.qd_max, -ZGX45RGG_150RPM_Constant.qd_max);
 8005422:	4b2b      	ldr	r3, [pc, #172]	@ (80054d0 <update_control_loops+0x544>)
 8005424:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005428:	60ba      	str	r2, [r7, #8]
 800542a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800542e:	60fb      	str	r3, [r7, #12]
	rev_cmd_vx = PWM_Satuation(
 8005430:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005434:	f7fb fb46 	bl	8000ac4 <__aeabi_d2iz>
 8005438:	4603      	mov	r3, r0
 800543a:	4619      	mov	r1, r3
 800543c:	4620      	mov	r0, r4
 800543e:	eeb0 0a48 	vmov.f32	s0, s16
 8005442:	f7fb fe87 	bl	8001154 <PWM_Satuation>
 8005446:	ee07 0a90 	vmov	s15, r0
 800544a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800544e:	4b21      	ldr	r3, [pc, #132]	@ (80054d4 <update_control_loops+0x548>)
 8005450:	edc3 7a00 	vstr	s15, [r3]

	// Add velocity feedforward for trajectory
	if (revtrajectoryActive) {
 8005454:	4b20      	ldr	r3, [pc, #128]	@ (80054d8 <update_control_loops+0x54c>)
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d043      	beq.n	80054e4 <update_control_loops+0x558>
		rev_vel_error = rev_cmd_vx + revolute_vel - rev_kal_filt;
 800545c:	4b1d      	ldr	r3, [pc, #116]	@ (80054d4 <update_control_loops+0x548>)
 800545e:	ed93 7a00 	vldr	s14, [r3]
 8005462:	4b1e      	ldr	r3, [pc, #120]	@ (80054dc <update_control_loops+0x550>)
 8005464:	edd3 7a00 	vldr	s15, [r3]
 8005468:	ee37 7a27 	vadd.f32	s14, s14, s15
 800546c:	4b10      	ldr	r3, [pc, #64]	@ (80054b0 <update_control_loops+0x524>)
 800546e:	edd3 7a00 	vldr	s15, [r3]
 8005472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005476:	4b1a      	ldr	r3, [pc, #104]	@ (80054e0 <update_control_loops+0x554>)
 8005478:	edc3 7a00 	vstr	s15, [r3]
 800547c:	e03d      	b.n	80054fa <update_control_loops+0x56e>
 800547e:	bf00      	nop
 8005480:	20000294 	.word	0x20000294
 8005484:	20000288 	.word	0x20000288
 8005488:	20000284 	.word	0x20000284
 800548c:	200004a8 	.word	0x200004a8
 8005490:	20000060 	.word	0x20000060
 8005494:	20000290 	.word	0x20000290
 8005498:	200002e4 	.word	0x200002e4
 800549c:	477fff00 	.word	0x477fff00
 80054a0:	c77fff00 	.word	0xc77fff00
 80054a4:	200002e0 	.word	0x200002e0
 80054a8:	20000424 	.word	0x20000424
 80054ac:	20000d88 	.word	0x20000d88
 80054b0:	200002dc 	.word	0x200002dc
 80054b4:	200002cc 	.word	0x200002cc
 80054b8:	20000318 	.word	0x20000318
 80054bc:	200002d4 	.word	0x200002d4
 80054c0:	40490fdb 	.word	0x40490fdb
 80054c4:	40c90fdb 	.word	0x40c90fdb
 80054c8:	c0490fdb 	.word	0xc0490fdb
 80054cc:	200004d0 	.word	0x200004d0
 80054d0:	20000000 	.word	0x20000000
 80054d4:	200002e8 	.word	0x200002e8
 80054d8:	200002c0 	.word	0x200002c0
 80054dc:	200002d0 	.word	0x200002d0
 80054e0:	200002d8 	.word	0x200002d8
	} else {
		rev_vel_error = rev_cmd_vx - rev_kal_filt;
 80054e4:	4b9c      	ldr	r3, [pc, #624]	@ (8005758 <update_control_loops+0x7cc>)
 80054e6:	ed93 7a00 	vldr	s14, [r3]
 80054ea:	4b9c      	ldr	r3, [pc, #624]	@ (800575c <update_control_loops+0x7d0>)
 80054ec:	edd3 7a00 	vldr	s15, [r3]
 80054f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054f4:	4b9a      	ldr	r3, [pc, #616]	@ (8005760 <update_control_loops+0x7d4>)
 80054f6:	edc3 7a00 	vstr	s15, [r3]
	}

	rev_cmd_ux = PWM_Satuation(
 80054fa:	4b99      	ldr	r3, [pc, #612]	@ (8005760 <update_control_loops+0x7d4>)
 80054fc:	edd3 7a00 	vldr	s15, [r3]
 8005500:	eeb0 0a67 	vmov.f32	s0, s15
 8005504:	4897      	ldr	r0, [pc, #604]	@ (8005764 <update_control_loops+0x7d8>)
 8005506:	f7fb fe87 	bl	8001218 <PID_CONTROLLER_Compute>
 800550a:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_velocity_pid, rev_vel_error),
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 800550e:	4b96      	ldr	r3, [pc, #600]	@ (8005768 <update_control_loops+0x7dc>)
 8005510:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	rev_cmd_ux = PWM_Satuation(
 8005514:	4610      	mov	r0, r2
 8005516:	4619      	mov	r1, r3
 8005518:	f7fb fad4 	bl	8000ac4 <__aeabi_d2iz>
 800551c:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 800551e:	4b92      	ldr	r3, [pc, #584]	@ (8005768 <update_control_loops+0x7dc>)
 8005520:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005524:	603a      	str	r2, [r7, #0]
 8005526:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800552a:	607b      	str	r3, [r7, #4]
	rev_cmd_ux = PWM_Satuation(
 800552c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005530:	f7fb fac8 	bl	8000ac4 <__aeabi_d2iz>
 8005534:	4603      	mov	r3, r0
 8005536:	4619      	mov	r1, r3
 8005538:	4620      	mov	r0, r4
 800553a:	eeb0 0a48 	vmov.f32	s0, s16
 800553e:	f7fb fe09 	bl	8001154 <PWM_Satuation>
 8005542:	ee07 0a90 	vmov	s15, r0
 8005546:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800554a:	4b88      	ldr	r3, [pc, #544]	@ (800576c <update_control_loops+0x7e0>)
 800554c:	edc3 7a00 	vstr	s15, [r3]

	// Add feed-forward compensation
	pris_ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
			prismatic_vel / 1000.0);
 8005550:	4b87      	ldr	r3, [pc, #540]	@ (8005770 <update_control_loops+0x7e4>)
 8005552:	edd3 7a00 	vldr	s15, [r3]
	pris_ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8005556:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8005774 <update_control_loops+0x7e8>
 800555a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800555e:	eeb0 0a47 	vmov.f32	s0, s14
 8005562:	4885      	ldr	r0, [pc, #532]	@ (8005778 <update_control_loops+0x7ec>)
 8005564:	f7fc f986 	bl	8001874 <PRISMATIC_MOTOR_FFD_Compute>
 8005568:	eef0 7a40 	vmov.f32	s15, s0
 800556c:	4b83      	ldr	r3, [pc, #524]	@ (800577c <update_control_loops+0x7f0>)
 800556e:	edc3 7a00 	vstr	s15, [r3]

	pris_dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd, cur_pos,
 8005572:	4b83      	ldr	r3, [pc, #524]	@ (8005780 <update_control_loops+0x7f4>)
 8005574:	ed93 7a00 	vldr	s14, [r3]
 8005578:	4b82      	ldr	r3, [pc, #520]	@ (8005784 <update_control_loops+0x7f8>)
 800557a:	edd3 6a00 	vldr	s13, [r3]
			revolute_vel, prismatic_encoder.mm / 1000.0);
 800557e:	4b82      	ldr	r3, [pc, #520]	@ (8005788 <update_control_loops+0x7fc>)
 8005580:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	pris_dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd, cur_pos,
 8005584:	eddf 5a7b 	vldr	s11, [pc, #492]	@ 8005774 <update_control_loops+0x7e8>
 8005588:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 800558c:	eeb0 1a46 	vmov.f32	s2, s12
 8005590:	eef0 0a66 	vmov.f32	s1, s13
 8005594:	eeb0 0a47 	vmov.f32	s0, s14
 8005598:	487c      	ldr	r0, [pc, #496]	@ (800578c <update_control_loops+0x800>)
 800559a:	f7fc f9fe 	bl	800199a <PRISMATIC_MOTOR_DFD_Compute>
 800559e:	eef0 7a40 	vmov.f32	s15, s0
 80055a2:	4b7b      	ldr	r3, [pc, #492]	@ (8005790 <update_control_loops+0x804>)
 80055a4:	edc3 7a00 	vstr	s15, [r3]

	float pris_backlash_compensation = prismatic_backlash_compensator(
 80055a8:	4b7a      	ldr	r3, [pc, #488]	@ (8005794 <update_control_loops+0x808>)
 80055aa:	edd3 7a00 	vldr	s15, [r3]
 80055ae:	eeb0 0a67 	vmov.f32	s0, s15
 80055b2:	f000 f90b 	bl	80057cc <prismatic_backlash_compensator>
 80055b6:	ed87 0a07 	vstr	s0, [r7, #28]
			pris_cmd_vx);

	pris_cmd_ux = pris_cmd_ux + pris_backlash_compensation + pris_dfd
 80055ba:	4b77      	ldr	r3, [pc, #476]	@ (8005798 <update_control_loops+0x80c>)
 80055bc:	ed93 7a00 	vldr	s14, [r3]
 80055c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80055c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055c8:	4b71      	ldr	r3, [pc, #452]	@ (8005790 <update_control_loops+0x804>)
 80055ca:	edd3 7a00 	vldr	s15, [r3]
 80055ce:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ pris_ffd;
 80055d2:	4b6a      	ldr	r3, [pc, #424]	@ (800577c <update_control_loops+0x7f0>)
 80055d4:	edd3 7a00 	vldr	s15, [r3]
 80055d8:	ee77 7a27 	vadd.f32	s15, s14, s15
	pris_cmd_ux = pris_cmd_ux + pris_backlash_compensation + pris_dfd
 80055dc:	4b6e      	ldr	r3, [pc, #440]	@ (8005798 <update_control_loops+0x80c>)
 80055de:	edc3 7a00 	vstr	s15, [r3]

	rev_dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd, cur_pos, 0.0,
 80055e2:	4b67      	ldr	r3, [pc, #412]	@ (8005780 <update_control_loops+0x7f4>)
 80055e4:	ed93 7a00 	vldr	s14, [r3]
			prismatic_encoder.mm / 1000.0);
 80055e8:	4b67      	ldr	r3, [pc, #412]	@ (8005788 <update_control_loops+0x7fc>)
 80055ea:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	rev_dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd, cur_pos, 0.0,
 80055ee:	ed9f 6a61 	vldr	s12, [pc, #388]	@ 8005774 <update_control_loops+0x7e8>
 80055f2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80055f6:	eeb0 1a66 	vmov.f32	s2, s13
 80055fa:	eddf 0a68 	vldr	s1, [pc, #416]	@ 800579c <update_control_loops+0x810>
 80055fe:	eeb0 0a47 	vmov.f32	s0, s14
 8005602:	4867      	ldr	r0, [pc, #412]	@ (80057a0 <update_control_loops+0x814>)
 8005604:	f7fc f83a 	bl	800167c <REVOLUTE_MOTOR_DFD_Compute>
 8005608:	eef0 7a40 	vmov.f32	s15, s0
 800560c:	4b65      	ldr	r3, [pc, #404]	@ (80057a4 <update_control_loops+0x818>)
 800560e:	edc3 7a00 	vstr	s15, [r3]
	rev_ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd, revolute_vel);
 8005612:	4b5c      	ldr	r3, [pc, #368]	@ (8005784 <update_control_loops+0x7f8>)
 8005614:	edd3 7a00 	vldr	s15, [r3]
 8005618:	eeb0 0a67 	vmov.f32	s0, s15
 800561c:	4862      	ldr	r0, [pc, #392]	@ (80057a8 <update_control_loops+0x81c>)
 800561e:	f7fb ff99 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 8005622:	eef0 7a40 	vmov.f32	s15, s0
 8005626:	4b61      	ldr	r3, [pc, #388]	@ (80057ac <update_control_loops+0x820>)
 8005628:	edc3 7a00 	vstr	s15, [r3]

	float rev_backlash_compensation = revolute_backlash_compensator(rev_cmd_vx);
 800562c:	4b4a      	ldr	r3, [pc, #296]	@ (8005758 <update_control_loops+0x7cc>)
 800562e:	edd3 7a00 	vldr	s15, [r3]
 8005632:	eeb0 0a67 	vmov.f32	s0, s15
 8005636:	f000 f96b 	bl	8005910 <revolute_backlash_compensator>
 800563a:	ed87 0a06 	vstr	s0, [r7, #24]

	rev_cmd_ux = rev_cmd_ux + rev_backlash_compensation + rev_dfd + rev_ffd;
 800563e:	4b4b      	ldr	r3, [pc, #300]	@ (800576c <update_control_loops+0x7e0>)
 8005640:	ed93 7a00 	vldr	s14, [r3]
 8005644:	edd7 7a06 	vldr	s15, [r7, #24]
 8005648:	ee37 7a27 	vadd.f32	s14, s14, s15
 800564c:	4b55      	ldr	r3, [pc, #340]	@ (80057a4 <update_control_loops+0x818>)
 800564e:	edd3 7a00 	vldr	s15, [r3]
 8005652:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005656:	4b55      	ldr	r3, [pc, #340]	@ (80057ac <update_control_loops+0x820>)
 8005658:	edd3 7a00 	vldr	s15, [r3]
 800565c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005660:	4b42      	ldr	r3, [pc, #264]	@ (800576c <update_control_loops+0x7e0>)
 8005662:	edc3 7a00 	vstr	s15, [r3]

	// Final saturation
	pris_cmd_ux = PWM_Satuation(pris_cmd_ux, ZGX45RGG_400RPM_Constant.U_max,
 8005666:	4b4c      	ldr	r3, [pc, #304]	@ (8005798 <update_control_loops+0x80c>)
 8005668:	ed93 8a00 	vldr	s16, [r3]
 800566c:	4b50      	ldr	r3, [pc, #320]	@ (80057b0 <update_control_loops+0x824>)
 800566e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005672:	4610      	mov	r0, r2
 8005674:	4619      	mov	r1, r3
 8005676:	f7fb fa25 	bl	8000ac4 <__aeabi_d2iz>
 800567a:	4604      	mov	r4, r0
			-ZGX45RGG_400RPM_Constant.U_max);
 800567c:	4b4c      	ldr	r3, [pc, #304]	@ (80057b0 <update_control_loops+0x824>)
 800567e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005682:	4615      	mov	r5, r2
 8005684:	f083 4600 	eor.w	r6, r3, #2147483648	@ 0x80000000
	pris_cmd_ux = PWM_Satuation(pris_cmd_ux, ZGX45RGG_400RPM_Constant.U_max,
 8005688:	4628      	mov	r0, r5
 800568a:	4631      	mov	r1, r6
 800568c:	f7fb fa1a 	bl	8000ac4 <__aeabi_d2iz>
 8005690:	4603      	mov	r3, r0
 8005692:	4619      	mov	r1, r3
 8005694:	4620      	mov	r0, r4
 8005696:	eeb0 0a48 	vmov.f32	s0, s16
 800569a:	f7fb fd5b 	bl	8001154 <PWM_Satuation>
 800569e:	ee07 0a90 	vmov	s15, r0
 80056a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056a6:	4b3c      	ldr	r3, [pc, #240]	@ (8005798 <update_control_loops+0x80c>)
 80056a8:	edc3 7a00 	vstr	s15, [r3]

	rev_cmd_ux = PWM_Satuation(rev_cmd_ux, ZGX45RGG_150RPM_Constant.U_max,
 80056ac:	4b2f      	ldr	r3, [pc, #188]	@ (800576c <update_control_loops+0x7e0>)
 80056ae:	ed93 8a00 	vldr	s16, [r3]
 80056b2:	4b2d      	ldr	r3, [pc, #180]	@ (8005768 <update_control_loops+0x7dc>)
 80056b4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80056b8:	4610      	mov	r0, r2
 80056ba:	4619      	mov	r1, r3
 80056bc:	f7fb fa02 	bl	8000ac4 <__aeabi_d2iz>
 80056c0:	4604      	mov	r4, r0
			-ZGX45RGG_150RPM_Constant.U_max);
 80056c2:	4b29      	ldr	r3, [pc, #164]	@ (8005768 <update_control_loops+0x7dc>)
 80056c4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80056c8:	4692      	mov	sl, r2
 80056ca:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
	rev_cmd_ux = PWM_Satuation(rev_cmd_ux, ZGX45RGG_150RPM_Constant.U_max,
 80056ce:	4650      	mov	r0, sl
 80056d0:	4659      	mov	r1, fp
 80056d2:	f7fb f9f7 	bl	8000ac4 <__aeabi_d2iz>
 80056d6:	4603      	mov	r3, r0
 80056d8:	4619      	mov	r1, r3
 80056da:	4620      	mov	r0, r4
 80056dc:	eeb0 0a48 	vmov.f32	s0, s16
 80056e0:	f7fb fd38 	bl	8001154 <PWM_Satuation>
 80056e4:	ee07 0a90 	vmov	s15, r0
 80056e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056ec:	4b1f      	ldr	r3, [pc, #124]	@ (800576c <update_control_loops+0x7e0>)
 80056ee:	edc3 7a00 	vstr	s15, [r3]

	// Apply commands to motors
	MDXX_set_range(&prismatic_motor, 2000, pris_cmd_ux);
 80056f2:	4b29      	ldr	r3, [pc, #164]	@ (8005798 <update_control_loops+0x80c>)
 80056f4:	edd3 7a00 	vldr	s15, [r3]
 80056f8:	eef0 0a67 	vmov.f32	s1, s15
 80056fc:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 80057b4 <update_control_loops+0x828>
 8005700:	482d      	ldr	r0, [pc, #180]	@ (80057b8 <update_control_loops+0x82c>)
 8005702:	f7fb fe3f 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, rev_cmd_ux);
 8005706:	4b19      	ldr	r3, [pc, #100]	@ (800576c <update_control_loops+0x7e0>)
 8005708:	edd3 7a00 	vldr	s15, [r3]
 800570c:	eef0 0a67 	vmov.f32	s1, s15
 8005710:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 80057b4 <update_control_loops+0x828>
 8005714:	4829      	ldr	r0, [pc, #164]	@ (80057bc <update_control_loops+0x830>)
 8005716:	f7fb fe35 	bl	8001384 <MDXX_set_range>

	if (revEva.isFinised && prisEva.isFinised) {
 800571a:	4b29      	ldr	r3, [pc, #164]	@ (80057c0 <update_control_loops+0x834>)
 800571c:	7c1b      	ldrb	r3, [r3, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d012      	beq.n	8005748 <update_control_loops+0x7bc>
 8005722:	4b28      	ldr	r3, [pc, #160]	@ (80057c4 <update_control_loops+0x838>)
 8005724:	7c1b      	ldrb	r3, [r3, #16]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00e      	beq.n	8005748 <update_control_loops+0x7bc>
		static uint32_t timer_count = 0;
		timer_count++;
 800572a:	4b27      	ldr	r3, [pc, #156]	@ (80057c8 <update_control_loops+0x83c>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	3301      	adds	r3, #1
 8005730:	4a25      	ldr	r2, [pc, #148]	@ (80057c8 <update_control_loops+0x83c>)
 8005732:	6013      	str	r3, [r2, #0]

		if (timer_count > 500) {
 8005734:	4b24      	ldr	r3, [pc, #144]	@ (80057c8 <update_control_loops+0x83c>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800573c:	d904      	bls.n	8005748 <update_control_loops+0x7bc>
			plotter_pen_down();
 800573e:	f000 fff1 	bl	8006724 <plotter_pen_down>
			timer_count = 0;
 8005742:	4b21      	ldr	r3, [pc, #132]	@ (80057c8 <update_control_loops+0x83c>)
 8005744:	2200      	movs	r2, #0
 8005746:	601a      	str	r2, [r3, #0]
		}
	}
}
 8005748:	bf00      	nop
 800574a:	3724      	adds	r7, #36	@ 0x24
 800574c:	46bd      	mov	sp, r7
 800574e:	ecbd 8b02 	vpop	{d8}
 8005752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005756:	bf00      	nop
 8005758:	200002e8 	.word	0x200002e8
 800575c:	200002dc 	.word	0x200002dc
 8005760:	200002d8 	.word	0x200002d8
 8005764:	200004f8 	.word	0x200004f8
 8005768:	20000000 	.word	0x20000000
 800576c:	200002e4 	.word	0x200002e4
 8005770:	2000027c 	.word	0x2000027c
 8005774:	447a0000 	.word	0x447a0000
 8005778:	20000520 	.word	0x20000520
 800577c:	200002f8 	.word	0x200002f8
 8005780:	20000318 	.word	0x20000318
 8005784:	200002d0 	.word	0x200002d0
 8005788:	200003c8 	.word	0x200003c8
 800578c:	20000524 	.word	0x20000524
 8005790:	200002f4 	.word	0x200002f4
 8005794:	20000294 	.word	0x20000294
 8005798:	20000290 	.word	0x20000290
 800579c:	00000000 	.word	0x00000000
 80057a0:	20000530 	.word	0x20000530
 80057a4:	200002ec 	.word	0x200002ec
 80057a8:	2000052c 	.word	0x2000052c
 80057ac:	200002f0 	.word	0x200002f0
 80057b0:	20000060 	.word	0x20000060
 80057b4:	44fa0000 	.word	0x44fa0000
 80057b8:	20000330 	.word	0x20000330
 80057bc:	2000037c 	.word	0x2000037c
 80057c0:	200002ac 	.word	0x200002ac
 80057c4:	20000258 	.word	0x20000258
 80057c8:	20000320 	.word	0x20000320

080057cc <prismatic_backlash_compensator>:

float prismatic_backlash_compensator(float cmd_vel) {
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	ed87 0a01 	vstr	s0, [r7, #4]
	// Determine current direction
	float current_direction =
			(cmd_vel > 0.0f) ? 1.0f : ((cmd_vel < 0.0f) ? -1.0f : 0.0f);
 80057d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80057da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80057de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057e2:	dd02      	ble.n	80057ea <prismatic_backlash_compensator+0x1e>
 80057e4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80057e8:	e00a      	b.n	8005800 <prismatic_backlash_compensator+0x34>
 80057ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80057ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80057f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057f6:	d501      	bpl.n	80057fc <prismatic_backlash_compensator+0x30>
 80057f8:	4b3e      	ldr	r3, [pc, #248]	@ (80058f4 <prismatic_backlash_compensator+0x128>)
 80057fa:	e001      	b.n	8005800 <prismatic_backlash_compensator+0x34>
 80057fc:	f04f 0300 	mov.w	r3, #0
	float current_direction =
 8005800:	617b      	str	r3, [r7, #20]

	// If stopped, maintain last direction
	if (current_direction == 0.0f) {
 8005802:	edd7 7a05 	vldr	s15, [r7, #20]
 8005806:	eef5 7a40 	vcmp.f32	s15, #0.0
 800580a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800580e:	d102      	bne.n	8005816 <prismatic_backlash_compensator+0x4a>
		current_direction = prismatic_last_cmd_direction;
 8005810:	4b39      	ldr	r3, [pc, #228]	@ (80058f8 <prismatic_backlash_compensator+0x12c>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	617b      	str	r3, [r7, #20]
	}

	// Detect direction change
	if (current_direction != prismatic_last_cmd_direction
 8005816:	4b38      	ldr	r3, [pc, #224]	@ (80058f8 <prismatic_backlash_compensator+0x12c>)
 8005818:	edd3 7a00 	vldr	s15, [r3]
 800581c:	ed97 7a05 	vldr	s14, [r7, #20]
 8005820:	eeb4 7a67 	vcmp.f32	s14, s15
 8005824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005828:	d013      	beq.n	8005852 <prismatic_backlash_compensator+0x86>
			&& current_direction != 0.0f) {
 800582a:	edd7 7a05 	vldr	s15, [r7, #20]
 800582e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005836:	d00c      	beq.n	8005852 <prismatic_backlash_compensator+0x86>
		// If direction changed, update backlash state
		prismatic_backlash_state = current_direction * prismatic_backlash;
 8005838:	4b30      	ldr	r3, [pc, #192]	@ (80058fc <prismatic_backlash_compensator+0x130>)
 800583a:	ed93 7a00 	vldr	s14, [r3]
 800583e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005846:	4b2e      	ldr	r3, [pc, #184]	@ (8005900 <prismatic_backlash_compensator+0x134>)
 8005848:	edc3 7a00 	vstr	s15, [r3]
		prismatic_last_cmd_direction = current_direction;
 800584c:	4a2a      	ldr	r2, [pc, #168]	@ (80058f8 <prismatic_backlash_compensator+0x12c>)
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	6013      	str	r3, [r2, #0]
	}

	// Apply adaptive compensation based on velocity
	float compensation = prismatic_backlash_state
			* PRISMATIC_BACKLASH_COMPENSATION_GAIN;
 8005852:	4b2b      	ldr	r3, [pc, #172]	@ (8005900 <prismatic_backlash_compensator+0x134>)
 8005854:	edd3 7a00 	vldr	s15, [r3]
	float compensation = prismatic_backlash_state
 8005858:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8005904 <prismatic_backlash_compensator+0x138>
 800585c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005860:	edc7 7a04 	vstr	s15, [r7, #16]

	// Gradually reduce backlash state as we overcome the backlash
	// This simulates the physical process of taking up the slack
	float backlash_decay_rate = 0.01f * fabsf(cmd_vel); // Proportional to velocity
 8005864:	edd7 7a01 	vldr	s15, [r7, #4]
 8005868:	eef0 7ae7 	vabs.f32	s15, s15
 800586c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8005908 <prismatic_backlash_compensator+0x13c>
 8005870:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005874:	edc7 7a03 	vstr	s15, [r7, #12]
	if (prismatic_backlash_state > 0.0f) {
 8005878:	4b21      	ldr	r3, [pc, #132]	@ (8005900 <prismatic_backlash_compensator+0x134>)
 800587a:	edd3 7a00 	vldr	s15, [r3]
 800587e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005886:	dd12      	ble.n	80058ae <prismatic_backlash_compensator+0xe2>
		prismatic_backlash_state = fmaxf(0.0f,
 8005888:	4b1d      	ldr	r3, [pc, #116]	@ (8005900 <prismatic_backlash_compensator+0x134>)
 800588a:	ed93 7a00 	vldr	s14, [r3]
 800588e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005896:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800590c <prismatic_backlash_compensator+0x140>
 800589a:	eeb0 0a67 	vmov.f32	s0, s15
 800589e:	f009 fd4f 	bl	800f340 <fmaxf>
 80058a2:	eef0 7a40 	vmov.f32	s15, s0
 80058a6:	4b16      	ldr	r3, [pc, #88]	@ (8005900 <prismatic_backlash_compensator+0x134>)
 80058a8:	edc3 7a00 	vstr	s15, [r3]
 80058ac:	e019      	b.n	80058e2 <prismatic_backlash_compensator+0x116>
				prismatic_backlash_state - backlash_decay_rate);
	} else if (prismatic_backlash_state < 0.0f) {
 80058ae:	4b14      	ldr	r3, [pc, #80]	@ (8005900 <prismatic_backlash_compensator+0x134>)
 80058b0:	edd3 7a00 	vldr	s15, [r3]
 80058b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80058b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058bc:	d511      	bpl.n	80058e2 <prismatic_backlash_compensator+0x116>
		prismatic_backlash_state = fminf(0.0f,
 80058be:	4b10      	ldr	r3, [pc, #64]	@ (8005900 <prismatic_backlash_compensator+0x134>)
 80058c0:	ed93 7a00 	vldr	s14, [r3]
 80058c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80058c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058cc:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 800590c <prismatic_backlash_compensator+0x140>
 80058d0:	eeb0 0a67 	vmov.f32	s0, s15
 80058d4:	f009 fd51 	bl	800f37a <fminf>
 80058d8:	eef0 7a40 	vmov.f32	s15, s0
 80058dc:	4b08      	ldr	r3, [pc, #32]	@ (8005900 <prismatic_backlash_compensator+0x134>)
 80058de:	edc3 7a00 	vstr	s15, [r3]
				prismatic_backlash_state + backlash_decay_rate);
	}

	return compensation;
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	ee07 3a90 	vmov	s15, r3
}
 80058e8:	eeb0 0a67 	vmov.f32	s0, s15
 80058ec:	3718      	adds	r7, #24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	bf800000 	.word	0xbf800000
 80058f8:	20000308 	.word	0x20000308
 80058fc:	200000f4 	.word	0x200000f4
 8005900:	2000030c 	.word	0x2000030c
 8005904:	3dcccccd 	.word	0x3dcccccd
 8005908:	3c23d70a 	.word	0x3c23d70a
 800590c:	00000000 	.word	0x00000000

08005910 <revolute_backlash_compensator>:

float revolute_backlash_compensator(float cmd_vel) {
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	ed87 0a01 	vstr	s0, [r7, #4]
	// Determine current direction
	float current_direction =
			(cmd_vel > 0.0f) ? 1.0f : ((cmd_vel < 0.0f) ? -1.0f : 0.0f);
 800591a:	edd7 7a01 	vldr	s15, [r7, #4]
 800591e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005926:	dd02      	ble.n	800592e <revolute_backlash_compensator+0x1e>
 8005928:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800592c:	e00a      	b.n	8005944 <revolute_backlash_compensator+0x34>
 800592e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005932:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800593a:	d501      	bpl.n	8005940 <revolute_backlash_compensator+0x30>
 800593c:	4b3e      	ldr	r3, [pc, #248]	@ (8005a38 <revolute_backlash_compensator+0x128>)
 800593e:	e001      	b.n	8005944 <revolute_backlash_compensator+0x34>
 8005940:	f04f 0300 	mov.w	r3, #0
	float current_direction =
 8005944:	617b      	str	r3, [r7, #20]

	// If stopped, maintain last direction
	if (current_direction == 0.0f) {
 8005946:	edd7 7a05 	vldr	s15, [r7, #20]
 800594a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800594e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005952:	d102      	bne.n	800595a <revolute_backlash_compensator+0x4a>
		current_direction = revolute_last_cmd_direction;
 8005954:	4b39      	ldr	r3, [pc, #228]	@ (8005a3c <revolute_backlash_compensator+0x12c>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	617b      	str	r3, [r7, #20]
	}

	// Detect direction change
	if (current_direction != revolute_last_cmd_direction
 800595a:	4b38      	ldr	r3, [pc, #224]	@ (8005a3c <revolute_backlash_compensator+0x12c>)
 800595c:	edd3 7a00 	vldr	s15, [r3]
 8005960:	ed97 7a05 	vldr	s14, [r7, #20]
 8005964:	eeb4 7a67 	vcmp.f32	s14, s15
 8005968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800596c:	d013      	beq.n	8005996 <revolute_backlash_compensator+0x86>
			&& current_direction != 0.0f) {
 800596e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005972:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800597a:	d00c      	beq.n	8005996 <revolute_backlash_compensator+0x86>
		// If direction changed, update backlash state
		revolute_backlash_state = current_direction * revolute_backlash;
 800597c:	4b30      	ldr	r3, [pc, #192]	@ (8005a40 <revolute_backlash_compensator+0x130>)
 800597e:	ed93 7a00 	vldr	s14, [r3]
 8005982:	edd7 7a05 	vldr	s15, [r7, #20]
 8005986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800598a:	4b2e      	ldr	r3, [pc, #184]	@ (8005a44 <revolute_backlash_compensator+0x134>)
 800598c:	edc3 7a00 	vstr	s15, [r3]
		revolute_last_cmd_direction = current_direction;
 8005990:	4a2a      	ldr	r2, [pc, #168]	@ (8005a3c <revolute_backlash_compensator+0x12c>)
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	6013      	str	r3, [r2, #0]
	}

	// Apply adaptive compensation based on velocity
	float compensation = revolute_backlash_state * BACKLASH_COMPENSATION_GAIN;
 8005996:	4b2b      	ldr	r3, [pc, #172]	@ (8005a44 <revolute_backlash_compensator+0x134>)
 8005998:	edd3 7a00 	vldr	s15, [r3]
 800599c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8005a48 <revolute_backlash_compensator+0x138>
 80059a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059a4:	edc7 7a04 	vstr	s15, [r7, #16]

	// Gradually reduce backlash state as we overcome the backlash
	// This simulates the physical process of taking up the slack
	float backlash_decay_rate = 0.01f * fabsf(cmd_vel); // Proportional to velocity
 80059a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80059ac:	eef0 7ae7 	vabs.f32	s15, s15
 80059b0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8005a4c <revolute_backlash_compensator+0x13c>
 80059b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059b8:	edc7 7a03 	vstr	s15, [r7, #12]
	if (revolute_backlash_state > 0.0f) {
 80059bc:	4b21      	ldr	r3, [pc, #132]	@ (8005a44 <revolute_backlash_compensator+0x134>)
 80059be:	edd3 7a00 	vldr	s15, [r3]
 80059c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ca:	dd12      	ble.n	80059f2 <revolute_backlash_compensator+0xe2>
		revolute_backlash_state = fmaxf(0.0f,
 80059cc:	4b1d      	ldr	r3, [pc, #116]	@ (8005a44 <revolute_backlash_compensator+0x134>)
 80059ce:	ed93 7a00 	vldr	s14, [r3]
 80059d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80059d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059da:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8005a50 <revolute_backlash_compensator+0x140>
 80059de:	eeb0 0a67 	vmov.f32	s0, s15
 80059e2:	f009 fcad 	bl	800f340 <fmaxf>
 80059e6:	eef0 7a40 	vmov.f32	s15, s0
 80059ea:	4b16      	ldr	r3, [pc, #88]	@ (8005a44 <revolute_backlash_compensator+0x134>)
 80059ec:	edc3 7a00 	vstr	s15, [r3]
 80059f0:	e019      	b.n	8005a26 <revolute_backlash_compensator+0x116>
				revolute_backlash_state - backlash_decay_rate);
	} else if (revolute_backlash_state < 0.0f) {
 80059f2:	4b14      	ldr	r3, [pc, #80]	@ (8005a44 <revolute_backlash_compensator+0x134>)
 80059f4:	edd3 7a00 	vldr	s15, [r3]
 80059f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a00:	d511      	bpl.n	8005a26 <revolute_backlash_compensator+0x116>
		revolute_backlash_state = fminf(0.0f,
 8005a02:	4b10      	ldr	r3, [pc, #64]	@ (8005a44 <revolute_backlash_compensator+0x134>)
 8005a04:	ed93 7a00 	vldr	s14, [r3]
 8005a08:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a10:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8005a50 <revolute_backlash_compensator+0x140>
 8005a14:	eeb0 0a67 	vmov.f32	s0, s15
 8005a18:	f009 fcaf 	bl	800f37a <fminf>
 8005a1c:	eef0 7a40 	vmov.f32	s15, s0
 8005a20:	4b08      	ldr	r3, [pc, #32]	@ (8005a44 <revolute_backlash_compensator+0x134>)
 8005a22:	edc3 7a00 	vstr	s15, [r3]
				revolute_backlash_state + backlash_decay_rate);
	}

	return compensation;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	ee07 3a90 	vmov	s15, r3
}
 8005a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8005a30:	3718      	adds	r7, #24
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	bf800000 	.word	0xbf800000
 8005a3c:	20000300 	.word	0x20000300
 8005a40:	200000f0 	.word	0x200000f0
 8005a44:	20000304 	.word	0x20000304
 8005a48:	3e4ccccd 	.word	0x3e4ccccd
 8005a4c:	3c23d70a 	.word	0x3c23d70a
 8005a50:	00000000 	.word	0x00000000

08005a54 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EMER_Pin) {
 8005a5e:	88fb      	ldrh	r3, [r7, #6]
 8005a60:	2b10      	cmp	r3, #16
 8005a62:	d105      	bne.n	8005a70 <HAL_GPIO_EXTI_Callback+0x1c>
		rs_current_state = RS_EMERGENCY_TRIGGED;
 8005a64:	4b05      	ldr	r3, [pc, #20]	@ (8005a7c <HAL_GPIO_EXTI_Callback+0x28>)
 8005a66:	2205      	movs	r2, #5
 8005a68:	701a      	strb	r2, [r3, #0]
		emer_state = PUSHED;
 8005a6a:	4b05      	ldr	r3, [pc, #20]	@ (8005a80 <HAL_GPIO_EXTI_Callback+0x2c>)
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	701a      	strb	r2, [r3, #0]
	}
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr
 8005a7c:	200000f8 	.word	0x200000f8
 8005a80:	200000fb 	.word	0x200000fb

08005a84 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
	if (huart == &hlpuart1) {

	}
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4ab2      	ldr	r2, [pc, #712]	@ (8005d6c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	f040 81ac 	bne.w	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
		plotter_update_sensors();
 8005aaa:	f000 fd4d 	bl	8006548 <plotter_update_sensors>

		QEI_get_diff_count(&prismatic_encoder);
 8005aae:	48b0      	ldr	r0, [pc, #704]	@ (8005d70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8005ab0:	f7fd feda 	bl	8003868 <QEI_get_diff_count>
		QEI_compute_data(&prismatic_encoder);
 8005ab4:	48ae      	ldr	r0, [pc, #696]	@ (8005d70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8005ab6:	f7fd ffc3 	bl	8003a40 <QEI_compute_data>

		QEI_get_diff_count(&revolute_encoder);
 8005aba:	48ae      	ldr	r0, [pc, #696]	@ (8005d74 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8005abc:	f7fd fed4 	bl	8003868 <QEI_get_diff_count>
		QEI_compute_data(&revolute_encoder);
 8005ac0:	48ac      	ldr	r0, [pc, #688]	@ (8005d74 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8005ac2:	f7fd ffbd 	bl	8003a40 <QEI_compute_data>

		if (home == 99){
 8005ac6:	4bac      	ldr	r3, [pc, #688]	@ (8005d78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2b63      	cmp	r3, #99	@ 0x63
 8005acc:	f040 80c5 	bne.w	8005c5a <HAL_TIM_PeriodElapsedCallback+0x1c2>
			plotter_pen_down();
 8005ad0:	f000 fe28 	bl	8006724 <plotter_pen_down>

			pristrajectoryActive = false;
 8005ad4:	4ba9      	ldr	r3, [pc, #676]	@ (8005d7c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	701a      	strb	r2, [r3, #0]
			revtrajectoryActive = false;
 8005ada:	4ba9      	ldr	r3, [pc, #676]	@ (8005d80 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	701a      	strb	r2, [r3, #0]

	        if (up_photo && joystick_x > 40) {
 8005ae0:	4ba8      	ldr	r3, [pc, #672]	@ (8005d84 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d011      	beq.n	8005b0c <HAL_TIM_PeriodElapsedCallback+0x74>
 8005ae8:	4ba7      	ldr	r3, [pc, #668]	@ (8005d88 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005aea:	edd3 7a00 	vldr	s15, [r3]
 8005aee:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8005d8c <HAL_TIM_PeriodElapsedCallback+0x2f4>
 8005af2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005afa:	dd07      	ble.n	8005b0c <HAL_TIM_PeriodElapsedCallback+0x74>
	            MDXX_set_range(&prismatic_motor, 2000, 0);
 8005afc:	eddf 0aa4 	vldr	s1, [pc, #656]	@ 8005d90 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8005b00:	ed9f 0aa4 	vldr	s0, [pc, #656]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005b04:	48a4      	ldr	r0, [pc, #656]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005b06:	f7fb fc3d 	bl	8001384 <MDXX_set_range>
 8005b0a:	e040      	b.n	8005b8e <HAL_TIM_PeriodElapsedCallback+0xf6>
	        }
	        else if (low_photo && joystick_x < -40) {
 8005b0c:	4ba3      	ldr	r3, [pc, #652]	@ (8005d9c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d011      	beq.n	8005b38 <HAL_TIM_PeriodElapsedCallback+0xa0>
 8005b14:	4b9c      	ldr	r3, [pc, #624]	@ (8005d88 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005b16:	edd3 7a00 	vldr	s15, [r3]
 8005b1a:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8005da0 <HAL_TIM_PeriodElapsedCallback+0x308>
 8005b1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b26:	d507      	bpl.n	8005b38 <HAL_TIM_PeriodElapsedCallback+0xa0>
	            MDXX_set_range(&prismatic_motor, 2000, 0);
 8005b28:	eddf 0a99 	vldr	s1, [pc, #612]	@ 8005d90 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8005b2c:	ed9f 0a99 	vldr	s0, [pc, #612]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005b30:	4899      	ldr	r0, [pc, #612]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005b32:	f7fb fc27 	bl	8001384 <MDXX_set_range>
 8005b36:	e02a      	b.n	8005b8e <HAL_TIM_PeriodElapsedCallback+0xf6>
	        }
	        else if (joystick_x > 40) {
 8005b38:	4b93      	ldr	r3, [pc, #588]	@ (8005d88 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005b3a:	edd3 7a00 	vldr	s15, [r3]
 8005b3e:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8005d8c <HAL_TIM_PeriodElapsedCallback+0x2f4>
 8005b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b4a:	dd07      	ble.n	8005b5c <HAL_TIM_PeriodElapsedCallback+0xc4>
	            MDXX_set_range(&prismatic_motor, 2000, -12000);
 8005b4c:	eddf 0a95 	vldr	s1, [pc, #596]	@ 8005da4 <HAL_TIM_PeriodElapsedCallback+0x30c>
 8005b50:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005b54:	4890      	ldr	r0, [pc, #576]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005b56:	f7fb fc15 	bl	8001384 <MDXX_set_range>
 8005b5a:	e018      	b.n	8005b8e <HAL_TIM_PeriodElapsedCallback+0xf6>
	        } else if (joystick_x < -40) {
 8005b5c:	4b8a      	ldr	r3, [pc, #552]	@ (8005d88 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005b5e:	edd3 7a00 	vldr	s15, [r3]
 8005b62:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8005da0 <HAL_TIM_PeriodElapsedCallback+0x308>
 8005b66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b6e:	d507      	bpl.n	8005b80 <HAL_TIM_PeriodElapsedCallback+0xe8>
	            MDXX_set_range(&prismatic_motor, 2000, 12000);
 8005b70:	eddf 0a8d 	vldr	s1, [pc, #564]	@ 8005da8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8005b74:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005b78:	4887      	ldr	r0, [pc, #540]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005b7a:	f7fb fc03 	bl	8001384 <MDXX_set_range>
 8005b7e:	e006      	b.n	8005b8e <HAL_TIM_PeriodElapsedCallback+0xf6>
	        } else {
	            MDXX_set_range(&prismatic_motor, 2000, 0);
 8005b80:	eddf 0a83 	vldr	s1, [pc, #524]	@ 8005d90 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8005b84:	ed9f 0a83 	vldr	s0, [pc, #524]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005b88:	4883      	ldr	r0, [pc, #524]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005b8a:	f7fb fbfb 	bl	8001384 <MDXX_set_range>
	        }

	        float revolute_deg = UnitConverter_angle(&converter_system,
 8005b8e:	4b79      	ldr	r3, [pc, #484]	@ (8005d74 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8005b90:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005b94:	220e      	movs	r2, #14
 8005b96:	210f      	movs	r1, #15
 8005b98:	eeb0 0a67 	vmov.f32	s0, s15
 8005b9c:	4883      	ldr	r0, [pc, #524]	@ (8005dac <HAL_TIM_PeriodElapsedCallback+0x314>)
 8005b9e:	f7fe fd1b 	bl	80045d8 <UnitConverter_angle>
 8005ba2:	ed87 0a03 	vstr	s0, [r7, #12]
	                revolute_encoder.rads, UNIT_RADIAN, UNIT_DEGREE);

	        if ((revolute_deg > 175.0f && joystick_y > 40)
 8005ba6:	edd7 7a03 	vldr	s15, [r7, #12]
 8005baa:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8005db0 <HAL_TIM_PeriodElapsedCallback+0x318>
 8005bae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bb6:	dd09      	ble.n	8005bcc <HAL_TIM_PeriodElapsedCallback+0x134>
 8005bb8:	4b7e      	ldr	r3, [pc, #504]	@ (8005db4 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005bba:	edd3 7a00 	vldr	s15, [r3]
 8005bbe:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8005d8c <HAL_TIM_PeriodElapsedCallback+0x2f4>
 8005bc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bca:	dc12      	bgt.n	8005bf2 <HAL_TIM_PeriodElapsedCallback+0x15a>
	                || (revolute_deg < -175.0f && joystick_y < -40)) {
 8005bcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bd0:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8005db8 <HAL_TIM_PeriodElapsedCallback+0x320>
 8005bd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bdc:	d511      	bpl.n	8005c02 <HAL_TIM_PeriodElapsedCallback+0x16a>
 8005bde:	4b75      	ldr	r3, [pc, #468]	@ (8005db4 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005be0:	edd3 7a00 	vldr	s15, [r3]
 8005be4:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8005da0 <HAL_TIM_PeriodElapsedCallback+0x308>
 8005be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bf0:	d507      	bpl.n	8005c02 <HAL_TIM_PeriodElapsedCallback+0x16a>
	            MDXX_set_range(&revolute_motor, 2000, 0);
 8005bf2:	eddf 0a67 	vldr	s1, [pc, #412]	@ 8005d90 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8005bf6:	ed9f 0a67 	vldr	s0, [pc, #412]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005bfa:	4870      	ldr	r0, [pc, #448]	@ (8005dbc <HAL_TIM_PeriodElapsedCallback+0x324>)
 8005bfc:	f7fb fbc2 	bl	8001384 <MDXX_set_range>
			}
		}else {
			update_control_loops();
		}
	}
}
 8005c00:	e0ff      	b.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
	        } else if (joystick_y > 40) {
 8005c02:	4b6c      	ldr	r3, [pc, #432]	@ (8005db4 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005c04:	edd3 7a00 	vldr	s15, [r3]
 8005c08:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8005d8c <HAL_TIM_PeriodElapsedCallback+0x2f4>
 8005c0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c14:	dd07      	ble.n	8005c26 <HAL_TIM_PeriodElapsedCallback+0x18e>
	            MDXX_set_range(&revolute_motor, 2000, 25000);
 8005c16:	eddf 0a6a 	vldr	s1, [pc, #424]	@ 8005dc0 <HAL_TIM_PeriodElapsedCallback+0x328>
 8005c1a:	ed9f 0a5e 	vldr	s0, [pc, #376]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005c1e:	4867      	ldr	r0, [pc, #412]	@ (8005dbc <HAL_TIM_PeriodElapsedCallback+0x324>)
 8005c20:	f7fb fbb0 	bl	8001384 <MDXX_set_range>
}
 8005c24:	e0ed      	b.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
	        } else if (joystick_y < -40) {
 8005c26:	4b63      	ldr	r3, [pc, #396]	@ (8005db4 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005c28:	edd3 7a00 	vldr	s15, [r3]
 8005c2c:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8005da0 <HAL_TIM_PeriodElapsedCallback+0x308>
 8005c30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c38:	d507      	bpl.n	8005c4a <HAL_TIM_PeriodElapsedCallback+0x1b2>
	            MDXX_set_range(&revolute_motor, 2000, -25000);
 8005c3a:	eddf 0a62 	vldr	s1, [pc, #392]	@ 8005dc4 <HAL_TIM_PeriodElapsedCallback+0x32c>
 8005c3e:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005c42:	485e      	ldr	r0, [pc, #376]	@ (8005dbc <HAL_TIM_PeriodElapsedCallback+0x324>)
 8005c44:	f7fb fb9e 	bl	8001384 <MDXX_set_range>
}
 8005c48:	e0db      	b.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
	            MDXX_set_range(&revolute_motor, 2000, 0);
 8005c4a:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8005d90 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8005c4e:	ed9f 0a51 	vldr	s0, [pc, #324]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005c52:	485a      	ldr	r0, [pc, #360]	@ (8005dbc <HAL_TIM_PeriodElapsedCallback+0x324>)
 8005c54:	f7fb fb96 	bl	8001384 <MDXX_set_range>
}
 8005c58:	e0d3      	b.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
		else if (home > 0) {
 8005c5a:	4b47      	ldr	r3, [pc, #284]	@ (8005d78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	f340 80cd 	ble.w	8005dfe <HAL_TIM_PeriodElapsedCallback+0x366>
			homing_in_progress = true;
 8005c64:	4b58      	ldr	r3, [pc, #352]	@ (8005dc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8005c66:	2201      	movs	r2, #1
 8005c68:	701a      	strb	r2, [r3, #0]
			if (home == 1) {
 8005c6a:	4b43      	ldr	r3, [pc, #268]	@ (8005d78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d116      	bne.n	8005ca0 <HAL_TIM_PeriodElapsedCallback+0x208>
				MDXX_set_range(&prismatic_motor, 2000, 10000);
 8005c72:	eddf 0a56 	vldr	s1, [pc, #344]	@ 8005dcc <HAL_TIM_PeriodElapsedCallback+0x334>
 8005c76:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005c7a:	4847      	ldr	r0, [pc, #284]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005c7c:	f7fb fb82 	bl	8001384 <MDXX_set_range>
				if (low_photo) {
 8005c80:	4b46      	ldr	r3, [pc, #280]	@ (8005d9c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 80bc 	beq.w	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
					home = 2;
 8005c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8005d78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005c8c:	2202      	movs	r2, #2
 8005c8e:	601a      	str	r2, [r3, #0]
					MDXX_set_range(&prismatic_motor, 2000, 0);
 8005c90:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8005d90 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8005c94:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005c98:	483f      	ldr	r0, [pc, #252]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005c9a:	f7fb fb73 	bl	8001384 <MDXX_set_range>
}
 8005c9e:	e0b0      	b.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
			} else if (home == 2) {
 8005ca0:	4b35      	ldr	r3, [pc, #212]	@ (8005d78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d147      	bne.n	8005d38 <HAL_TIM_PeriodElapsedCallback+0x2a0>
				if (!initialized) {
 8005ca8:	4b49      	ldr	r3, [pc, #292]	@ (8005dd0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8005caa:	781b      	ldrb	r3, [r3, #0]
 8005cac:	f083 0301 	eor.w	r3, r3, #1
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00e      	beq.n	8005cd4 <HAL_TIM_PeriodElapsedCallback+0x23c>
					prox_previous = prox;
 8005cb6:	4b47      	ldr	r3, [pc, #284]	@ (8005dd4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	bf14      	ite	ne
 8005cbe:	2301      	movne	r3, #1
 8005cc0:	2300      	moveq	r3, #0
 8005cc2:	b2da      	uxtb	r2, r3
 8005cc4:	4b44      	ldr	r3, [pc, #272]	@ (8005dd8 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8005cc6:	701a      	strb	r2, [r3, #0]
					prox_count = 0;
 8005cc8:	4b44      	ldr	r3, [pc, #272]	@ (8005ddc <HAL_TIM_PeriodElapsedCallback+0x344>)
 8005cca:	2200      	movs	r2, #0
 8005ccc:	601a      	str	r2, [r3, #0]
					initialized = true;
 8005cce:	4b40      	ldr	r3, [pc, #256]	@ (8005dd0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	701a      	strb	r2, [r3, #0]
				MDXX_set_range(&revolute_motor, 2000, 12000);
 8005cd4:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8005da8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8005cd8:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005cdc:	4837      	ldr	r0, [pc, #220]	@ (8005dbc <HAL_TIM_PeriodElapsedCallback+0x324>)
 8005cde:	f7fb fb51 	bl	8001384 <MDXX_set_range>
				if (prox && !prox_previous) {
 8005ce2:	4b3c      	ldr	r3, [pc, #240]	@ (8005dd4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00b      	beq.n	8005d02 <HAL_TIM_PeriodElapsedCallback+0x26a>
 8005cea:	4b3b      	ldr	r3, [pc, #236]	@ (8005dd8 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	f083 0301 	eor.w	r3, r3, #1
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d004      	beq.n	8005d02 <HAL_TIM_PeriodElapsedCallback+0x26a>
					prox_count++;
 8005cf8:	4b38      	ldr	r3, [pc, #224]	@ (8005ddc <HAL_TIM_PeriodElapsedCallback+0x344>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	4a37      	ldr	r2, [pc, #220]	@ (8005ddc <HAL_TIM_PeriodElapsedCallback+0x344>)
 8005d00:	6013      	str	r3, [r2, #0]
				prox_previous = prox;
 8005d02:	4b34      	ldr	r3, [pc, #208]	@ (8005dd4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	bf14      	ite	ne
 8005d0a:	2301      	movne	r3, #1
 8005d0c:	2300      	moveq	r3, #0
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	4b31      	ldr	r3, [pc, #196]	@ (8005dd8 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8005d12:	701a      	strb	r2, [r3, #0]
				if (prox_count >= 1) {
 8005d14:	4b31      	ldr	r3, [pc, #196]	@ (8005ddc <HAL_TIM_PeriodElapsedCallback+0x344>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	dd72      	ble.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
					MDXX_set_range(&revolute_motor, 2000, 0);
 8005d1c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8005d90 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8005d20:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005d24:	4825      	ldr	r0, [pc, #148]	@ (8005dbc <HAL_TIM_PeriodElapsedCallback+0x324>)
 8005d26:	f7fb fb2d 	bl	8001384 <MDXX_set_range>
					initialized = false;  // Reset for next time
 8005d2a:	4b29      	ldr	r3, [pc, #164]	@ (8005dd0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	701a      	strb	r2, [r3, #0]
					home = 3;
 8005d30:	4b11      	ldr	r3, [pc, #68]	@ (8005d78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005d32:	2203      	movs	r2, #3
 8005d34:	601a      	str	r2, [r3, #0]
}
 8005d36:	e064      	b.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
			} else if (home == 3) {
 8005d38:	4b0f      	ldr	r3, [pc, #60]	@ (8005d78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b03      	cmp	r3, #3
 8005d3e:	d151      	bne.n	8005de4 <HAL_TIM_PeriodElapsedCallback+0x34c>
				MDXX_set_range(&prismatic_motor, 2000, -10000);
 8005d40:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8005de0 <HAL_TIM_PeriodElapsedCallback+0x348>
 8005d44:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005d48:	4813      	ldr	r0, [pc, #76]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005d4a:	f7fb fb1b 	bl	8001384 <MDXX_set_range>
				if (up_photo) {
 8005d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d84 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d055      	beq.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
					MDXX_set_range(&prismatic_motor, 2000, 0);
 8005d56:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8005d90 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8005d5a:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8005d94 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8005d5e:	480e      	ldr	r0, [pc, #56]	@ (8005d98 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005d60:	f7fb fb10 	bl	8001384 <MDXX_set_range>
					home = 4;
 8005d64:	4b04      	ldr	r3, [pc, #16]	@ (8005d78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005d66:	2204      	movs	r2, #4
 8005d68:	601a      	str	r2, [r3, #0]
}
 8005d6a:	e04a      	b.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
 8005d6c:	20001924 	.word	0x20001924
 8005d70:	200003c8 	.word	0x200003c8
 8005d74:	20000424 	.word	0x20000424
 8005d78:	20000310 	.word	0x20000310
 8005d7c:	2000026c 	.word	0x2000026c
 8005d80:	200002c0 	.word	0x200002c0
 8005d84:	20001834 	.word	0x20001834
 8005d88:	20001824 	.word	0x20001824
 8005d8c:	42200000 	.word	0x42200000
 8005d90:	00000000 	.word	0x00000000
 8005d94:	44fa0000 	.word	0x44fa0000
 8005d98:	20000330 	.word	0x20000330
 8005d9c:	20001838 	.word	0x20001838
 8005da0:	c2200000 	.word	0xc2200000
 8005da4:	c63b8000 	.word	0xc63b8000
 8005da8:	463b8000 	.word	0x463b8000
 8005dac:	20000794 	.word	0x20000794
 8005db0:	432f0000 	.word	0x432f0000
 8005db4:	20001828 	.word	0x20001828
 8005db8:	c32f0000 	.word	0xc32f0000
 8005dbc:	2000037c 	.word	0x2000037c
 8005dc0:	46c35000 	.word	0x46c35000
 8005dc4:	c6c35000 	.word	0xc6c35000
 8005dc8:	200002fc 	.word	0x200002fc
 8005dcc:	461c4000 	.word	0x461c4000
 8005dd0:	20000324 	.word	0x20000324
 8005dd4:	2000182c 	.word	0x2000182c
 8005dd8:	20000325 	.word	0x20000325
 8005ddc:	20000328 	.word	0x20000328
 8005de0:	c61c4000 	.word	0xc61c4000
			} else if (home == 4) {
 8005de4:	4b09      	ldr	r3, [pc, #36]	@ (8005e0c <HAL_TIM_PeriodElapsedCallback+0x374>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2b04      	cmp	r3, #4
 8005dea:	d10a      	bne.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
				plotter_reset();
 8005dec:	f000 fb9e 	bl	800652c <plotter_reset>
				home = 0;
 8005df0:	4b06      	ldr	r3, [pc, #24]	@ (8005e0c <HAL_TIM_PeriodElapsedCallback+0x374>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	601a      	str	r2, [r3, #0]
				homing_in_progress = false;
 8005df6:	4b06      	ldr	r3, [pc, #24]	@ (8005e10 <HAL_TIM_PeriodElapsedCallback+0x378>)
 8005df8:	2200      	movs	r2, #0
 8005dfa:	701a      	strb	r2, [r3, #0]
}
 8005dfc:	e001      	b.n	8005e02 <HAL_TIM_PeriodElapsedCallback+0x36a>
			update_control_loops();
 8005dfe:	f7ff f8c5 	bl	8004f8c <update_control_loops>
}
 8005e02:	bf00      	nop
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	20000310 	.word	0x20000310
 8005e10:	200002fc 	.word	0x200002fc

08005e14 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8005e14:	b480      	push	{r7}
 8005e16:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005e18:	b672      	cpsid	i
}
 8005e1a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005e1c:	bf00      	nop
 8005e1e:	e7fd      	b.n	8005e1c <Error_Handler+0x8>

08005e20 <plotter_begin>:
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int prox, emer, up_photo, low_photo, up_lim, low_lim, b1, b2, b3, b4;

void plotter_begin() {
 8005e20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e24:	ed2d 8b02 	vpush	{d8}
 8005e28:	b083      	sub	sp, #12
 8005e2a:	af02      	add	r7, sp, #8
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 8005e2c:	4bc8      	ldr	r3, [pc, #800]	@ (8006150 <plotter_begin+0x330>)
 8005e2e:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
			* Disturbance_Constant.prismatic_pulley_radius * 1000;
 8005e32:	4bc8      	ldr	r3, [pc, #800]	@ (8006154 <plotter_begin+0x334>)
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7fa fb52 	bl	80004e0 <__aeabi_f2d>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	460b      	mov	r3, r1
 8005e40:	4620      	mov	r0, r4
 8005e42:	4629      	mov	r1, r5
 8005e44:	f7fa fba4 	bl	8000590 <__aeabi_dmul>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	4610      	mov	r0, r2
 8005e4e:	4619      	mov	r1, r3
 8005e50:	f04f 0200 	mov.w	r2, #0
 8005e54:	4bc0      	ldr	r3, [pc, #768]	@ (8006158 <plotter_begin+0x338>)
 8005e56:	f7fa fb9b 	bl	8000590 <__aeabi_dmul>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	460b      	mov	r3, r1
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 8005e5e:	49bc      	ldr	r1, [pc, #752]	@ (8006150 <plotter_begin+0x330>)
 8005e60:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max * 0.5;
 8005e64:	4bba      	ldr	r3, [pc, #744]	@ (8006150 <plotter_begin+0x330>)
 8005e66:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8005e6a:	f04f 0200 	mov.w	r2, #0
 8005e6e:	4bbb      	ldr	r3, [pc, #748]	@ (800615c <plotter_begin+0x33c>)
 8005e70:	f7fa fb8e 	bl	8000590 <__aeabi_dmul>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	49b5      	ldr	r1, [pc, #724]	@ (8006150 <plotter_begin+0x330>)
 8005e7a:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max * (24.0 /36.0) * 0.3;
 8005e7e:	4bb8      	ldr	r3, [pc, #736]	@ (8006160 <plotter_begin+0x340>)
 8005e80:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8005e84:	a3ac      	add	r3, pc, #688	@ (adr r3, 8006138 <plotter_begin+0x318>)
 8005e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8a:	f7fa fb81 	bl	8000590 <__aeabi_dmul>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	460b      	mov	r3, r1
 8005e92:	4610      	mov	r0, r2
 8005e94:	4619      	mov	r1, r3
 8005e96:	a3aa      	add	r3, pc, #680	@ (adr r3, 8006140 <plotter_begin+0x320>)
 8005e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9c:	f7fa fb78 	bl	8000590 <__aeabi_dmul>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	49ae      	ldr	r1, [pc, #696]	@ (8006160 <plotter_begin+0x340>)
 8005ea6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	ZGX45RGG_150RPM_Constant.qdd_max = ZGX45RGG_150RPM_Constant.qd_max * 0.4;
 8005eaa:	4bad      	ldr	r3, [pc, #692]	@ (8006160 <plotter_begin+0x340>)
 8005eac:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8005eb0:	a3a5      	add	r3, pc, #660	@ (adr r3, 8006148 <plotter_begin+0x328>)
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	f7fa fb6b 	bl	8000590 <__aeabi_dmul>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	49a8      	ldr	r1, [pc, #672]	@ (8006160 <plotter_begin+0x340>)
 8005ec0:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	48a7      	ldr	r0, [pc, #668]	@ (8006164 <plotter_begin+0x344>)
 8005ec8:	f000 fc3c 	bl	8006744 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 8005ecc:	eddf 2aa6 	vldr	s5, [pc, #664]	@ 8006168 <plotter_begin+0x348>
 8005ed0:	ed9f 2aa6 	vldr	s4, [pc, #664]	@ 800616c <plotter_begin+0x34c>
 8005ed4:	eddf 1ab3 	vldr	s3, [pc, #716]	@ 80061a4 <plotter_begin+0x384>
 8005ed8:	ed9f 1ab2 	vldr	s2, [pc, #712]	@ 80061a4 <plotter_begin+0x384>
 8005edc:	eddf 0aa4 	vldr	s1, [pc, #656]	@ 8006170 <plotter_begin+0x350>
 8005ee0:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8006168 <plotter_begin+0x348>
 8005ee4:	489f      	ldr	r0, [pc, #636]	@ (8006164 <plotter_begin+0x344>)
 8005ee6:	f000 fc8b 	bl	8006800 <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 8005eea:	2102      	movs	r1, #2
 8005eec:	48a1      	ldr	r0, [pc, #644]	@ (8006174 <plotter_begin+0x354>)
 8005eee:	f000 fc29 	bl	8006744 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 8005ef2:	ed9f 3a9d 	vldr	s6, [pc, #628]	@ 8006168 <plotter_begin+0x348>
 8005ef6:	eddf 2a9d 	vldr	s5, [pc, #628]	@ 800616c <plotter_begin+0x34c>
 8005efa:	ed9f 2aaa 	vldr	s4, [pc, #680]	@ 80061a4 <plotter_begin+0x384>
 8005efe:	eddf 1aa9 	vldr	s3, [pc, #676]	@ 80061a4 <plotter_begin+0x384>
 8005f02:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8005f06:	eddf 0a9a 	vldr	s1, [pc, #616]	@ 8006170 <plotter_begin+0x350>
 8005f0a:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8006168 <plotter_begin+0x348>
 8005f0e:	4899      	ldr	r0, [pc, #612]	@ (8006174 <plotter_begin+0x354>)
 8005f10:	f000 fca1 	bl	8006856 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 8005f14:	2100      	movs	r1, #0
 8005f16:	4898      	ldr	r0, [pc, #608]	@ (8006178 <plotter_begin+0x358>)
 8005f18:	f000 fc14 	bl	8006744 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 8005f1c:	eddf 2a97 	vldr	s5, [pc, #604]	@ 800617c <plotter_begin+0x35c>
 8005f20:	ed9f 2a97 	vldr	s4, [pc, #604]	@ 8006180 <plotter_begin+0x360>
 8005f24:	eddf 1a9f 	vldr	s3, [pc, #636]	@ 80061a4 <plotter_begin+0x384>
 8005f28:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 80061a4 <plotter_begin+0x384>
 8005f2c:	eddf 0a90 	vldr	s1, [pc, #576]	@ 8006170 <plotter_begin+0x350>
 8005f30:	ed9f 0a92 	vldr	s0, [pc, #584]	@ 800617c <plotter_begin+0x35c>
 8005f34:	4890      	ldr	r0, [pc, #576]	@ (8006178 <plotter_begin+0x358>)
 8005f36:	f000 fc63 	bl	8006800 <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 8005f3a:	2102      	movs	r1, #2
 8005f3c:	4891      	ldr	r0, [pc, #580]	@ (8006184 <plotter_begin+0x364>)
 8005f3e:	f000 fc01 	bl	8006744 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 8005f42:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 8005f46:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 8005f4a:	ed9f 2a96 	vldr	s4, [pc, #600]	@ 80061a4 <plotter_begin+0x384>
 8005f4e:	eddf 1a95 	vldr	s3, [pc, #596]	@ 80061a4 <plotter_begin+0x384>
 8005f52:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8005f56:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8006170 <plotter_begin+0x350>
 8005f5a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8005f5e:	4889      	ldr	r0, [pc, #548]	@ (8006184 <plotter_begin+0x364>)
 8005f60:	f000 fc79 	bl	8006856 <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 8005f64:	2100      	movs	r1, #0
 8005f66:	4888      	ldr	r0, [pc, #544]	@ (8006188 <plotter_begin+0x368>)
 8005f68:	f000 fbec 	bl	8006744 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005f6c:	4b78      	ldr	r3, [pc, #480]	@ (8006150 <plotter_begin+0x330>)
 8005f6e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005f72:	4610      	mov	r0, r2
 8005f74:	4619      	mov	r1, r3
 8005f76:	f7fa fded 	bl	8000b54 <__aeabi_d2f>
 8005f7a:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 8005f7c:	4b74      	ldr	r3, [pc, #464]	@ (8006150 <plotter_begin+0x330>)
 8005f7e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005f82:	4610      	mov	r0, r2
 8005f84:	4619      	mov	r1, r3
 8005f86:	f7fa fde5 	bl	8000b54 <__aeabi_d2f>
 8005f8a:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005f8c:	ee07 3a90 	vmov	s15, r3
 8005f90:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 8005f94:	4b6e      	ldr	r3, [pc, #440]	@ (8006150 <plotter_begin+0x330>)
 8005f96:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005f9a:	4610      	mov	r0, r2
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	f7fa fdd9 	bl	8000b54 <__aeabi_d2f>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	ee02 3a90 	vmov	s5, r3
 8005fa8:	eeb0 2a48 	vmov.f32	s4, s16
 8005fac:	eddf 1a7d 	vldr	s3, [pc, #500]	@ 80061a4 <plotter_begin+0x384>
 8005fb0:	ed9f 1a7c 	vldr	s2, [pc, #496]	@ 80061a4 <plotter_begin+0x384>
 8005fb4:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 8006170 <plotter_begin+0x350>
 8005fb8:	ee00 4a10 	vmov	s0, r4
 8005fbc:	4872      	ldr	r0, [pc, #456]	@ (8006188 <plotter_begin+0x368>)
 8005fbe:	f000 fc1f 	bl	8006800 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 8005fc2:	2102      	movs	r1, #2
 8005fc4:	4871      	ldr	r0, [pc, #452]	@ (800618c <plotter_begin+0x36c>)
 8005fc6:	f000 fbbd 	bl	8006744 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005fca:	4b61      	ldr	r3, [pc, #388]	@ (8006150 <plotter_begin+0x330>)
 8005fcc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005fd0:	4610      	mov	r0, r2
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	f7fa fdbe 	bl	8000b54 <__aeabi_d2f>
 8005fd8:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8005fda:	4b5d      	ldr	r3, [pc, #372]	@ (8006150 <plotter_begin+0x330>)
 8005fdc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005fe0:	4610      	mov	r0, r2
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	f7fa fdb6 	bl	8000b54 <__aeabi_d2f>
 8005fe8:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005fea:	ee07 3a90 	vmov	s15, r3
 8005fee:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8005ff2:	4b57      	ldr	r3, [pc, #348]	@ (8006150 <plotter_begin+0x330>)
 8005ff4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005ff8:	4610      	mov	r0, r2
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	f7fa fdaa 	bl	8000b54 <__aeabi_d2f>
 8006000:	4603      	mov	r3, r0
 8006002:	ee03 3a10 	vmov	s6, r3
 8006006:	eef0 2a48 	vmov.f32	s5, s16
 800600a:	ed9f 2a66 	vldr	s4, [pc, #408]	@ 80061a4 <plotter_begin+0x384>
 800600e:	eddf 1a65 	vldr	s3, [pc, #404]	@ 80061a4 <plotter_begin+0x384>
 8006012:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8006016:	eddf 0a56 	vldr	s1, [pc, #344]	@ 8006170 <plotter_begin+0x350>
 800601a:	ee00 4a10 	vmov	s0, r4
 800601e:	485b      	ldr	r0, [pc, #364]	@ (800618c <plotter_begin+0x36c>)
 8006020:	f000 fc19 	bl	8006856 <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 8006024:	2100      	movs	r1, #0
 8006026:	485a      	ldr	r0, [pc, #360]	@ (8006190 <plotter_begin+0x370>)
 8006028:	f000 fb8c 	bl	8006744 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800602c:	4b4c      	ldr	r3, [pc, #304]	@ (8006160 <plotter_begin+0x340>)
 800602e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006032:	4610      	mov	r0, r2
 8006034:	4619      	mov	r1, r3
 8006036:	f7fa fd8d 	bl	8000b54 <__aeabi_d2f>
 800603a:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 800603c:	4b48      	ldr	r3, [pc, #288]	@ (8006160 <plotter_begin+0x340>)
 800603e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006042:	4610      	mov	r0, r2
 8006044:	4619      	mov	r1, r3
 8006046:	f7fa fd85 	bl	8000b54 <__aeabi_d2f>
 800604a:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800604c:	ee07 3a90 	vmov	s15, r3
 8006050:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 8006054:	4b42      	ldr	r3, [pc, #264]	@ (8006160 <plotter_begin+0x340>)
 8006056:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800605a:	4610      	mov	r0, r2
 800605c:	4619      	mov	r1, r3
 800605e:	f7fa fd79 	bl	8000b54 <__aeabi_d2f>
 8006062:	4603      	mov	r3, r0
 8006064:	ee02 3a90 	vmov	s5, r3
 8006068:	eeb0 2a48 	vmov.f32	s4, s16
 800606c:	eddf 1a4d 	vldr	s3, [pc, #308]	@ 80061a4 <plotter_begin+0x384>
 8006070:	ed9f 1a4c 	vldr	s2, [pc, #304]	@ 80061a4 <plotter_begin+0x384>
 8006074:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 8006170 <plotter_begin+0x350>
 8006078:	ee00 4a10 	vmov	s0, r4
 800607c:	4844      	ldr	r0, [pc, #272]	@ (8006190 <plotter_begin+0x370>)
 800607e:	f000 fbbf 	bl	8006800 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 8006082:	2102      	movs	r1, #2
 8006084:	4843      	ldr	r0, [pc, #268]	@ (8006194 <plotter_begin+0x374>)
 8006086:	f000 fb5d 	bl	8006744 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800608a:	4b35      	ldr	r3, [pc, #212]	@ (8006160 <plotter_begin+0x340>)
 800608c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006090:	4610      	mov	r0, r2
 8006092:	4619      	mov	r1, r3
 8006094:	f7fa fd5e 	bl	8000b54 <__aeabi_d2f>
 8006098:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 800609a:	4b31      	ldr	r3, [pc, #196]	@ (8006160 <plotter_begin+0x340>)
 800609c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80060a0:	4610      	mov	r0, r2
 80060a2:	4619      	mov	r1, r3
 80060a4:	f7fa fd56 	bl	8000b54 <__aeabi_d2f>
 80060a8:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80060aa:	ee07 3a90 	vmov	s15, r3
 80060ae:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 80060b2:	4b2b      	ldr	r3, [pc, #172]	@ (8006160 <plotter_begin+0x340>)
 80060b4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80060b8:	4610      	mov	r0, r2
 80060ba:	4619      	mov	r1, r3
 80060bc:	f7fa fd4a 	bl	8000b54 <__aeabi_d2f>
 80060c0:	4603      	mov	r3, r0
 80060c2:	ee03 3a10 	vmov	s6, r3
 80060c6:	eef0 2a48 	vmov.f32	s5, s16
 80060ca:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 80061a4 <plotter_begin+0x384>
 80060ce:	eddf 1a35 	vldr	s3, [pc, #212]	@ 80061a4 <plotter_begin+0x384>
 80060d2:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80060d6:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8006170 <plotter_begin+0x350>
 80060da:	ee00 4a10 	vmov	s0, r4
 80060de:	482d      	ldr	r0, [pc, #180]	@ (8006194 <plotter_begin+0x374>)
 80060e0:	f000 fbb9 	bl	8006856 <SIGNAL_config_square>

	UnitConverter_init(&converter_system);
 80060e4:	482c      	ldr	r0, [pc, #176]	@ (8006198 <plotter_begin+0x378>)
 80060e6:	f7fe f9e1 	bl	80044ac <UnitConverter_init>

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
			Disturbance_Constant.prismatic_pulley_radius * 2.0 * 1000.0);
 80060ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006154 <plotter_begin+0x334>)
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7fa f9f6 	bl	80004e0 <__aeabi_f2d>
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	f7fa f894 	bl	8000224 <__adddf3>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4610      	mov	r0, r2
 8006102:	4619      	mov	r1, r3
 8006104:	f04f 0200 	mov.w	r2, #0
 8006108:	4b13      	ldr	r3, [pc, #76]	@ (8006158 <plotter_begin+0x338>)
 800610a:	f7fa fa41 	bl	8000590 <__aeabi_dmul>
 800610e:	4602      	mov	r2, r0
 8006110:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 8006112:	4610      	mov	r0, r2
 8006114:	4619      	mov	r1, r3
 8006116:	f7fa fd1d 	bl	8000b54 <__aeabi_d2f>
 800611a:	4603      	mov	r3, r0
 800611c:	ee00 3a90 	vmov	s1, r3
 8006120:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006124:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006128:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800612c:	491b      	ldr	r1, [pc, #108]	@ (800619c <plotter_begin+0x37c>)
 800612e:	481c      	ldr	r0, [pc, #112]	@ (80061a0 <plotter_begin+0x380>)
 8006130:	f7fd fb28 	bl	8003784 <QEI_init>
 8006134:	e038      	b.n	80061a8 <plotter_begin+0x388>
 8006136:	bf00      	nop
 8006138:	55555555 	.word	0x55555555
 800613c:	3fe55555 	.word	0x3fe55555
 8006140:	33333333 	.word	0x33333333
 8006144:	3fd33333 	.word	0x3fd33333
 8006148:	9999999a 	.word	0x9999999a
 800614c:	3fd99999 	.word	0x3fd99999
 8006150:	20000060 	.word	0x20000060
 8006154:	200000c0 	.word	0x200000c0
 8006158:	408f4000 	.word	0x408f4000
 800615c:	3fe00000 	.word	0x3fe00000
 8006160:	20000000 	.word	0x20000000
 8006164:	20000574 	.word	0x20000574
 8006168:	477fff00 	.word	0x477fff00
 800616c:	c77fff00 	.word	0xc77fff00
 8006170:	3dcccccd 	.word	0x3dcccccd
 8006174:	200005b8 	.word	0x200005b8
 8006178:	200005fc 	.word	0x200005fc
 800617c:	4083d70a 	.word	0x4083d70a
 8006180:	c083d70a 	.word	0xc083d70a
 8006184:	20000640 	.word	0x20000640
 8006188:	20000684 	.word	0x20000684
 800618c:	200006c8 	.word	0x200006c8
 8006190:	2000070c 	.word	0x2000070c
 8006194:	20000750 	.word	0x20000750
 8006198:	20000794 	.word	0x20000794
 800619c:	20001b88 	.word	0x20001b88
 80061a0:	200003c8 	.word	0x200003c8
 80061a4:	00000000 	.word	0x00000000
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 80061a8:	ed5f 0a02 	vldr	s1, [pc, #-8]	@ 80061a4 <plotter_begin+0x384>
 80061ac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80061b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80061b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80061b8:	49ad      	ldr	r1, [pc, #692]	@ (8006470 <plotter_begin+0x650>)
 80061ba:	48ae      	ldr	r0, [pc, #696]	@ (8006474 <plotter_begin+0x654>)
 80061bc:	f7fd fae2 	bl	8003784 <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 80061c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80061c4:	9300      	str	r3, [sp, #0]
 80061c6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80061ca:	2204      	movs	r2, #4
 80061cc:	49aa      	ldr	r1, [pc, #680]	@ (8006478 <plotter_begin+0x658>)
 80061ce:	48ab      	ldr	r0, [pc, #684]	@ (800647c <plotter_begin+0x65c>)
 80061d0:	f7fb f8b4 	bl	800133c <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 80061d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80061d8:	9300      	str	r3, [sp, #0]
 80061da:	4ba9      	ldr	r3, [pc, #676]	@ (8006480 <plotter_begin+0x660>)
 80061dc:	2200      	movs	r2, #0
 80061de:	49a6      	ldr	r1, [pc, #664]	@ (8006478 <plotter_begin+0x658>)
 80061e0:	48a8      	ldr	r0, [pc, #672]	@ (8006484 <plotter_begin+0x664>)
 80061e2:	f7fb f8ab 	bl	800133c <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 80061e6:	220c      	movs	r2, #12
 80061e8:	49a7      	ldr	r1, [pc, #668]	@ (8006488 <plotter_begin+0x668>)
 80061ea:	48a8      	ldr	r0, [pc, #672]	@ (800648c <plotter_begin+0x66c>)
 80061ec:	f7fd f89e 	bl	800332c <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 80061f0:	eddf 0aa7 	vldr	s1, [pc, #668]	@ 8006490 <plotter_begin+0x670>
 80061f4:	ed9f 0aa7 	vldr	s0, [pc, #668]	@ 8006494 <plotter_begin+0x674>
 80061f8:	48a0      	ldr	r0, [pc, #640]	@ (800647c <plotter_begin+0x65c>)
 80061fa:	f7fb f8c3 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 80061fe:	eddf 0aa4 	vldr	s1, [pc, #656]	@ 8006490 <plotter_begin+0x670>
 8006202:	ed9f 0aa4 	vldr	s0, [pc, #656]	@ 8006494 <plotter_begin+0x674>
 8006206:	489f      	ldr	r0, [pc, #636]	@ (8006484 <plotter_begin+0x664>)
 8006208:	f7fb f8bc 	bl	8001384 <MDXX_set_range>

	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 75,
			ZGX45RGG_400RPM_Constant.sd_max);
 800620c:	4ba2      	ldr	r3, [pc, #648]	@ (8006498 <plotter_begin+0x678>)
 800620e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 75,
 8006212:	4610      	mov	r0, r2
 8006214:	4619      	mov	r1, r3
 8006216:	f7fa fc9d 	bl	8000b54 <__aeabi_d2f>
 800621a:	4603      	mov	r3, r0
 800621c:	ee01 3a90 	vmov	s3, r3
 8006220:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 800649c <plotter_begin+0x67c>
 8006224:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 80064a0 <plotter_begin+0x680>
 8006228:	ed9f 0a9c 	vldr	s0, [pc, #624]	@ 800649c <plotter_begin+0x67c>
 800622c:	489d      	ldr	r0, [pc, #628]	@ (80064a4 <plotter_begin+0x684>)
 800622e:	f7fa ffc0 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 8006232:	4b99      	ldr	r3, [pc, #612]	@ (8006498 <plotter_begin+0x678>)
 8006234:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
 8006238:	4610      	mov	r0, r2
 800623a:	4619      	mov	r1, r3
 800623c:	f7fa fc8a 	bl	8000b54 <__aeabi_d2f>
 8006240:	4603      	mov	r3, r0
 8006242:	ee01 3a90 	vmov	s3, r3
 8006246:	ed9f 1a92 	vldr	s2, [pc, #584]	@ 8006490 <plotter_begin+0x670>
 800624a:	eddf 0a97 	vldr	s1, [pc, #604]	@ 80064a8 <plotter_begin+0x688>
 800624e:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 80064ac <plotter_begin+0x68c>
 8006252:	4897      	ldr	r0, [pc, #604]	@ (80064b0 <plotter_begin+0x690>)
 8006254:	f7fa ffad 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 25, 1e-2, 25,
			ZGX45RGG_150RPM_Constant.qd_max);
 8006258:	4b96      	ldr	r3, [pc, #600]	@ (80064b4 <plotter_begin+0x694>)
 800625a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 25, 1e-2, 25,
 800625e:	4610      	mov	r0, r2
 8006260:	4619      	mov	r1, r3
 8006262:	f7fa fc77 	bl	8000b54 <__aeabi_d2f>
 8006266:	4603      	mov	r3, r0
 8006268:	ee01 3a90 	vmov	s3, r3
 800626c:	eeb3 1a09 	vmov.f32	s2, #57	@ 0x41c80000  25.0
 8006270:	eddf 0a91 	vldr	s1, [pc, #580]	@ 80064b8 <plotter_begin+0x698>
 8006274:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8006278:	4890      	ldr	r0, [pc, #576]	@ (80064bc <plotter_begin+0x69c>)
 800627a:	f7fa ff9a 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&revolute_velocity_pid, 3000, 200, 0,
			ZGX45RGG_150RPM_Constant.U_max);
 800627e:	4b8d      	ldr	r3, [pc, #564]	@ (80064b4 <plotter_begin+0x694>)
 8006280:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 3000, 200, 0,
 8006284:	4610      	mov	r0, r2
 8006286:	4619      	mov	r1, r3
 8006288:	f7fa fc64 	bl	8000b54 <__aeabi_d2f>
 800628c:	4603      	mov	r3, r0
 800628e:	ee01 3a90 	vmov	s3, r3
 8006292:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 8006490 <plotter_begin+0x670>
 8006296:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 80064c0 <plotter_begin+0x6a0>
 800629a:	ed9f 0a8a 	vldr	s0, [pc, #552]	@ 80064c4 <plotter_begin+0x6a4>
 800629e:	488a      	ldr	r0, [pc, #552]	@ (80064c8 <plotter_begin+0x6a8>)
 80062a0:	f7fa ff87 	bl	80011b2 <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 80062a4:	4983      	ldr	r1, [pc, #524]	@ (80064b4 <plotter_begin+0x694>)
 80062a6:	4889      	ldr	r0, [pc, #548]	@ (80064cc <plotter_begin+0x6ac>)
 80062a8:	f7fb f946 	bl	8001538 <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 80062ac:	497a      	ldr	r1, [pc, #488]	@ (8006498 <plotter_begin+0x678>)
 80062ae:	4888      	ldr	r0, [pc, #544]	@ (80064d0 <plotter_begin+0x6b0>)
 80062b0:	f7fb fad2 	bl	8001858 <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 80062b4:	4a87      	ldr	r2, [pc, #540]	@ (80064d4 <plotter_begin+0x6b4>)
 80062b6:	497f      	ldr	r1, [pc, #508]	@ (80064b4 <plotter_begin+0x694>)
 80062b8:	4887      	ldr	r0, [pc, #540]	@ (80064d8 <plotter_begin+0x6b8>)
 80062ba:	f7fb f9cc 	bl	8001656 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 80062be:	4a85      	ldr	r2, [pc, #532]	@ (80064d4 <plotter_begin+0x6b4>)
 80062c0:	4975      	ldr	r1, [pc, #468]	@ (8006498 <plotter_begin+0x678>)
 80062c2:	4886      	ldr	r0, [pc, #536]	@ (80064dc <plotter_begin+0x6bc>)
 80062c4:	f7fb fb57 	bl	8001976 <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&joystick, &hadc1, joystick_buffer, ADC_BUFFER_SIZE,
 80062c8:	2302      	movs	r3, #2
 80062ca:	9300      	str	r3, [sp, #0]
 80062cc:	eddf 0a84 	vldr	s1, [pc, #528]	@ 80064e0 <plotter_begin+0x6c0>
 80062d0:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 80064e4 <plotter_begin+0x6c4>
 80062d4:	2364      	movs	r3, #100	@ 0x64
 80062d6:	4a84      	ldr	r2, [pc, #528]	@ (80064e8 <plotter_begin+0x6c8>)
 80062d8:	4984      	ldr	r1, [pc, #528]	@ (80064ec <plotter_begin+0x6cc>)
 80062da:	4885      	ldr	r0, [pc, #532]	@ (80064f0 <plotter_begin+0x6d0>)
 80062dc:	f7fa fe20 	bl	8000f20 <ADC_DMA_Init>
	ADC_CHANNELS, ADC_VREF, ADC_RESOLUTION);
	ADC_DMA_SetCenterPoint(&joystick, ADC_CENTERPOINT, ADC_ERROR);
 80062e0:	2105      	movs	r1, #5
 80062e2:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 80064f4 <plotter_begin+0x6d4>
 80062e6:	4882      	ldr	r0, [pc, #520]	@ (80064f0 <plotter_begin+0x6d0>)
 80062e8:	f7fa fecc 	bl	8001084 <ADC_DMA_SetCenterPoint>
	ADC_DMA_Start(&joystick);
 80062ec:	4880      	ldr	r0, [pc, #512]	@ (80064f0 <plotter_begin+0x6d0>)
 80062ee:	f7fa fe6f 	bl	8000fd0 <ADC_DMA_Start>

	FIR_init(&prismatic_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80062f2:	eddf 0a81 	vldr	s1, [pc, #516]	@ 80064f8 <plotter_begin+0x6d8>
 80062f6:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80062fa:	211f      	movs	r1, #31
 80062fc:	487f      	ldr	r0, [pc, #508]	@ (80064fc <plotter_begin+0x6dc>)
 80062fe:	f7fb fc01 	bl	8001b04 <FIR_init>
	FIR_init(&prismatic_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006302:	eddf 0a7d 	vldr	s1, [pc, #500]	@ 80064f8 <plotter_begin+0x6d8>
 8006306:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800630a:	211f      	movs	r1, #31
 800630c:	487c      	ldr	r0, [pc, #496]	@ (8006500 <plotter_begin+0x6e0>)
 800630e:	f7fb fbf9 	bl	8001b04 <FIR_init>
	FIR_init(&revolute_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006312:	eddf 0a79 	vldr	s1, [pc, #484]	@ 80064f8 <plotter_begin+0x6d8>
 8006316:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800631a:	211f      	movs	r1, #31
 800631c:	4879      	ldr	r0, [pc, #484]	@ (8006504 <plotter_begin+0x6e4>)
 800631e:	f7fb fbf1 	bl	8001b04 <FIR_init>
	FIR_init(&revolute_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006322:	eddf 0a75 	vldr	s1, [pc, #468]	@ 80064f8 <plotter_begin+0x6d8>
 8006326:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800632a:	211f      	movs	r1, #31
 800632c:	4876      	ldr	r0, [pc, #472]	@ (8006508 <plotter_begin+0x6e8>)
 800632e:	f7fb fbe9 	bl	8001b04 <FIR_init>

	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006332:	4b59      	ldr	r3, [pc, #356]	@ (8006498 <plotter_begin+0x678>)
 8006334:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006338:	4610      	mov	r0, r2
 800633a:	4619      	mov	r1, r3
 800633c:	f7fa fc0a 	bl	8000b54 <__aeabi_d2f>
 8006340:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 8006342:	4b55      	ldr	r3, [pc, #340]	@ (8006498 <plotter_begin+0x678>)
 8006344:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006348:	4610      	mov	r0, r2
 800634a:	4619      	mov	r1, r3
 800634c:	f7fa fc02 	bl	8000b54 <__aeabi_d2f>
 8006350:	4605      	mov	r5, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 8006352:	4b51      	ldr	r3, [pc, #324]	@ (8006498 <plotter_begin+0x678>)
 8006354:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006358:	4610      	mov	r0, r2
 800635a:	4619      	mov	r1, r3
 800635c:	f7fa fbfa 	bl	8000b54 <__aeabi_d2f>
 8006360:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 8006362:	4b4d      	ldr	r3, [pc, #308]	@ (8006498 <plotter_begin+0x678>)
 8006364:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006368:	4610      	mov	r0, r2
 800636a:	4619      	mov	r1, r3
 800636c:	f7fa fbf2 	bl	8000b54 <__aeabi_d2f>
 8006370:	4680      	mov	r8, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 8006372:	4b49      	ldr	r3, [pc, #292]	@ (8006498 <plotter_begin+0x678>)
 8006374:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006378:	4610      	mov	r0, r2
 800637a:	4619      	mov	r1, r3
 800637c:	f7fa fbea 	bl	8000b54 <__aeabi_d2f>
 8006380:	4681      	mov	r9, r0
			ZGX45RGG_400RPM_Constant.L, 1.0, 1.0);
 8006382:	4b45      	ldr	r3, [pc, #276]	@ (8006498 <plotter_begin+0x678>)
 8006384:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006388:	4610      	mov	r0, r2
 800638a:	4619      	mov	r1, r3
 800638c:	f7fa fbe2 	bl	8000b54 <__aeabi_d2f>
 8006390:	4603      	mov	r3, r0
 8006392:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8006396:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800639a:	ee03 3a10 	vmov	s6, r3
 800639e:	ee02 9a90 	vmov	s5, r9
 80063a2:	ee02 8a10 	vmov	s4, r8
 80063a6:	ee01 6a90 	vmov	s3, r6
 80063aa:	ee01 5a10 	vmov	s2, r5
 80063ae:	ee00 4a90 	vmov	s1, r4
 80063b2:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 800650c <plotter_begin+0x6ec>
 80063b6:	4856      	ldr	r0, [pc, #344]	@ (8006510 <plotter_begin+0x6f0>)
 80063b8:	f7fb fda4 	bl	8001f04 <MotorKalman_Init>

	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80063bc:	4b3d      	ldr	r3, [pc, #244]	@ (80064b4 <plotter_begin+0x694>)
 80063be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063c2:	4610      	mov	r0, r2
 80063c4:	4619      	mov	r1, r3
 80063c6:	f7fa fbc5 	bl	8000b54 <__aeabi_d2f>
 80063ca:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.B, ZGX45RGG_150RPM_Constant.Kt,
 80063cc:	4b39      	ldr	r3, [pc, #228]	@ (80064b4 <plotter_begin+0x694>)
 80063ce:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80063d2:	4610      	mov	r0, r2
 80063d4:	4619      	mov	r1, r3
 80063d6:	f7fa fbbd 	bl	8000b54 <__aeabi_d2f>
 80063da:	4605      	mov	r5, r0
			ZGX45RGG_150RPM_Constant.B, ZGX45RGG_150RPM_Constant.Kt,
 80063dc:	4b35      	ldr	r3, [pc, #212]	@ (80064b4 <plotter_begin+0x694>)
 80063de:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80063e2:	4610      	mov	r0, r2
 80063e4:	4619      	mov	r1, r3
 80063e6:	f7fa fbb5 	bl	8000b54 <__aeabi_d2f>
 80063ea:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.Ke, ZGX45RGG_150RPM_Constant.R,
 80063ec:	4b31      	ldr	r3, [pc, #196]	@ (80064b4 <plotter_begin+0x694>)
 80063ee:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80063f2:	4610      	mov	r0, r2
 80063f4:	4619      	mov	r1, r3
 80063f6:	f7fa fbad 	bl	8000b54 <__aeabi_d2f>
 80063fa:	4680      	mov	r8, r0
			ZGX45RGG_150RPM_Constant.Ke, ZGX45RGG_150RPM_Constant.R,
 80063fc:	4b2d      	ldr	r3, [pc, #180]	@ (80064b4 <plotter_begin+0x694>)
 80063fe:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 8006402:	4610      	mov	r0, r2
 8006404:	4619      	mov	r1, r3
 8006406:	f7fa fba5 	bl	8000b54 <__aeabi_d2f>
 800640a:	4681      	mov	r9, r0
			ZGX45RGG_150RPM_Constant.L, 1.0, 1.0);
 800640c:	4b29      	ldr	r3, [pc, #164]	@ (80064b4 <plotter_begin+0x694>)
 800640e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 8006412:	4610      	mov	r0, r2
 8006414:	4619      	mov	r1, r3
 8006416:	f7fa fb9d 	bl	8000b54 <__aeabi_d2f>
 800641a:	4603      	mov	r3, r0
 800641c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8006420:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8006424:	ee03 3a10 	vmov	s6, r3
 8006428:	ee02 9a90 	vmov	s5, r9
 800642c:	ee02 8a10 	vmov	s4, r8
 8006430:	ee01 6a90 	vmov	s3, r6
 8006434:	ee01 5a10 	vmov	s2, r5
 8006438:	ee00 4a90 	vmov	s1, r4
 800643c:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 800650c <plotter_begin+0x6ec>
 8006440:	4834      	ldr	r0, [pc, #208]	@ (8006514 <plotter_begin+0x6f4>)
 8006442:	f7fb fd5f 	bl	8001f04 <MotorKalman_Init>

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 8006446:	23c8      	movs	r3, #200	@ 0xc8
 8006448:	9301      	str	r3, [sp, #4]
 800644a:	2315      	movs	r3, #21
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	4b32      	ldr	r3, [pc, #200]	@ (8006518 <plotter_begin+0x6f8>)
 8006450:	4a32      	ldr	r2, [pc, #200]	@ (800651c <plotter_begin+0x6fc>)
 8006452:	4933      	ldr	r1, [pc, #204]	@ (8006520 <plotter_begin+0x700>)
 8006454:	4833      	ldr	r0, [pc, #204]	@ (8006524 <plotter_begin+0x704>)
 8006456:	f7fb fced 	bl	8001e34 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 800645a:	4833      	ldr	r0, [pc, #204]	@ (8006528 <plotter_begin+0x708>)
 800645c:	f004 fdba 	bl	800afd4 <HAL_TIM_Base_Start_IT>
}
 8006460:	bf00      	nop
 8006462:	3704      	adds	r7, #4
 8006464:	46bd      	mov	sp, r7
 8006466:	ecbd 8b02 	vpop	{d8}
 800646a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800646e:	bf00      	nop
 8006470:	20001abc 	.word	0x20001abc
 8006474:	20000424 	.word	0x20000424
 8006478:	20001c54 	.word	0x20001c54
 800647c:	20000330 	.word	0x20000330
 8006480:	48000800 	.word	0x48000800
 8006484:	2000037c 	.word	0x2000037c
 8006488:	20001858 	.word	0x20001858
 800648c:	20000538 	.word	0x20000538
 8006490:	00000000 	.word	0x00000000
 8006494:	44fa0000 	.word	0x44fa0000
 8006498:	20000060 	.word	0x20000060
 800649c:	42960000 	.word	0x42960000
 80064a0:	2edbe6ff 	.word	0x2edbe6ff
 80064a4:	20000480 	.word	0x20000480
 80064a8:	3727c5ac 	.word	0x3727c5ac
 80064ac:	43160000 	.word	0x43160000
 80064b0:	200004a8 	.word	0x200004a8
 80064b4:	20000000 	.word	0x20000000
 80064b8:	3c23d70a 	.word	0x3c23d70a
 80064bc:	200004d0 	.word	0x200004d0
 80064c0:	43480000 	.word	0x43480000
 80064c4:	453b8000 	.word	0x453b8000
 80064c8:	200004f8 	.word	0x200004f8
 80064cc:	2000052c 	.word	0x2000052c
 80064d0:	20000520 	.word	0x20000520
 80064d4:	200000c0 	.word	0x200000c0
 80064d8:	20000530 	.word	0x20000530
 80064dc:	20000524 	.word	0x20000524
 80064e0:	457ff000 	.word	0x457ff000
 80064e4:	40533333 	.word	0x40533333
 80064e8:	200010f4 	.word	0x200010f4
 80064ec:	20000178 	.word	0x20000178
 80064f0:	20000550 	.word	0x20000550
 80064f4:	45000000 	.word	0x45000000
 80064f8:	447a0000 	.word	0x447a0000
 80064fc:	200009f8 	.word	0x200009f8
 8006500:	200009ec 	.word	0x200009ec
 8006504:	20000a10 	.word	0x20000a10
 8006508:	20000a04 	.word	0x20000a04
 800650c:	3a83126f 	.word	0x3a83126f
 8006510:	20000a1c 	.word	0x20000a1c
 8006514:	20000d88 	.word	0x20000d88
 8006518:	20001694 	.word	0x20001694
 800651c:	20001d20 	.word	0x20001d20
 8006520:	20001eb8 	.word	0x20001eb8
 8006524:	200011bc 	.word	0x200011bc
 8006528:	20001924 	.word	0x20001924

0800652c <plotter_reset>:

void plotter_reset() {
 800652c:	b580      	push	{r7, lr}
 800652e:	af00      	add	r7, sp, #0
	QEI_reset(&prismatic_encoder);
 8006530:	4803      	ldr	r0, [pc, #12]	@ (8006540 <plotter_reset+0x14>)
 8006532:	f7fd fba9 	bl	8003c88 <QEI_reset>
	QEI_reset(&revolute_encoder);
 8006536:	4803      	ldr	r0, [pc, #12]	@ (8006544 <plotter_reset+0x18>)
 8006538:	f7fd fba6 	bl	8003c88 <QEI_reset>
}
 800653c:	bf00      	nop
 800653e:	bd80      	pop	{r7, pc}
 8006540:	200003c8 	.word	0x200003c8
 8006544:	20000424 	.word	0x20000424

08006548 <plotter_update_sensors>:

void plotter_update_sensors() {
 8006548:	b580      	push	{r7, lr}
 800654a:	af00      	add	r7, sp, #0
	joystick_x = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_X_CHANNEL, -50,
 800654c:	eddf 0a59 	vldr	s1, [pc, #356]	@ 80066b4 <plotter_update_sensors+0x16c>
 8006550:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 80066b8 <plotter_update_sensors+0x170>
 8006554:	2106      	movs	r1, #6
 8006556:	4859      	ldr	r0, [pc, #356]	@ (80066bc <plotter_update_sensors+0x174>)
 8006558:	f7fa fdbe 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 800655c:	eef0 7a40 	vmov.f32	s15, s0
 8006560:	4b57      	ldr	r3, [pc, #348]	@ (80066c0 <plotter_update_sensors+0x178>)
 8006562:	edc3 7a00 	vstr	s15, [r3]
			50);
	joystick_y = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_Y_CHANNEL, -50,
 8006566:	eddf 0a53 	vldr	s1, [pc, #332]	@ 80066b4 <plotter_update_sensors+0x16c>
 800656a:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 80066b8 <plotter_update_sensors+0x170>
 800656e:	2107      	movs	r1, #7
 8006570:	4852      	ldr	r0, [pc, #328]	@ (80066bc <plotter_update_sensors+0x174>)
 8006572:	f7fa fdb1 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8006576:	eef0 7a40 	vmov.f32	s15, s0
 800657a:	4b52      	ldr	r3, [pc, #328]	@ (80066c4 <plotter_update_sensors+0x17c>)
 800657c:	edc3 7a00 	vstr	s15, [r3]
			50);

	b1 = !HAL_GPIO_ReadPin(J1_GPIO_Port, J1_Pin);
 8006580:	2180      	movs	r1, #128	@ 0x80
 8006582:	4851      	ldr	r0, [pc, #324]	@ (80066c8 <plotter_update_sensors+0x180>)
 8006584:	f003 fbda 	bl	8009d3c <HAL_GPIO_ReadPin>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	bf0c      	ite	eq
 800658e:	2301      	moveq	r3, #1
 8006590:	2300      	movne	r3, #0
 8006592:	b2db      	uxtb	r3, r3
 8006594:	461a      	mov	r2, r3
 8006596:	4b4d      	ldr	r3, [pc, #308]	@ (80066cc <plotter_update_sensors+0x184>)
 8006598:	601a      	str	r2, [r3, #0]
	b2 = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 800659a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800659e:	484c      	ldr	r0, [pc, #304]	@ (80066d0 <plotter_update_sensors+0x188>)
 80065a0:	f003 fbcc 	bl	8009d3c <HAL_GPIO_ReadPin>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	bf0c      	ite	eq
 80065aa:	2301      	moveq	r3, #1
 80065ac:	2300      	movne	r3, #0
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	461a      	mov	r2, r3
 80065b2:	4b48      	ldr	r3, [pc, #288]	@ (80066d4 <plotter_update_sensors+0x18c>)
 80065b4:	601a      	str	r2, [r3, #0]
	b3 = !HAL_GPIO_ReadPin(J3_GPIO_Port, J3_Pin);
 80065b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80065ba:	4845      	ldr	r0, [pc, #276]	@ (80066d0 <plotter_update_sensors+0x188>)
 80065bc:	f003 fbbe 	bl	8009d3c <HAL_GPIO_ReadPin>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	bf0c      	ite	eq
 80065c6:	2301      	moveq	r3, #1
 80065c8:	2300      	movne	r3, #0
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	461a      	mov	r2, r3
 80065ce:	4b42      	ldr	r3, [pc, #264]	@ (80066d8 <plotter_update_sensors+0x190>)
 80065d0:	601a      	str	r2, [r3, #0]
	b4 = !HAL_GPIO_ReadPin(J4_GPIO_Port, J4_Pin);
 80065d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80065d6:	483e      	ldr	r0, [pc, #248]	@ (80066d0 <plotter_update_sensors+0x188>)
 80065d8:	f003 fbb0 	bl	8009d3c <HAL_GPIO_ReadPin>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	bf0c      	ite	eq
 80065e2:	2301      	moveq	r3, #1
 80065e4:	2300      	movne	r3, #0
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	461a      	mov	r2, r3
 80065ea:	4b3c      	ldr	r3, [pc, #240]	@ (80066dc <plotter_update_sensors+0x194>)
 80065ec:	601a      	str	r2, [r3, #0]

	prox = HAL_GPIO_ReadPin(PROX_GPIO_Port, PROX_Pin);
 80065ee:	2120      	movs	r1, #32
 80065f0:	4835      	ldr	r0, [pc, #212]	@ (80066c8 <plotter_update_sensors+0x180>)
 80065f2:	f003 fba3 	bl	8009d3c <HAL_GPIO_ReadPin>
 80065f6:	4603      	mov	r3, r0
 80065f8:	461a      	mov	r2, r3
 80065fa:	4b39      	ldr	r3, [pc, #228]	@ (80066e0 <plotter_update_sensors+0x198>)
 80065fc:	601a      	str	r2, [r3, #0]
	up_photo = HAL_GPIO_ReadPin(UPPER_PHOTO_GPIO_Port, UPPER_PHOTO_Pin);
 80065fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006602:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006606:	f003 fb99 	bl	8009d3c <HAL_GPIO_ReadPin>
 800660a:	4603      	mov	r3, r0
 800660c:	461a      	mov	r2, r3
 800660e:	4b35      	ldr	r3, [pc, #212]	@ (80066e4 <plotter_update_sensors+0x19c>)
 8006610:	601a      	str	r2, [r3, #0]
	low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port, LOWER_PHOTO_Pin);
 8006612:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006616:	482c      	ldr	r0, [pc, #176]	@ (80066c8 <plotter_update_sensors+0x180>)
 8006618:	f003 fb90 	bl	8009d3c <HAL_GPIO_ReadPin>
 800661c:	4603      	mov	r3, r0
 800661e:	461a      	mov	r2, r3
 8006620:	4b31      	ldr	r3, [pc, #196]	@ (80066e8 <plotter_update_sensors+0x1a0>)
 8006622:	601a      	str	r2, [r3, #0]
	up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
 8006624:	2104      	movs	r1, #4
 8006626:	4828      	ldr	r0, [pc, #160]	@ (80066c8 <plotter_update_sensors+0x180>)
 8006628:	f003 fb88 	bl	8009d3c <HAL_GPIO_ReadPin>
 800662c:	4603      	mov	r3, r0
 800662e:	461a      	mov	r2, r3
 8006630:	4b2e      	ldr	r3, [pc, #184]	@ (80066ec <plotter_update_sensors+0x1a4>)
 8006632:	601a      	str	r2, [r3, #0]
	low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);
 8006634:	2102      	movs	r1, #2
 8006636:	4824      	ldr	r0, [pc, #144]	@ (80066c8 <plotter_update_sensors+0x180>)
 8006638:	f003 fb80 	bl	8009d3c <HAL_GPIO_ReadPin>
 800663c:	4603      	mov	r3, r0
 800663e:	461a      	mov	r2, r3
 8006640:	4b2b      	ldr	r3, [pc, #172]	@ (80066f0 <plotter_update_sensors+0x1a8>)
 8006642:	601a      	str	r2, [r3, #0]

	emer = !HAL_GPIO_ReadPin(EMER_GPIO_Port, EMER_Pin);
 8006644:	2110      	movs	r1, #16
 8006646:	4820      	ldr	r0, [pc, #128]	@ (80066c8 <plotter_update_sensors+0x180>)
 8006648:	f003 fb78 	bl	8009d3c <HAL_GPIO_ReadPin>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	bf0c      	ite	eq
 8006652:	2301      	moveq	r3, #1
 8006654:	2300      	movne	r3, #0
 8006656:	b2db      	uxtb	r3, r3
 8006658:	461a      	mov	r2, r3
 800665a:	4b26      	ldr	r3, [pc, #152]	@ (80066f4 <plotter_update_sensors+0x1ac>)
 800665c:	601a      	str	r2, [r3, #0]

	if (up_lim) {
 800665e:	4b23      	ldr	r3, [pc, #140]	@ (80066ec <plotter_update_sensors+0x1a4>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d003      	beq.n	800666e <plotter_update_sensors+0x126>
		servo_state = PEN_UP;
 8006666:	4b24      	ldr	r3, [pc, #144]	@ (80066f8 <plotter_update_sensors+0x1b0>)
 8006668:	2202      	movs	r2, #2
 800666a:	701a      	strb	r2, [r3, #0]
 800666c:	e00a      	b.n	8006684 <plotter_update_sensors+0x13c>
	} else if (low_lim) {
 800666e:	4b20      	ldr	r3, [pc, #128]	@ (80066f0 <plotter_update_sensors+0x1a8>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d003      	beq.n	800667e <plotter_update_sensors+0x136>
		servo_state = PEN_DOWN;
 8006676:	4b20      	ldr	r3, [pc, #128]	@ (80066f8 <plotter_update_sensors+0x1b0>)
 8006678:	2201      	movs	r2, #1
 800667a:	701a      	strb	r2, [r3, #0]
 800667c:	e002      	b.n	8006684 <plotter_update_sensors+0x13c>
	} else {
		servo_state = PEN_IDLE;
 800667e:	4b1e      	ldr	r3, [pc, #120]	@ (80066f8 <plotter_update_sensors+0x1b0>)
 8006680:	2200      	movs	r2, #0
 8006682:	701a      	strb	r2, [r3, #0]
	}

	if (up_photo) {
 8006684:	4b17      	ldr	r3, [pc, #92]	@ (80066e4 <plotter_update_sensors+0x19c>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d003      	beq.n	8006694 <plotter_update_sensors+0x14c>
		prismatic_state = PP_AT_TOP_END_POSITION;
 800668c:	4b1b      	ldr	r3, [pc, #108]	@ (80066fc <plotter_update_sensors+0x1b4>)
 800668e:	2200      	movs	r2, #0
 8006690:	701a      	strb	r2, [r3, #0]
 8006692:	e006      	b.n	80066a2 <plotter_update_sensors+0x15a>
	} else if (low_photo) {
 8006694:	4b14      	ldr	r3, [pc, #80]	@ (80066e8 <plotter_update_sensors+0x1a0>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d002      	beq.n	80066a2 <plotter_update_sensors+0x15a>
		prismatic_state = PP_AT_BOTTOM_END_POSITION;
 800669c:	4b17      	ldr	r3, [pc, #92]	@ (80066fc <plotter_update_sensors+0x1b4>)
 800669e:	2202      	movs	r2, #2
 80066a0:	701a      	strb	r2, [r3, #0]
	}

	if (prox) {
 80066a2:	4b0f      	ldr	r3, [pc, #60]	@ (80066e0 <plotter_update_sensors+0x198>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d002      	beq.n	80066b0 <plotter_update_sensors+0x168>
		revolute_state = RP_AT_HOME_POSITION;
 80066aa:	4b15      	ldr	r3, [pc, #84]	@ (8006700 <plotter_update_sensors+0x1b8>)
 80066ac:	2200      	movs	r2, #0
 80066ae:	701a      	strb	r2, [r3, #0]
	}
}
 80066b0:	bf00      	nop
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	42480000 	.word	0x42480000
 80066b8:	c2480000 	.word	0xc2480000
 80066bc:	20000550 	.word	0x20000550
 80066c0:	20001824 	.word	0x20001824
 80066c4:	20001828 	.word	0x20001828
 80066c8:	48000400 	.word	0x48000400
 80066cc:	20001844 	.word	0x20001844
 80066d0:	48000800 	.word	0x48000800
 80066d4:	20001848 	.word	0x20001848
 80066d8:	2000184c 	.word	0x2000184c
 80066dc:	20001850 	.word	0x20001850
 80066e0:	2000182c 	.word	0x2000182c
 80066e4:	20001834 	.word	0x20001834
 80066e8:	20001838 	.word	0x20001838
 80066ec:	2000183c 	.word	0x2000183c
 80066f0:	20001840 	.word	0x20001840
 80066f4:	20001830 	.word	0x20001830
 80066f8:	2000032c 	.word	0x2000032c
 80066fc:	200000f9 	.word	0x200000f9
 8006700:	200000fa 	.word	0x200000fa

08006704 <plotter_pen_up>:

void plotter_pen_up() {
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 8006708:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 800670c:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 800671c <plotter_pen_up+0x18>
 8006710:	4803      	ldr	r0, [pc, #12]	@ (8006720 <plotter_pen_up+0x1c>)
 8006712:	f7fc fe2d 	bl	8003370 <PWM_write_duty>
}
 8006716:	bf00      	nop
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	42480000 	.word	0x42480000
 8006720:	20000538 	.word	0x20000538

08006724 <plotter_pen_down>:

void plotter_pen_down() {
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 12);
 8006728:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 800672c:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 800673c <plotter_pen_down+0x18>
 8006730:	4803      	ldr	r0, [pc, #12]	@ (8006740 <plotter_pen_down+0x1c>)
 8006732:	f7fc fe1d 	bl	8003370 <PWM_write_duty>
}
 8006736:	bf00      	nop
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	42480000 	.word	0x42480000
 8006740:	20000538 	.word	0x20000538

08006744 <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	460b      	mov	r3, r1
 800674e:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	78fa      	ldrb	r2, [r7, #3]
 8006754:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800675c:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006764:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f04f 0200 	mov.w	r2, #0
 800676c:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f04f 0200 	mov.w	r2, #0
 8006774:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f04f 0200 	mov.w	r2, #0
 800677c:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f04f 0200 	mov.w	r2, #0
 8006784:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a1b      	ldr	r2, [pc, #108]	@ (80067f8 <SIGNAL_init+0xb4>)
 800678a:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006792:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 8006794:	78fb      	ldrb	r3, [r7, #3]
 8006796:	2b03      	cmp	r3, #3
 8006798:	d828      	bhi.n	80067ec <SIGNAL_init+0xa8>
 800679a:	a201      	add	r2, pc, #4	@ (adr r2, 80067a0 <SIGNAL_init+0x5c>)
 800679c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a0:	080067eb 	.word	0x080067eb
 80067a4:	080067b1 	.word	0x080067b1
 80067a8:	080067cf 	.word	0x080067cf
 80067ac:	080067d9 	.word	0x080067d9
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80067bc:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a0e      	ldr	r2, [pc, #56]	@ (80067fc <SIGNAL_init+0xb8>)
 80067c2:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80067ca:	621a      	str	r2, [r3, #32]
            break;
 80067cc:	e00e      	b.n	80067ec <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80067d4:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 80067d6:	e009      	b.n	80067ec <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f04f 0200 	mov.w	r2, #0
 80067de:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80067e6:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 80067e8:	e000      	b.n	80067ec <SIGNAL_init+0xa8>
            break;
 80067ea:	bf00      	nop
    }
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr
 80067f8:	bf800000 	.word	0xbf800000
 80067fc:	41200000 	.word	0x41200000

08006800 <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8006800:	b480      	push	{r7}
 8006802:	b089      	sub	sp, #36	@ 0x24
 8006804:	af00      	add	r7, sp, #0
 8006806:	61f8      	str	r0, [r7, #28]
 8006808:	ed87 0a06 	vstr	s0, [r7, #24]
 800680c:	edc7 0a05 	vstr	s1, [r7, #20]
 8006810:	ed87 1a04 	vstr	s2, [r7, #16]
 8006814:	edc7 1a03 	vstr	s3, [r7, #12]
 8006818:	ed87 2a02 	vstr	s4, [r7, #8]
 800681c:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	2200      	movs	r2, #0
 8006824:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	69ba      	ldr	r2, [r7, #24]
 800682a:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	68fa      	ldr	r2, [r7, #12]
 800683c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	68ba      	ldr	r2, [r7, #8]
 8006842:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800684a:	bf00      	nop
 800684c:	3724      	adds	r7, #36	@ 0x24
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr

08006856 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 8006856:	b480      	push	{r7}
 8006858:	b089      	sub	sp, #36	@ 0x24
 800685a:	af00      	add	r7, sp, #0
 800685c:	61f8      	str	r0, [r7, #28]
 800685e:	ed87 0a06 	vstr	s0, [r7, #24]
 8006862:	edc7 0a05 	vstr	s1, [r7, #20]
 8006866:	ed87 1a04 	vstr	s2, [r7, #16]
 800686a:	edc7 1a03 	vstr	s3, [r7, #12]
 800686e:	ed87 2a02 	vstr	s4, [r7, #8]
 8006872:	edc7 2a01 	vstr	s5, [r7, #4]
 8006876:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	2202      	movs	r2, #2
 800687e:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8006880:	69fb      	ldr	r3, [r7, #28]
 8006882:	69ba      	ldr	r2, [r7, #24]
 8006884:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	697a      	ldr	r2, [r7, #20]
 800688a:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	693a      	ldr	r2, [r7, #16]
 8006890:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	683a      	ldr	r2, [r7, #0]
 80068a8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80068aa:	bf00      	nop
 80068ac:	3724      	adds	r7, #36	@ 0x24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
	...

080068b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068be:	4b0f      	ldr	r3, [pc, #60]	@ (80068fc <HAL_MspInit+0x44>)
 80068c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c2:	4a0e      	ldr	r2, [pc, #56]	@ (80068fc <HAL_MspInit+0x44>)
 80068c4:	f043 0301 	orr.w	r3, r3, #1
 80068c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80068ca:	4b0c      	ldr	r3, [pc, #48]	@ (80068fc <HAL_MspInit+0x44>)
 80068cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	607b      	str	r3, [r7, #4]
 80068d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80068d6:	4b09      	ldr	r3, [pc, #36]	@ (80068fc <HAL_MspInit+0x44>)
 80068d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068da:	4a08      	ldr	r2, [pc, #32]	@ (80068fc <HAL_MspInit+0x44>)
 80068dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80068e2:	4b06      	ldr	r3, [pc, #24]	@ (80068fc <HAL_MspInit+0x44>)
 80068e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ea:	603b      	str	r3, [r7, #0]
 80068ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80068ee:	f003 fb11 	bl	8009f14 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80068f2:	bf00      	nop
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	40021000 	.word	0x40021000

08006900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006900:	b480      	push	{r7}
 8006902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006904:	bf00      	nop
 8006906:	e7fd      	b.n	8006904 <NMI_Handler+0x4>

08006908 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006908:	b480      	push	{r7}
 800690a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800690c:	bf00      	nop
 800690e:	e7fd      	b.n	800690c <HardFault_Handler+0x4>

08006910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006910:	b480      	push	{r7}
 8006912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006914:	bf00      	nop
 8006916:	e7fd      	b.n	8006914 <MemManage_Handler+0x4>

08006918 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006918:	b480      	push	{r7}
 800691a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800691c:	bf00      	nop
 800691e:	e7fd      	b.n	800691c <BusFault_Handler+0x4>

08006920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006920:	b480      	push	{r7}
 8006922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006924:	bf00      	nop
 8006926:	e7fd      	b.n	8006924 <UsageFault_Handler+0x4>

08006928 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006928:	b480      	push	{r7}
 800692a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800692c:	bf00      	nop
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr

08006936 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006936:	b480      	push	{r7}
 8006938:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800693a:	bf00      	nop
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr

08006944 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006944:	b480      	push	{r7}
 8006946:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006948:	bf00      	nop
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006952:	b580      	push	{r7, lr}
 8006954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006956:	f000 ff97 	bl	8007888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800695a:	bf00      	nop
 800695c:	bd80      	pop	{r7, pc}
	...

08006960 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006964:	4802      	ldr	r0, [pc, #8]	@ (8006970 <DMA1_Channel1_IRQHandler+0x10>)
 8006966:	f002 ff18 	bl	800979a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800696a:	bf00      	nop
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	200001e4 	.word	0x200001e4

08006974 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8006978:	4802      	ldr	r0, [pc, #8]	@ (8006984 <DMA1_Channel2_IRQHandler+0x10>)
 800697a:	f002 ff0e 	bl	800979a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800697e:	bf00      	nop
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	20002044 	.word	0x20002044

08006988 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800698c:	4802      	ldr	r0, [pc, #8]	@ (8006998 <DMA1_Channel3_IRQHandler+0x10>)
 800698e:	f002 ff04 	bl	800979a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8006992:	bf00      	nop
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	200020a4 	.word	0x200020a4

0800699c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 80069a0:	4802      	ldr	r0, [pc, #8]	@ (80069ac <DMA1_Channel4_IRQHandler+0x10>)
 80069a2:	f002 fefa 	bl	800979a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80069a6:	bf00      	nop
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	20001f84 	.word	0x20001f84

080069b0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80069b4:	4802      	ldr	r0, [pc, #8]	@ (80069c0 <DMA1_Channel5_IRQHandler+0x10>)
 80069b6:	f002 fef0 	bl	800979a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80069ba:	bf00      	nop
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	20001fe4 	.word	0x20001fe4

080069c4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80069c8:	4803      	ldr	r0, [pc, #12]	@ (80069d8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80069ca:	f004 ff29 	bl	800b820 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80069ce:	4803      	ldr	r0, [pc, #12]	@ (80069dc <TIM1_UP_TIM16_IRQHandler+0x18>)
 80069d0:	f004 ff26 	bl	800b820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80069d4:	bf00      	nop
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	20001858 	.word	0x20001858
 80069dc:	20001d20 	.word	0x20001d20

080069e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80069e4:	4802      	ldr	r0, [pc, #8]	@ (80069f0 <TIM2_IRQHandler+0x10>)
 80069e6:	f004 ff1b 	bl	800b820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80069ea:	bf00      	nop
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	20001924 	.word	0x20001924

080069f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80069f8:	4802      	ldr	r0, [pc, #8]	@ (8006a04 <TIM3_IRQHandler+0x10>)
 80069fa:	f004 ff11 	bl	800b820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80069fe:	bf00      	nop
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	200019f0 	.word	0x200019f0

08006a08 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006a0c:	4802      	ldr	r0, [pc, #8]	@ (8006a18 <TIM4_IRQHandler+0x10>)
 8006a0e:	f004 ff07 	bl	800b820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006a12:	bf00      	nop
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	20001abc 	.word	0x20001abc

08006a1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006a20:	4802      	ldr	r0, [pc, #8]	@ (8006a2c <USART2_IRQHandler+0x10>)
 8006a22:	f006 fc51 	bl	800d2c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006a26:	bf00      	nop
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	20001eb8 	.word	0x20001eb8

08006a30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8006a34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006a38:	f003 f9b0 	bl	8009d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006a3c:	bf00      	nop
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8006a44:	4802      	ldr	r0, [pc, #8]	@ (8006a50 <LPUART1_IRQHandler+0x10>)
 8006a46:	f006 fc3f 	bl	800d2c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8006a4a:	bf00      	nop
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	20001dec 	.word	0x20001dec

08006a54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b086      	sub	sp, #24
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006a5c:	4a14      	ldr	r2, [pc, #80]	@ (8006ab0 <_sbrk+0x5c>)
 8006a5e:	4b15      	ldr	r3, [pc, #84]	@ (8006ab4 <_sbrk+0x60>)
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006a68:	4b13      	ldr	r3, [pc, #76]	@ (8006ab8 <_sbrk+0x64>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d102      	bne.n	8006a76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006a70:	4b11      	ldr	r3, [pc, #68]	@ (8006ab8 <_sbrk+0x64>)
 8006a72:	4a12      	ldr	r2, [pc, #72]	@ (8006abc <_sbrk+0x68>)
 8006a74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006a76:	4b10      	ldr	r3, [pc, #64]	@ (8006ab8 <_sbrk+0x64>)
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d207      	bcs.n	8006a94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006a84:	f008 fab2 	bl	800efec <__errno>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	220c      	movs	r2, #12
 8006a8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8006a92:	e009      	b.n	8006aa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006a94:	4b08      	ldr	r3, [pc, #32]	@ (8006ab8 <_sbrk+0x64>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006a9a:	4b07      	ldr	r3, [pc, #28]	@ (8006ab8 <_sbrk+0x64>)
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	4a05      	ldr	r2, [pc, #20]	@ (8006ab8 <_sbrk+0x64>)
 8006aa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3718      	adds	r7, #24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	20020000 	.word	0x20020000
 8006ab4:	00000400 	.word	0x00000400
 8006ab8:	20001854 	.word	0x20001854
 8006abc:	20002250 	.word	0x20002250

08006ac0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006ac4:	4b06      	ldr	r3, [pc, #24]	@ (8006ae0 <SystemInit+0x20>)
 8006ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aca:	4a05      	ldr	r2, [pc, #20]	@ (8006ae0 <SystemInit+0x20>)
 8006acc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006ad0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006ad4:	bf00      	nop
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr
 8006ade:	bf00      	nop
 8006ae0:	e000ed00 	.word	0xe000ed00

08006ae4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b098      	sub	sp, #96	@ 0x60
 8006ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006aea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006aee:	2200      	movs	r2, #0
 8006af0:	601a      	str	r2, [r3, #0]
 8006af2:	605a      	str	r2, [r3, #4]
 8006af4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006af6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006afa:	2200      	movs	r2, #0
 8006afc:	601a      	str	r2, [r3, #0]
 8006afe:	605a      	str	r2, [r3, #4]
 8006b00:	609a      	str	r2, [r3, #8]
 8006b02:	60da      	str	r2, [r3, #12]
 8006b04:	611a      	str	r2, [r3, #16]
 8006b06:	615a      	str	r2, [r3, #20]
 8006b08:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006b0a:	1d3b      	adds	r3, r7, #4
 8006b0c:	2234      	movs	r2, #52	@ 0x34
 8006b0e:	2100      	movs	r1, #0
 8006b10:	4618      	mov	r0, r3
 8006b12:	f008 fa53 	bl	800efbc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006b16:	4b3b      	ldr	r3, [pc, #236]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b18:	4a3b      	ldr	r2, [pc, #236]	@ (8006c08 <MX_TIM1_Init+0x124>)
 8006b1a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006b1c:	4b39      	ldr	r3, [pc, #228]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b1e:	2200      	movs	r2, #0
 8006b20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b22:	4b38      	ldr	r3, [pc, #224]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b24:	2200      	movs	r2, #0
 8006b26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8006b28:	4b36      	ldr	r3, [pc, #216]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006b2e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b30:	4b34      	ldr	r3, [pc, #208]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8006b36:	4b33      	ldr	r3, [pc, #204]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b3c:	4b31      	ldr	r3, [pc, #196]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006b42:	4830      	ldr	r0, [pc, #192]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b44:	f004 fabe 	bl	800b0c4 <HAL_TIM_PWM_Init>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d001      	beq.n	8006b52 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8006b4e:	f7ff f961 	bl	8005e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b52:	2300      	movs	r3, #0
 8006b54:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006b56:	2300      	movs	r3, #0
 8006b58:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006b5e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006b62:	4619      	mov	r1, r3
 8006b64:	4827      	ldr	r0, [pc, #156]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b66:	f006 f8cf 	bl	800cd08 <HAL_TIMEx_MasterConfigSynchronization>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d001      	beq.n	8006b74 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8006b70:	f7ff f950 	bl	8005e14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006b74:	2360      	movs	r3, #96	@ 0x60
 8006b76:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006b80:	2300      	movs	r3, #0
 8006b82:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006b84:	2300      	movs	r3, #0
 8006b86:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006b90:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006b94:	220c      	movs	r2, #12
 8006b96:	4619      	mov	r1, r3
 8006b98:	481a      	ldr	r0, [pc, #104]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006b9a:	f004 ffbb 	bl	800bb14 <HAL_TIM_PWM_ConfigChannel>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d001      	beq.n	8006ba8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8006ba4:	f7ff f936 	bl	8005e14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006bac:	2300      	movs	r3, #0
 8006bae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006bbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006bc0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8006bce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006be0:	1d3b      	adds	r3, r7, #4
 8006be2:	4619      	mov	r1, r3
 8006be4:	4807      	ldr	r0, [pc, #28]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006be6:	f006 f925 	bl	800ce34 <HAL_TIMEx_ConfigBreakDeadTime>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d001      	beq.n	8006bf4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8006bf0:	f7ff f910 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006bf4:	4803      	ldr	r0, [pc, #12]	@ (8006c04 <MX_TIM1_Init+0x120>)
 8006bf6:	f000 fb77 	bl	80072e8 <HAL_TIM_MspPostInit>

}
 8006bfa:	bf00      	nop
 8006bfc:	3760      	adds	r7, #96	@ 0x60
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	20001858 	.word	0x20001858
 8006c08:	40012c00 	.word	0x40012c00

08006c0c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b088      	sub	sp, #32
 8006c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006c12:	f107 0310 	add.w	r3, r7, #16
 8006c16:	2200      	movs	r2, #0
 8006c18:	601a      	str	r2, [r3, #0]
 8006c1a:	605a      	str	r2, [r3, #4]
 8006c1c:	609a      	str	r2, [r3, #8]
 8006c1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006c20:	1d3b      	adds	r3, r7, #4
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]
 8006c26:	605a      	str	r2, [r3, #4]
 8006c28:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c2c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006c30:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8006c32:	4b1c      	ldr	r3, [pc, #112]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c34:	22a9      	movs	r2, #169	@ 0xa9
 8006c36:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c38:	4b1a      	ldr	r3, [pc, #104]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8006c3e:	4b19      	ldr	r3, [pc, #100]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006c44:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c46:	4b17      	ldr	r3, [pc, #92]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006c4c:	4b15      	ldr	r3, [pc, #84]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c4e:	2200      	movs	r2, #0
 8006c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006c52:	4814      	ldr	r0, [pc, #80]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c54:	f004 f8ea 	bl	800ae2c <HAL_TIM_Base_Init>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d001      	beq.n	8006c62 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8006c5e:	f7ff f8d9 	bl	8005e14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006c62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006c68:	f107 0310 	add.w	r3, r7, #16
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	480d      	ldr	r0, [pc, #52]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c70:	f005 f864 	bl	800bd3c <HAL_TIM_ConfigClockSource>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d001      	beq.n	8006c7e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8006c7a:	f7ff f8cb 	bl	8005e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c82:	2300      	movs	r3, #0
 8006c84:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006c86:	1d3b      	adds	r3, r7, #4
 8006c88:	4619      	mov	r1, r3
 8006c8a:	4806      	ldr	r0, [pc, #24]	@ (8006ca4 <MX_TIM2_Init+0x98>)
 8006c8c:	f006 f83c 	bl	800cd08 <HAL_TIMEx_MasterConfigSynchronization>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8006c96:	f7ff f8bd 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006c9a:	bf00      	nop
 8006c9c:	3720      	adds	r7, #32
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	20001924 	.word	0x20001924

08006ca8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b08c      	sub	sp, #48	@ 0x30
 8006cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006cae:	f107 030c 	add.w	r3, r7, #12
 8006cb2:	2224      	movs	r2, #36	@ 0x24
 8006cb4:	2100      	movs	r1, #0
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f008 f980 	bl	800efbc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006cbc:	463b      	mov	r3, r7
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	601a      	str	r2, [r3, #0]
 8006cc2:	605a      	str	r2, [r3, #4]
 8006cc4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006cc6:	4b21      	ldr	r3, [pc, #132]	@ (8006d4c <MX_TIM3_Init+0xa4>)
 8006cc8:	4a21      	ldr	r2, [pc, #132]	@ (8006d50 <MX_TIM3_Init+0xa8>)
 8006cca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8006d4c <MX_TIM3_Init+0xa4>)
 8006cce:	2200      	movs	r2, #0
 8006cd0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8006d4c <MX_TIM3_Init+0xa4>)
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8006d4c <MX_TIM3_Init+0xa4>)
 8006cda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006cde:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8006d4c <MX_TIM3_Init+0xa4>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006ce6:	4b19      	ldr	r3, [pc, #100]	@ (8006d4c <MX_TIM3_Init+0xa4>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006cec:	2303      	movs	r3, #3
 8006cee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006d00:	2300      	movs	r3, #0
 8006d02:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006d04:	2301      	movs	r3, #1
 8006d06:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8006d10:	f107 030c 	add.w	r3, r7, #12
 8006d14:	4619      	mov	r1, r3
 8006d16:	480d      	ldr	r0, [pc, #52]	@ (8006d4c <MX_TIM3_Init+0xa4>)
 8006d18:	f004 fc40 	bl	800b59c <HAL_TIM_Encoder_Init>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d001      	beq.n	8006d26 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8006d22:	f7ff f877 	bl	8005e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006d26:	2300      	movs	r3, #0
 8006d28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006d2e:	463b      	mov	r3, r7
 8006d30:	4619      	mov	r1, r3
 8006d32:	4806      	ldr	r0, [pc, #24]	@ (8006d4c <MX_TIM3_Init+0xa4>)
 8006d34:	f005 ffe8 	bl	800cd08 <HAL_TIMEx_MasterConfigSynchronization>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d001      	beq.n	8006d42 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8006d3e:	f7ff f869 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006d42:	bf00      	nop
 8006d44:	3730      	adds	r7, #48	@ 0x30
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	200019f0 	.word	0x200019f0
 8006d50:	40000400 	.word	0x40000400

08006d54 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b08c      	sub	sp, #48	@ 0x30
 8006d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006d5a:	f107 030c 	add.w	r3, r7, #12
 8006d5e:	2224      	movs	r2, #36	@ 0x24
 8006d60:	2100      	movs	r1, #0
 8006d62:	4618      	mov	r0, r3
 8006d64:	f008 f92a 	bl	800efbc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006d68:	463b      	mov	r3, r7
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	601a      	str	r2, [r3, #0]
 8006d6e:	605a      	str	r2, [r3, #4]
 8006d70:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006d72:	4b21      	ldr	r3, [pc, #132]	@ (8006df8 <MX_TIM4_Init+0xa4>)
 8006d74:	4a21      	ldr	r2, [pc, #132]	@ (8006dfc <MX_TIM4_Init+0xa8>)
 8006d76:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006d78:	4b1f      	ldr	r3, [pc, #124]	@ (8006df8 <MX_TIM4_Init+0xa4>)
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8006df8 <MX_TIM4_Init+0xa4>)
 8006d80:	2200      	movs	r2, #0
 8006d82:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006d84:	4b1c      	ldr	r3, [pc, #112]	@ (8006df8 <MX_TIM4_Init+0xa4>)
 8006d86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006d8a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8006df8 <MX_TIM4_Init+0xa4>)
 8006d8e:	2200      	movs	r2, #0
 8006d90:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006d92:	4b19      	ldr	r3, [pc, #100]	@ (8006df8 <MX_TIM4_Init+0xa4>)
 8006d94:	2200      	movs	r2, #0
 8006d96:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006da0:	2301      	movs	r3, #1
 8006da2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006da4:	2300      	movs	r3, #0
 8006da6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006da8:	2300      	movs	r3, #0
 8006daa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006dac:	2300      	movs	r3, #0
 8006dae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006db0:	2301      	movs	r3, #1
 8006db2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006db4:	2300      	movs	r3, #0
 8006db6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006db8:	2300      	movs	r3, #0
 8006dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8006dbc:	f107 030c 	add.w	r3, r7, #12
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	480d      	ldr	r0, [pc, #52]	@ (8006df8 <MX_TIM4_Init+0xa4>)
 8006dc4:	f004 fbea 	bl	800b59c <HAL_TIM_Encoder_Init>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d001      	beq.n	8006dd2 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8006dce:	f7ff f821 	bl	8005e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006dda:	463b      	mov	r3, r7
 8006ddc:	4619      	mov	r1, r3
 8006dde:	4806      	ldr	r0, [pc, #24]	@ (8006df8 <MX_TIM4_Init+0xa4>)
 8006de0:	f005 ff92 	bl	800cd08 <HAL_TIMEx_MasterConfigSynchronization>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d001      	beq.n	8006dee <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8006dea:	f7ff f813 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8006dee:	bf00      	nop
 8006df0:	3730      	adds	r7, #48	@ 0x30
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	20001abc 	.word	0x20001abc
 8006dfc:	40000800 	.word	0x40000800

08006e00 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b08c      	sub	sp, #48	@ 0x30
 8006e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006e06:	f107 030c 	add.w	r3, r7, #12
 8006e0a:	2224      	movs	r2, #36	@ 0x24
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f008 f8d4 	bl	800efbc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006e14:	463b      	mov	r3, r7
 8006e16:	2200      	movs	r2, #0
 8006e18:	601a      	str	r2, [r3, #0]
 8006e1a:	605a      	str	r2, [r3, #4]
 8006e1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8006e1e:	4b21      	ldr	r3, [pc, #132]	@ (8006ea4 <MX_TIM5_Init+0xa4>)
 8006e20:	4a21      	ldr	r2, [pc, #132]	@ (8006ea8 <MX_TIM5_Init+0xa8>)
 8006e22:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8006e24:	4b1f      	ldr	r3, [pc, #124]	@ (8006ea4 <MX_TIM5_Init+0xa4>)
 8006e26:	2200      	movs	r2, #0
 8006e28:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e2a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ea4 <MX_TIM5_Init+0xa4>)
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8006e30:	4b1c      	ldr	r3, [pc, #112]	@ (8006ea4 <MX_TIM5_Init+0xa4>)
 8006e32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006e36:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006e38:	4b1a      	ldr	r3, [pc, #104]	@ (8006ea4 <MX_TIM5_Init+0xa4>)
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e3e:	4b19      	ldr	r3, [pc, #100]	@ (8006ea4 <MX_TIM5_Init+0xa4>)
 8006e40:	2200      	movs	r2, #0
 8006e42:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006e44:	2303      	movs	r3, #3
 8006e46:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006e50:	2300      	movs	r3, #0
 8006e52:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006e54:	2300      	movs	r3, #0
 8006e56:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006e60:	2300      	movs	r3, #0
 8006e62:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006e64:	2300      	movs	r3, #0
 8006e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8006e68:	f107 030c 	add.w	r3, r7, #12
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	480d      	ldr	r0, [pc, #52]	@ (8006ea4 <MX_TIM5_Init+0xa4>)
 8006e70:	f004 fb94 	bl	800b59c <HAL_TIM_Encoder_Init>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d001      	beq.n	8006e7e <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8006e7a:	f7fe ffcb 	bl	8005e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e82:	2300      	movs	r3, #0
 8006e84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8006e86:	463b      	mov	r3, r7
 8006e88:	4619      	mov	r1, r3
 8006e8a:	4806      	ldr	r0, [pc, #24]	@ (8006ea4 <MX_TIM5_Init+0xa4>)
 8006e8c:	f005 ff3c 	bl	800cd08 <HAL_TIMEx_MasterConfigSynchronization>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d001      	beq.n	8006e9a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8006e96:	f7fe ffbd 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8006e9a:	bf00      	nop
 8006e9c:	3730      	adds	r7, #48	@ 0x30
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	20001b88 	.word	0x20001b88
 8006ea8:	40000c00 	.word	0x40000c00

08006eac <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b09c      	sub	sp, #112	@ 0x70
 8006eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006eb2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	605a      	str	r2, [r3, #4]
 8006ebc:	609a      	str	r2, [r3, #8]
 8006ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ec0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	601a      	str	r2, [r3, #0]
 8006ec8:	605a      	str	r2, [r3, #4]
 8006eca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006ecc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	601a      	str	r2, [r3, #0]
 8006ed4:	605a      	str	r2, [r3, #4]
 8006ed6:	609a      	str	r2, [r3, #8]
 8006ed8:	60da      	str	r2, [r3, #12]
 8006eda:	611a      	str	r2, [r3, #16]
 8006edc:	615a      	str	r2, [r3, #20]
 8006ede:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006ee0:	1d3b      	adds	r3, r7, #4
 8006ee2:	2234      	movs	r2, #52	@ 0x34
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f008 f868 	bl	800efbc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006eec:	4b4c      	ldr	r3, [pc, #304]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006eee:	4a4d      	ldr	r2, [pc, #308]	@ (8007024 <MX_TIM8_Init+0x178>)
 8006ef0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006ef2:	4b4b      	ldr	r3, [pc, #300]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ef8:	4b49      	ldr	r3, [pc, #292]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8006efe:	4b48      	ldr	r3, [pc, #288]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006f04:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8006f06:	4b46      	ldr	r3, [pc, #280]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f0c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006f0e:	4b44      	ldr	r3, [pc, #272]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f10:	2200      	movs	r2, #0
 8006f12:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006f14:	4b42      	ldr	r3, [pc, #264]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f16:	2200      	movs	r2, #0
 8006f18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8006f1a:	4841      	ldr	r0, [pc, #260]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f1c:	f003 ff86 	bl	800ae2c <HAL_TIM_Base_Init>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d001      	beq.n	8006f2a <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 8006f26:	f7fe ff75 	bl	8005e14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006f2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006f2e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8006f30:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8006f34:	4619      	mov	r1, r3
 8006f36:	483a      	ldr	r0, [pc, #232]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f38:	f004 ff00 	bl	800bd3c <HAL_TIM_ConfigClockSource>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d001      	beq.n	8006f46 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8006f42:	f7fe ff67 	bl	8005e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006f46:	4836      	ldr	r0, [pc, #216]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f48:	f004 f8bc 	bl	800b0c4 <HAL_TIM_PWM_Init>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d001      	beq.n	8006f56 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 8006f52:	f7fe ff5f 	bl	8005e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f56:	2300      	movs	r3, #0
 8006f58:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006f62:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006f66:	4619      	mov	r1, r3
 8006f68:	482d      	ldr	r0, [pc, #180]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f6a:	f005 fecd 	bl	800cd08 <HAL_TIMEx_MasterConfigSynchronization>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d001      	beq.n	8006f78 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8006f74:	f7fe ff4e 	bl	8005e14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006f78:	2360      	movs	r3, #96	@ 0x60
 8006f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006f80:	2300      	movs	r3, #0
 8006f82:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006f84:	2300      	movs	r3, #0
 8006f86:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006f90:	2300      	movs	r3, #0
 8006f92:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006f94:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006f98:	2200      	movs	r2, #0
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	4820      	ldr	r0, [pc, #128]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006f9e:	f004 fdb9 	bl	800bb14 <HAL_TIM_PWM_ConfigChannel>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d001      	beq.n	8006fac <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8006fa8:	f7fe ff34 	bl	8005e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006fac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006fb0:	2204      	movs	r2, #4
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	481a      	ldr	r0, [pc, #104]	@ (8007020 <MX_TIM8_Init+0x174>)
 8006fb6:	f004 fdad 	bl	800bb14 <HAL_TIM_PWM_ConfigChannel>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d001      	beq.n	8006fc4 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8006fc0:	f7fe ff28 	bl	8005e14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006fd8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006fdc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8006fea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006fee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006ffc:	1d3b      	adds	r3, r7, #4
 8006ffe:	4619      	mov	r1, r3
 8007000:	4807      	ldr	r0, [pc, #28]	@ (8007020 <MX_TIM8_Init+0x174>)
 8007002:	f005 ff17 	bl	800ce34 <HAL_TIMEx_ConfigBreakDeadTime>
 8007006:	4603      	mov	r3, r0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d001      	beq.n	8007010 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 800700c:	f7fe ff02 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8007010:	4803      	ldr	r0, [pc, #12]	@ (8007020 <MX_TIM8_Init+0x174>)
 8007012:	f000 f969 	bl	80072e8 <HAL_TIM_MspPostInit>

}
 8007016:	bf00      	nop
 8007018:	3770      	adds	r7, #112	@ 0x70
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	20001c54 	.word	0x20001c54
 8007024:	40013400 	.word	0x40013400

08007028 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800702c:	4b14      	ldr	r3, [pc, #80]	@ (8007080 <MX_TIM16_Init+0x58>)
 800702e:	4a15      	ldr	r2, [pc, #84]	@ (8007084 <MX_TIM16_Init+0x5c>)
 8007030:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8007032:	4b13      	ldr	r3, [pc, #76]	@ (8007080 <MX_TIM16_Init+0x58>)
 8007034:	22a9      	movs	r2, #169	@ 0xa9
 8007036:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007038:	4b11      	ldr	r3, [pc, #68]	@ (8007080 <MX_TIM16_Init+0x58>)
 800703a:	2200      	movs	r2, #0
 800703c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 800703e:	4b10      	ldr	r3, [pc, #64]	@ (8007080 <MX_TIM16_Init+0x58>)
 8007040:	f240 4279 	movw	r2, #1145	@ 0x479
 8007044:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007046:	4b0e      	ldr	r3, [pc, #56]	@ (8007080 <MX_TIM16_Init+0x58>)
 8007048:	2200      	movs	r2, #0
 800704a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800704c:	4b0c      	ldr	r3, [pc, #48]	@ (8007080 <MX_TIM16_Init+0x58>)
 800704e:	2200      	movs	r2, #0
 8007050:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007052:	4b0b      	ldr	r3, [pc, #44]	@ (8007080 <MX_TIM16_Init+0x58>)
 8007054:	2200      	movs	r2, #0
 8007056:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8007058:	4809      	ldr	r0, [pc, #36]	@ (8007080 <MX_TIM16_Init+0x58>)
 800705a:	f003 fee7 	bl	800ae2c <HAL_TIM_Base_Init>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d001      	beq.n	8007068 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8007064:	f7fe fed6 	bl	8005e14 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8007068:	2108      	movs	r1, #8
 800706a:	4805      	ldr	r0, [pc, #20]	@ (8007080 <MX_TIM16_Init+0x58>)
 800706c:	f004 f9a0 	bl	800b3b0 <HAL_TIM_OnePulse_Init>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8007076:	f7fe fecd 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800707a:	bf00      	nop
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop
 8007080:	20001d20 	.word	0x20001d20
 8007084:	40014400 	.word	0x40014400

08007088 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a0d      	ldr	r2, [pc, #52]	@ (80070cc <HAL_TIM_PWM_MspInit+0x44>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d113      	bne.n	80070c2 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800709a:	4b0d      	ldr	r3, [pc, #52]	@ (80070d0 <HAL_TIM_PWM_MspInit+0x48>)
 800709c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800709e:	4a0c      	ldr	r2, [pc, #48]	@ (80070d0 <HAL_TIM_PWM_MspInit+0x48>)
 80070a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80070a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80070a6:	4b0a      	ldr	r3, [pc, #40]	@ (80070d0 <HAL_TIM_PWM_MspInit+0x48>)
 80070a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070ae:	60fb      	str	r3, [r7, #12]
 80070b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80070b2:	2200      	movs	r2, #0
 80070b4:	2100      	movs	r1, #0
 80070b6:	2019      	movs	r0, #25
 80070b8:	f002 f957 	bl	800936a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80070bc:	2019      	movs	r0, #25
 80070be:	f002 f96e 	bl	800939e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80070c2:	bf00      	nop
 80070c4:	3710      	adds	r7, #16
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	bf00      	nop
 80070cc:	40012c00 	.word	0x40012c00
 80070d0:	40021000 	.word	0x40021000

080070d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b086      	sub	sp, #24
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070e4:	d114      	bne.n	8007110 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80070e6:	4b22      	ldr	r3, [pc, #136]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 80070e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070ea:	4a21      	ldr	r2, [pc, #132]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 80070ec:	f043 0301 	orr.w	r3, r3, #1
 80070f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80070f2:	4b1f      	ldr	r3, [pc, #124]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 80070f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070f6:	f003 0301 	and.w	r3, r3, #1
 80070fa:	617b      	str	r3, [r7, #20]
 80070fc:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80070fe:	2200      	movs	r2, #0
 8007100:	2100      	movs	r1, #0
 8007102:	201c      	movs	r0, #28
 8007104:	f002 f931 	bl	800936a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007108:	201c      	movs	r0, #28
 800710a:	f002 f948 	bl	800939e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800710e:	e02a      	b.n	8007166 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM8)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a17      	ldr	r2, [pc, #92]	@ (8007174 <HAL_TIM_Base_MspInit+0xa0>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d10c      	bne.n	8007134 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800711a:	4b15      	ldr	r3, [pc, #84]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 800711c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800711e:	4a14      	ldr	r2, [pc, #80]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 8007120:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007124:	6613      	str	r3, [r2, #96]	@ 0x60
 8007126:	4b12      	ldr	r3, [pc, #72]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 8007128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800712a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800712e:	613b      	str	r3, [r7, #16]
 8007130:	693b      	ldr	r3, [r7, #16]
}
 8007132:	e018      	b.n	8007166 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM16)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a0f      	ldr	r2, [pc, #60]	@ (8007178 <HAL_TIM_Base_MspInit+0xa4>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d113      	bne.n	8007166 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800713e:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 8007140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007142:	4a0b      	ldr	r2, [pc, #44]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 8007144:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007148:	6613      	str	r3, [r2, #96]	@ 0x60
 800714a:	4b09      	ldr	r3, [pc, #36]	@ (8007170 <HAL_TIM_Base_MspInit+0x9c>)
 800714c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800714e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007152:	60fb      	str	r3, [r7, #12]
 8007154:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8007156:	2200      	movs	r2, #0
 8007158:	2100      	movs	r1, #0
 800715a:	2019      	movs	r0, #25
 800715c:	f002 f905 	bl	800936a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8007160:	2019      	movs	r0, #25
 8007162:	f002 f91c 	bl	800939e <HAL_NVIC_EnableIRQ>
}
 8007166:	bf00      	nop
 8007168:	3718      	adds	r7, #24
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	40021000 	.word	0x40021000
 8007174:	40013400 	.word	0x40013400
 8007178:	40014400 	.word	0x40014400

0800717c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b08e      	sub	sp, #56	@ 0x38
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007184:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007188:	2200      	movs	r2, #0
 800718a:	601a      	str	r2, [r3, #0]
 800718c:	605a      	str	r2, [r3, #4]
 800718e:	609a      	str	r2, [r3, #8]
 8007190:	60da      	str	r2, [r3, #12]
 8007192:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a4f      	ldr	r2, [pc, #316]	@ (80072d8 <HAL_TIM_Encoder_MspInit+0x15c>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d131      	bne.n	8007202 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800719e:	4b4f      	ldr	r3, [pc, #316]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 80071a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071a2:	4a4e      	ldr	r2, [pc, #312]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 80071a4:	f043 0302 	orr.w	r3, r3, #2
 80071a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80071aa:	4b4c      	ldr	r3, [pc, #304]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 80071ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ae:	f003 0302 	and.w	r3, r3, #2
 80071b2:	623b      	str	r3, [r7, #32]
 80071b4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071b6:	4b49      	ldr	r3, [pc, #292]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 80071b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ba:	4a48      	ldr	r2, [pc, #288]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 80071bc:	f043 0301 	orr.w	r3, r3, #1
 80071c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80071c2:	4b46      	ldr	r3, [pc, #280]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 80071c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071c6:	f003 0301 	and.w	r3, r3, #1
 80071ca:	61fb      	str	r3, [r7, #28]
 80071cc:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80071ce:	23c0      	movs	r3, #192	@ 0xc0
 80071d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071d2:	2302      	movs	r3, #2
 80071d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071d6:	2300      	movs	r3, #0
 80071d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071da:	2300      	movs	r3, #0
 80071dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80071de:	2302      	movs	r3, #2
 80071e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80071e6:	4619      	mov	r1, r3
 80071e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80071ec:	f002 fc24 	bl	8009a38 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80071f0:	2200      	movs	r2, #0
 80071f2:	2100      	movs	r1, #0
 80071f4:	201d      	movs	r0, #29
 80071f6:	f002 f8b8 	bl	800936a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80071fa:	201d      	movs	r0, #29
 80071fc:	f002 f8cf 	bl	800939e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007200:	e065      	b.n	80072ce <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM4)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a36      	ldr	r2, [pc, #216]	@ (80072e0 <HAL_TIM_Encoder_MspInit+0x164>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d132      	bne.n	8007272 <HAL_TIM_Encoder_MspInit+0xf6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800720c:	4b33      	ldr	r3, [pc, #204]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 800720e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007210:	4a32      	ldr	r2, [pc, #200]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 8007212:	f043 0304 	orr.w	r3, r3, #4
 8007216:	6593      	str	r3, [r2, #88]	@ 0x58
 8007218:	4b30      	ldr	r3, [pc, #192]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 800721a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800721c:	f003 0304 	and.w	r3, r3, #4
 8007220:	61bb      	str	r3, [r7, #24]
 8007222:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007224:	4b2d      	ldr	r3, [pc, #180]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 8007226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007228:	4a2c      	ldr	r2, [pc, #176]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 800722a:	f043 0301 	orr.w	r3, r3, #1
 800722e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007230:	4b2a      	ldr	r3, [pc, #168]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 8007232:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007234:	f003 0301 	and.w	r3, r3, #1
 8007238:	617b      	str	r3, [r7, #20]
 800723a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800723c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007240:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007242:	2302      	movs	r3, #2
 8007244:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007246:	2300      	movs	r3, #0
 8007248:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800724a:	2300      	movs	r3, #0
 800724c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800724e:	230a      	movs	r3, #10
 8007250:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007252:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007256:	4619      	mov	r1, r3
 8007258:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800725c:	f002 fbec 	bl	8009a38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8007260:	2200      	movs	r2, #0
 8007262:	2100      	movs	r1, #0
 8007264:	201e      	movs	r0, #30
 8007266:	f002 f880 	bl	800936a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800726a:	201e      	movs	r0, #30
 800726c:	f002 f897 	bl	800939e <HAL_NVIC_EnableIRQ>
}
 8007270:	e02d      	b.n	80072ce <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM5)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a1b      	ldr	r2, [pc, #108]	@ (80072e4 <HAL_TIM_Encoder_MspInit+0x168>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d128      	bne.n	80072ce <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800727c:	4b17      	ldr	r3, [pc, #92]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 800727e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007280:	4a16      	ldr	r2, [pc, #88]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 8007282:	f043 0308 	orr.w	r3, r3, #8
 8007286:	6593      	str	r3, [r2, #88]	@ 0x58
 8007288:	4b14      	ldr	r3, [pc, #80]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 800728a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800728c:	f003 0308 	and.w	r3, r3, #8
 8007290:	613b      	str	r3, [r7, #16]
 8007292:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007294:	4b11      	ldr	r3, [pc, #68]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 8007296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007298:	4a10      	ldr	r2, [pc, #64]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 800729a:	f043 0301 	orr.w	r3, r3, #1
 800729e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072a0:	4b0e      	ldr	r3, [pc, #56]	@ (80072dc <HAL_TIM_Encoder_MspInit+0x160>)
 80072a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072a4:	f003 0301 	and.w	r3, r3, #1
 80072a8:	60fb      	str	r3, [r7, #12]
 80072aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80072ac:	2303      	movs	r3, #3
 80072ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072b0:	2302      	movs	r3, #2
 80072b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072b4:	2300      	movs	r3, #0
 80072b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072b8:	2300      	movs	r3, #0
 80072ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80072bc:	2302      	movs	r3, #2
 80072be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072c4:	4619      	mov	r1, r3
 80072c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80072ca:	f002 fbb5 	bl	8009a38 <HAL_GPIO_Init>
}
 80072ce:	bf00      	nop
 80072d0:	3738      	adds	r7, #56	@ 0x38
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	40000400 	.word	0x40000400
 80072dc:	40021000 	.word	0x40021000
 80072e0:	40000800 	.word	0x40000800
 80072e4:	40000c00 	.word	0x40000c00

080072e8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b08a      	sub	sp, #40	@ 0x28
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072f0:	f107 0314 	add.w	r3, r7, #20
 80072f4:	2200      	movs	r2, #0
 80072f6:	601a      	str	r2, [r3, #0]
 80072f8:	605a      	str	r2, [r3, #4]
 80072fa:	609a      	str	r2, [r3, #8]
 80072fc:	60da      	str	r2, [r3, #12]
 80072fe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a22      	ldr	r2, [pc, #136]	@ (8007390 <HAL_TIM_MspPostInit+0xa8>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d11c      	bne.n	8007344 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800730a:	4b22      	ldr	r3, [pc, #136]	@ (8007394 <HAL_TIM_MspPostInit+0xac>)
 800730c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800730e:	4a21      	ldr	r2, [pc, #132]	@ (8007394 <HAL_TIM_MspPostInit+0xac>)
 8007310:	f043 0304 	orr.w	r3, r3, #4
 8007314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007316:	4b1f      	ldr	r3, [pc, #124]	@ (8007394 <HAL_TIM_MspPostInit+0xac>)
 8007318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800731a:	f003 0304 	and.w	r3, r3, #4
 800731e:	613b      	str	r3, [r7, #16]
 8007320:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007322:	2308      	movs	r3, #8
 8007324:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007326:	2302      	movs	r3, #2
 8007328:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800732a:	2300      	movs	r3, #0
 800732c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800732e:	2300      	movs	r3, #0
 8007330:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8007332:	2302      	movs	r3, #2
 8007334:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007336:	f107 0314 	add.w	r3, r7, #20
 800733a:	4619      	mov	r1, r3
 800733c:	4816      	ldr	r0, [pc, #88]	@ (8007398 <HAL_TIM_MspPostInit+0xb0>)
 800733e:	f002 fb7b 	bl	8009a38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8007342:	e020      	b.n	8007386 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM8)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a14      	ldr	r2, [pc, #80]	@ (800739c <HAL_TIM_MspPostInit+0xb4>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d11b      	bne.n	8007386 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800734e:	4b11      	ldr	r3, [pc, #68]	@ (8007394 <HAL_TIM_MspPostInit+0xac>)
 8007350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007352:	4a10      	ldr	r2, [pc, #64]	@ (8007394 <HAL_TIM_MspPostInit+0xac>)
 8007354:	f043 0304 	orr.w	r3, r3, #4
 8007358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800735a:	4b0e      	ldr	r3, [pc, #56]	@ (8007394 <HAL_TIM_MspPostInit+0xac>)
 800735c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800735e:	f003 0304 	and.w	r3, r3, #4
 8007362:	60fb      	str	r3, [r7, #12]
 8007364:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007366:	23c0      	movs	r3, #192	@ 0xc0
 8007368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800736a:	2302      	movs	r3, #2
 800736c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800736e:	2300      	movs	r3, #0
 8007370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007372:	2300      	movs	r3, #0
 8007374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8007376:	2304      	movs	r3, #4
 8007378:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800737a:	f107 0314 	add.w	r3, r7, #20
 800737e:	4619      	mov	r1, r3
 8007380:	4805      	ldr	r0, [pc, #20]	@ (8007398 <HAL_TIM_MspPostInit+0xb0>)
 8007382:	f002 fb59 	bl	8009a38 <HAL_GPIO_Init>
}
 8007386:	bf00      	nop
 8007388:	3728      	adds	r7, #40	@ 0x28
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	40012c00 	.word	0x40012c00
 8007394:	40021000 	.word	0x40021000
 8007398:	48000800 	.word	0x48000800
 800739c:	40013400 	.word	0x40013400

080073a0 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80073a4:	4b20      	ldr	r3, [pc, #128]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073a6:	4a21      	ldr	r2, [pc, #132]	@ (800742c <MX_LPUART1_UART_Init+0x8c>)
 80073a8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 80073aa:	4b1f      	ldr	r3, [pc, #124]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073ac:	4a20      	ldr	r2, [pc, #128]	@ (8007430 <MX_LPUART1_UART_Init+0x90>)
 80073ae:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80073b0:	4b1d      	ldr	r3, [pc, #116]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80073b6:	4b1c      	ldr	r3, [pc, #112]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073b8:	2200      	movs	r2, #0
 80073ba:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80073bc:	4b1a      	ldr	r3, [pc, #104]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073be:	2200      	movs	r2, #0
 80073c0:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80073c2:	4b19      	ldr	r3, [pc, #100]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073c4:	220c      	movs	r2, #12
 80073c6:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80073c8:	4b17      	ldr	r3, [pc, #92]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073ca:	2200      	movs	r2, #0
 80073cc:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80073ce:	4b16      	ldr	r3, [pc, #88]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80073d4:	4b14      	ldr	r3, [pc, #80]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073d6:	2200      	movs	r2, #0
 80073d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80073da:	4b13      	ldr	r3, [pc, #76]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073dc:	2200      	movs	r2, #0
 80073de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80073e0:	4811      	ldr	r0, [pc, #68]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073e2:	f005 fe0b 	bl	800cffc <HAL_UART_Init>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d001      	beq.n	80073f0 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 80073ec:	f7fe fd12 	bl	8005e14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80073f0:	2100      	movs	r1, #0
 80073f2:	480d      	ldr	r0, [pc, #52]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 80073f4:	f007 fb5e 	bl	800eab4 <HAL_UARTEx_SetTxFifoThreshold>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d001      	beq.n	8007402 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 80073fe:	f7fe fd09 	bl	8005e14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007402:	2100      	movs	r1, #0
 8007404:	4808      	ldr	r0, [pc, #32]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 8007406:	f007 fb93 	bl	800eb30 <HAL_UARTEx_SetRxFifoThreshold>
 800740a:	4603      	mov	r3, r0
 800740c:	2b00      	cmp	r3, #0
 800740e:	d001      	beq.n	8007414 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8007410:	f7fe fd00 	bl	8005e14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8007414:	4804      	ldr	r0, [pc, #16]	@ (8007428 <MX_LPUART1_UART_Init+0x88>)
 8007416:	f007 fb14 	bl	800ea42 <HAL_UARTEx_DisableFifoMode>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d001      	beq.n	8007424 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8007420:	f7fe fcf8 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8007424:	bf00      	nop
 8007426:	bd80      	pop	{r7, pc}
 8007428:	20001dec 	.word	0x20001dec
 800742c:	40008000 	.word	0x40008000
 8007430:	001e8480 	.word	0x001e8480

08007434 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007438:	4b23      	ldr	r3, [pc, #140]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 800743a:	4a24      	ldr	r2, [pc, #144]	@ (80074cc <MX_USART2_UART_Init+0x98>)
 800743c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 800743e:	4b22      	ldr	r3, [pc, #136]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007440:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8007444:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8007446:	4b20      	ldr	r3, [pc, #128]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007448:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800744c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800744e:	4b1e      	ldr	r3, [pc, #120]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007450:	2200      	movs	r2, #0
 8007452:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8007454:	4b1c      	ldr	r3, [pc, #112]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007456:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800745a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800745c:	4b1a      	ldr	r3, [pc, #104]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 800745e:	220c      	movs	r2, #12
 8007460:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007462:	4b19      	ldr	r3, [pc, #100]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007464:	2200      	movs	r2, #0
 8007466:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007468:	4b17      	ldr	r3, [pc, #92]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 800746a:	2200      	movs	r2, #0
 800746c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800746e:	4b16      	ldr	r3, [pc, #88]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007470:	2200      	movs	r2, #0
 8007472:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007474:	4b14      	ldr	r3, [pc, #80]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007476:	2200      	movs	r2, #0
 8007478:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800747a:	4b13      	ldr	r3, [pc, #76]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 800747c:	2200      	movs	r2, #0
 800747e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007480:	4811      	ldr	r0, [pc, #68]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007482:	f005 fdbb 	bl	800cffc <HAL_UART_Init>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d001      	beq.n	8007490 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 800748c:	f7fe fcc2 	bl	8005e14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007490:	2100      	movs	r1, #0
 8007492:	480d      	ldr	r0, [pc, #52]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 8007494:	f007 fb0e 	bl	800eab4 <HAL_UARTEx_SetTxFifoThreshold>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d001      	beq.n	80074a2 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 800749e:	f7fe fcb9 	bl	8005e14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80074a2:	2100      	movs	r1, #0
 80074a4:	4808      	ldr	r0, [pc, #32]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 80074a6:	f007 fb43 	bl	800eb30 <HAL_UARTEx_SetRxFifoThreshold>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 80074b0:	f7fe fcb0 	bl	8005e14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80074b4:	4804      	ldr	r0, [pc, #16]	@ (80074c8 <MX_USART2_UART_Init+0x94>)
 80074b6:	f007 fac4 	bl	800ea42 <HAL_UARTEx_DisableFifoMode>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d001      	beq.n	80074c4 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 80074c0:	f7fe fca8 	bl	8005e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80074c4:	bf00      	nop
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	20001eb8 	.word	0x20001eb8
 80074cc:	40004400 	.word	0x40004400

080074d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b0a0      	sub	sp, #128	@ 0x80
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074d8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80074dc:	2200      	movs	r2, #0
 80074de:	601a      	str	r2, [r3, #0]
 80074e0:	605a      	str	r2, [r3, #4]
 80074e2:	609a      	str	r2, [r3, #8]
 80074e4:	60da      	str	r2, [r3, #12]
 80074e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80074e8:	f107 0318 	add.w	r3, r7, #24
 80074ec:	2254      	movs	r2, #84	@ 0x54
 80074ee:	2100      	movs	r1, #0
 80074f0:	4618      	mov	r0, r3
 80074f2:	f007 fd63 	bl	800efbc <memset>
  if(uartHandle->Instance==LPUART1)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a99      	ldr	r2, [pc, #612]	@ (8007760 <HAL_UART_MspInit+0x290>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	f040 8093 	bne.w	8007628 <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8007502:	2320      	movs	r3, #32
 8007504:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8007506:	2300      	movs	r3, #0
 8007508:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800750a:	f107 0318 	add.w	r3, r7, #24
 800750e:	4618      	mov	r0, r3
 8007510:	f003 fa3e 	bl	800a990 <HAL_RCCEx_PeriphCLKConfig>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d001      	beq.n	800751e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800751a:	f7fe fc7b 	bl	8005e14 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800751e:	4b91      	ldr	r3, [pc, #580]	@ (8007764 <HAL_UART_MspInit+0x294>)
 8007520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007522:	4a90      	ldr	r2, [pc, #576]	@ (8007764 <HAL_UART_MspInit+0x294>)
 8007524:	f043 0301 	orr.w	r3, r3, #1
 8007528:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800752a:	4b8e      	ldr	r3, [pc, #568]	@ (8007764 <HAL_UART_MspInit+0x294>)
 800752c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	617b      	str	r3, [r7, #20]
 8007534:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007536:	4b8b      	ldr	r3, [pc, #556]	@ (8007764 <HAL_UART_MspInit+0x294>)
 8007538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800753a:	4a8a      	ldr	r2, [pc, #552]	@ (8007764 <HAL_UART_MspInit+0x294>)
 800753c:	f043 0302 	orr.w	r3, r3, #2
 8007540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007542:	4b88      	ldr	r3, [pc, #544]	@ (8007764 <HAL_UART_MspInit+0x294>)
 8007544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007546:	f003 0302 	and.w	r3, r3, #2
 800754a:	613b      	str	r3, [r7, #16]
 800754c:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800754e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007552:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007554:	2302      	movs	r3, #2
 8007556:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007558:	2300      	movs	r3, #0
 800755a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800755c:	2300      	movs	r3, #0
 800755e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8007560:	2308      	movs	r3, #8
 8007562:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007564:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007568:	4619      	mov	r1, r3
 800756a:	487f      	ldr	r0, [pc, #508]	@ (8007768 <HAL_UART_MspInit+0x298>)
 800756c:	f002 fa64 	bl	8009a38 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 8007570:	4b7e      	ldr	r3, [pc, #504]	@ (800776c <HAL_UART_MspInit+0x29c>)
 8007572:	4a7f      	ldr	r2, [pc, #508]	@ (8007770 <HAL_UART_MspInit+0x2a0>)
 8007574:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8007576:	4b7d      	ldr	r3, [pc, #500]	@ (800776c <HAL_UART_MspInit+0x29c>)
 8007578:	2222      	movs	r2, #34	@ 0x22
 800757a:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800757c:	4b7b      	ldr	r3, [pc, #492]	@ (800776c <HAL_UART_MspInit+0x29c>)
 800757e:	2200      	movs	r2, #0
 8007580:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007582:	4b7a      	ldr	r3, [pc, #488]	@ (800776c <HAL_UART_MspInit+0x29c>)
 8007584:	2200      	movs	r2, #0
 8007586:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007588:	4b78      	ldr	r3, [pc, #480]	@ (800776c <HAL_UART_MspInit+0x29c>)
 800758a:	2280      	movs	r2, #128	@ 0x80
 800758c:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800758e:	4b77      	ldr	r3, [pc, #476]	@ (800776c <HAL_UART_MspInit+0x29c>)
 8007590:	2200      	movs	r2, #0
 8007592:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007594:	4b75      	ldr	r3, [pc, #468]	@ (800776c <HAL_UART_MspInit+0x29c>)
 8007596:	2200      	movs	r2, #0
 8007598:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 800759a:	4b74      	ldr	r3, [pc, #464]	@ (800776c <HAL_UART_MspInit+0x29c>)
 800759c:	2200      	movs	r2, #0
 800759e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80075a0:	4b72      	ldr	r3, [pc, #456]	@ (800776c <HAL_UART_MspInit+0x29c>)
 80075a2:	2200      	movs	r2, #0
 80075a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80075a6:	4871      	ldr	r0, [pc, #452]	@ (800776c <HAL_UART_MspInit+0x29c>)
 80075a8:	f001 ff14 	bl	80093d4 <HAL_DMA_Init>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d001      	beq.n	80075b6 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80075b2:	f7fe fc2f 	bl	8005e14 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4a6c      	ldr	r2, [pc, #432]	@ (800776c <HAL_UART_MspInit+0x29c>)
 80075ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80075be:	4a6b      	ldr	r2, [pc, #428]	@ (800776c <HAL_UART_MspInit+0x29c>)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 80075c4:	4b6b      	ldr	r3, [pc, #428]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075c6:	4a6c      	ldr	r2, [pc, #432]	@ (8007778 <HAL_UART_MspInit+0x2a8>)
 80075c8:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80075ca:	4b6a      	ldr	r3, [pc, #424]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075cc:	2223      	movs	r2, #35	@ 0x23
 80075ce:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80075d0:	4b68      	ldr	r3, [pc, #416]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075d2:	2210      	movs	r2, #16
 80075d4:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80075d6:	4b67      	ldr	r3, [pc, #412]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075d8:	2200      	movs	r2, #0
 80075da:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80075dc:	4b65      	ldr	r3, [pc, #404]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075de:	2280      	movs	r2, #128	@ 0x80
 80075e0:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80075e2:	4b64      	ldr	r3, [pc, #400]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80075e8:	4b62      	ldr	r3, [pc, #392]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075ea:	2200      	movs	r2, #0
 80075ec:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80075ee:	4b61      	ldr	r3, [pc, #388]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075f0:	2200      	movs	r2, #0
 80075f2:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80075f4:	4b5f      	ldr	r3, [pc, #380]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075f6:	2200      	movs	r2, #0
 80075f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80075fa:	485e      	ldr	r0, [pc, #376]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 80075fc:	f001 feea 	bl	80093d4 <HAL_DMA_Init>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d001      	beq.n	800760a <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8007606:	f7fe fc05 	bl	8005e14 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a59      	ldr	r2, [pc, #356]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 800760e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007610:	4a58      	ldr	r2, [pc, #352]	@ (8007774 <HAL_UART_MspInit+0x2a4>)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8007616:	2200      	movs	r2, #0
 8007618:	2100      	movs	r1, #0
 800761a:	205b      	movs	r0, #91	@ 0x5b
 800761c:	f001 fea5 	bl	800936a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8007620:	205b      	movs	r0, #91	@ 0x5b
 8007622:	f001 febc 	bl	800939e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8007626:	e097      	b.n	8007758 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a53      	ldr	r2, [pc, #332]	@ (800777c <HAL_UART_MspInit+0x2ac>)
 800762e:	4293      	cmp	r3, r2
 8007630:	f040 8092 	bne.w	8007758 <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007634:	2302      	movs	r3, #2
 8007636:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007638:	2300      	movs	r3, #0
 800763a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800763c:	f107 0318 	add.w	r3, r7, #24
 8007640:	4618      	mov	r0, r3
 8007642:	f003 f9a5 	bl	800a990 <HAL_RCCEx_PeriphCLKConfig>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <HAL_UART_MspInit+0x180>
      Error_Handler();
 800764c:	f7fe fbe2 	bl	8005e14 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007650:	4b44      	ldr	r3, [pc, #272]	@ (8007764 <HAL_UART_MspInit+0x294>)
 8007652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007654:	4a43      	ldr	r2, [pc, #268]	@ (8007764 <HAL_UART_MspInit+0x294>)
 8007656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800765a:	6593      	str	r3, [r2, #88]	@ 0x58
 800765c:	4b41      	ldr	r3, [pc, #260]	@ (8007764 <HAL_UART_MspInit+0x294>)
 800765e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007664:	60fb      	str	r3, [r7, #12]
 8007666:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007668:	4b3e      	ldr	r3, [pc, #248]	@ (8007764 <HAL_UART_MspInit+0x294>)
 800766a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800766c:	4a3d      	ldr	r2, [pc, #244]	@ (8007764 <HAL_UART_MspInit+0x294>)
 800766e:	f043 0301 	orr.w	r3, r3, #1
 8007672:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007674:	4b3b      	ldr	r3, [pc, #236]	@ (8007764 <HAL_UART_MspInit+0x294>)
 8007676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	60bb      	str	r3, [r7, #8]
 800767e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007680:	230c      	movs	r3, #12
 8007682:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007684:	2302      	movs	r3, #2
 8007686:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007688:	2300      	movs	r3, #0
 800768a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800768c:	2300      	movs	r3, #0
 800768e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007690:	2307      	movs	r3, #7
 8007692:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007694:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007698:	4619      	mov	r1, r3
 800769a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800769e:	f002 f9cb 	bl	8009a38 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 80076a2:	4b37      	ldr	r3, [pc, #220]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076a4:	4a37      	ldr	r2, [pc, #220]	@ (8007784 <HAL_UART_MspInit+0x2b4>)
 80076a6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80076a8:	4b35      	ldr	r3, [pc, #212]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076aa:	221a      	movs	r2, #26
 80076ac:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80076ae:	4b34      	ldr	r3, [pc, #208]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80076b4:	4b32      	ldr	r3, [pc, #200]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80076ba:	4b31      	ldr	r3, [pc, #196]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076bc:	2280      	movs	r2, #128	@ 0x80
 80076be:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80076c0:	4b2f      	ldr	r3, [pc, #188]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076c2:	2200      	movs	r2, #0
 80076c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80076c6:	4b2e      	ldr	r3, [pc, #184]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076c8:	2200      	movs	r2, #0
 80076ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80076cc:	4b2c      	ldr	r3, [pc, #176]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80076d2:	4b2b      	ldr	r3, [pc, #172]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076d4:	2200      	movs	r2, #0
 80076d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80076d8:	4829      	ldr	r0, [pc, #164]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076da:	f001 fe7b 	bl	80093d4 <HAL_DMA_Init>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d001      	beq.n	80076e8 <HAL_UART_MspInit+0x218>
      Error_Handler();
 80076e4:	f7fe fb96 	bl	8005e14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a25      	ldr	r2, [pc, #148]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80076f0:	4a23      	ldr	r2, [pc, #140]	@ (8007780 <HAL_UART_MspInit+0x2b0>)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 80076f6:	4b24      	ldr	r3, [pc, #144]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 80076f8:	4a24      	ldr	r2, [pc, #144]	@ (800778c <HAL_UART_MspInit+0x2bc>)
 80076fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80076fc:	4b22      	ldr	r3, [pc, #136]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 80076fe:	221b      	movs	r2, #27
 8007700:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007702:	4b21      	ldr	r3, [pc, #132]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 8007704:	2210      	movs	r2, #16
 8007706:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007708:	4b1f      	ldr	r3, [pc, #124]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 800770a:	2200      	movs	r2, #0
 800770c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800770e:	4b1e      	ldr	r3, [pc, #120]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 8007710:	2280      	movs	r2, #128	@ 0x80
 8007712:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007714:	4b1c      	ldr	r3, [pc, #112]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 8007716:	2200      	movs	r2, #0
 8007718:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800771a:	4b1b      	ldr	r3, [pc, #108]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 800771c:	2200      	movs	r2, #0
 800771e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8007720:	4b19      	ldr	r3, [pc, #100]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 8007722:	2200      	movs	r2, #0
 8007724:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007726:	4b18      	ldr	r3, [pc, #96]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 8007728:	2200      	movs	r2, #0
 800772a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800772c:	4816      	ldr	r0, [pc, #88]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 800772e:	f001 fe51 	bl	80093d4 <HAL_DMA_Init>
 8007732:	4603      	mov	r3, r0
 8007734:	2b00      	cmp	r3, #0
 8007736:	d001      	beq.n	800773c <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8007738:	f7fe fb6c 	bl	8005e14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a12      	ldr	r2, [pc, #72]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 8007740:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007742:	4a11      	ldr	r2, [pc, #68]	@ (8007788 <HAL_UART_MspInit+0x2b8>)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007748:	2200      	movs	r2, #0
 800774a:	2100      	movs	r1, #0
 800774c:	2026      	movs	r0, #38	@ 0x26
 800774e:	f001 fe0c 	bl	800936a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007752:	2026      	movs	r0, #38	@ 0x26
 8007754:	f001 fe23 	bl	800939e <HAL_NVIC_EnableIRQ>
}
 8007758:	bf00      	nop
 800775a:	3780      	adds	r7, #128	@ 0x80
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	40008000 	.word	0x40008000
 8007764:	40021000 	.word	0x40021000
 8007768:	48000400 	.word	0x48000400
 800776c:	20001f84 	.word	0x20001f84
 8007770:	40020044 	.word	0x40020044
 8007774:	20001fe4 	.word	0x20001fe4
 8007778:	40020058 	.word	0x40020058
 800777c:	40004400 	.word	0x40004400
 8007780:	20002044 	.word	0x20002044
 8007784:	4002001c 	.word	0x4002001c
 8007788:	200020a4 	.word	0x200020a4
 800778c:	40020030 	.word	0x40020030

08007790 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 8007790:	480d      	ldr	r0, [pc, #52]	@ (80077c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007792:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007794:	f7ff f994 	bl	8006ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007798:	480c      	ldr	r0, [pc, #48]	@ (80077cc <LoopForever+0x6>)
  ldr r1, =_edata
 800779a:	490d      	ldr	r1, [pc, #52]	@ (80077d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800779c:	4a0d      	ldr	r2, [pc, #52]	@ (80077d4 <LoopForever+0xe>)
  movs r3, #0
 800779e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80077a0:	e002      	b.n	80077a8 <LoopCopyDataInit>

080077a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80077a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80077a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80077a6:	3304      	adds	r3, #4

080077a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80077a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80077aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80077ac:	d3f9      	bcc.n	80077a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80077ae:	4a0a      	ldr	r2, [pc, #40]	@ (80077d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80077b0:	4c0a      	ldr	r4, [pc, #40]	@ (80077dc <LoopForever+0x16>)
  movs r3, #0
 80077b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80077b4:	e001      	b.n	80077ba <LoopFillZerobss>

080077b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80077b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80077b8:	3204      	adds	r2, #4

080077ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80077ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80077bc:	d3fb      	bcc.n	80077b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80077be:	f007 fc1b 	bl	800eff8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80077c2:	f7fd f95b 	bl	8004a7c <main>

080077c6 <LoopForever>:

LoopForever:
    b LoopForever
 80077c6:	e7fe      	b.n	80077c6 <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 80077c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80077cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80077d0:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 80077d4:	080114a8 	.word	0x080114a8
  ldr r2, =_sbss
 80077d8:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 80077dc:	20002250 	.word	0x20002250

080077e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80077e0:	e7fe      	b.n	80077e0 <ADC1_2_IRQHandler>

080077e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80077e2:	b580      	push	{r7, lr}
 80077e4:	b082      	sub	sp, #8
 80077e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80077ec:	2003      	movs	r0, #3
 80077ee:	f001 fdb1 	bl	8009354 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80077f2:	2000      	movs	r0, #0
 80077f4:	f000 f80e 	bl	8007814 <HAL_InitTick>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d002      	beq.n	8007804 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	71fb      	strb	r3, [r7, #7]
 8007802:	e001      	b.n	8007808 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007804:	f7ff f858 	bl	80068b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007808:	79fb      	ldrb	r3, [r7, #7]

}
 800780a:	4618      	mov	r0, r3
 800780c:	3708      	adds	r7, #8
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
	...

08007814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800781c:	2300      	movs	r3, #0
 800781e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007820:	4b16      	ldr	r3, [pc, #88]	@ (800787c <HAL_InitTick+0x68>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d022      	beq.n	800786e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007828:	4b15      	ldr	r3, [pc, #84]	@ (8007880 <HAL_InitTick+0x6c>)
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	4b13      	ldr	r3, [pc, #76]	@ (800787c <HAL_InitTick+0x68>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007834:	fbb1 f3f3 	udiv	r3, r1, r3
 8007838:	fbb2 f3f3 	udiv	r3, r2, r3
 800783c:	4618      	mov	r0, r3
 800783e:	f001 fdbc 	bl	80093ba <HAL_SYSTICK_Config>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10f      	bne.n	8007868 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2b0f      	cmp	r3, #15
 800784c:	d809      	bhi.n	8007862 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800784e:	2200      	movs	r2, #0
 8007850:	6879      	ldr	r1, [r7, #4]
 8007852:	f04f 30ff 	mov.w	r0, #4294967295
 8007856:	f001 fd88 	bl	800936a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800785a:	4a0a      	ldr	r2, [pc, #40]	@ (8007884 <HAL_InitTick+0x70>)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6013      	str	r3, [r2, #0]
 8007860:	e007      	b.n	8007872 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	73fb      	strb	r3, [r7, #15]
 8007866:	e004      	b.n	8007872 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	73fb      	strb	r3, [r7, #15]
 800786c:	e001      	b.n	8007872 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007872:	7bfb      	ldrb	r3, [r7, #15]
}
 8007874:	4618      	mov	r0, r3
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	20000104 	.word	0x20000104
 8007880:	200000fc 	.word	0x200000fc
 8007884:	20000100 	.word	0x20000100

08007888 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007888:	b480      	push	{r7}
 800788a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800788c:	4b05      	ldr	r3, [pc, #20]	@ (80078a4 <HAL_IncTick+0x1c>)
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	4b05      	ldr	r3, [pc, #20]	@ (80078a8 <HAL_IncTick+0x20>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4413      	add	r3, r2
 8007896:	4a03      	ldr	r2, [pc, #12]	@ (80078a4 <HAL_IncTick+0x1c>)
 8007898:	6013      	str	r3, [r2, #0]
}
 800789a:	bf00      	nop
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr
 80078a4:	20002104 	.word	0x20002104
 80078a8:	20000104 	.word	0x20000104

080078ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80078ac:	b480      	push	{r7}
 80078ae:	af00      	add	r7, sp, #0
  return uwTick;
 80078b0:	4b03      	ldr	r3, [pc, #12]	@ (80078c0 <HAL_GetTick+0x14>)
 80078b2:	681b      	ldr	r3, [r3, #0]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop
 80078c0:	20002104 	.word	0x20002104

080078c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	431a      	orrs	r2, r3
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	609a      	str	r2, [r3, #8]
}
 80078de:	bf00      	nop
 80078e0:	370c      	adds	r7, #12
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr

080078ea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80078ea:	b480      	push	{r7}
 80078ec:	b083      	sub	sp, #12
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
 80078f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	431a      	orrs	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	609a      	str	r2, [r3, #8]
}
 8007904:	bf00      	nop
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007920:	4618      	mov	r0, r3
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800792c:	b480      	push	{r7}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
 8007938:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	3360      	adds	r3, #96	@ 0x60
 800793e:	461a      	mov	r2, r3
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	4413      	add	r3, r2
 8007946:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	4b08      	ldr	r3, [pc, #32]	@ (8007970 <LL_ADC_SetOffset+0x44>)
 800794e:	4013      	ands	r3, r2
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8007956:	683a      	ldr	r2, [r7, #0]
 8007958:	430a      	orrs	r2, r1
 800795a:	4313      	orrs	r3, r2
 800795c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007964:	bf00      	nop
 8007966:	371c      	adds	r7, #28
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr
 8007970:	03fff000 	.word	0x03fff000

08007974 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	3360      	adds	r3, #96	@ 0x60
 8007982:	461a      	mov	r2, r3
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	4413      	add	r3, r2
 800798a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007994:	4618      	mov	r0, r3
 8007996:	3714      	adds	r7, #20
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b087      	sub	sp, #28
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	3360      	adds	r3, #96	@ 0x60
 80079b0:	461a      	mov	r2, r3
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	4413      	add	r3, r2
 80079b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	431a      	orrs	r2, r3
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80079ca:	bf00      	nop
 80079cc:	371c      	adds	r7, #28
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr

080079d6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80079d6:	b480      	push	{r7}
 80079d8:	b087      	sub	sp, #28
 80079da:	af00      	add	r7, sp, #0
 80079dc:	60f8      	str	r0, [r7, #12]
 80079de:	60b9      	str	r1, [r7, #8]
 80079e0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	3360      	adds	r3, #96	@ 0x60
 80079e6:	461a      	mov	r2, r3
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	4413      	add	r3, r2
 80079ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	431a      	orrs	r2, r3
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007a00:	bf00      	nop
 8007a02:	371c      	adds	r7, #28
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b087      	sub	sp, #28
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	3360      	adds	r3, #96	@ 0x60
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	4413      	add	r3, r2
 8007a24:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	431a      	orrs	r2, r3
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007a36:	bf00      	nop
 8007a38:	371c      	adds	r7, #28
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr

08007a42 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007a42:	b480      	push	{r7}
 8007a44:	b083      	sub	sp, #12
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
 8007a4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	695b      	ldr	r3, [r3, #20]
 8007a50:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	431a      	orrs	r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	615a      	str	r2, [r3, #20]
}
 8007a5c:	bf00      	nop
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d101      	bne.n	8007a80 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e000      	b.n	8007a82 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b087      	sub	sp, #28
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	60f8      	str	r0, [r7, #12]
 8007a96:	60b9      	str	r1, [r7, #8]
 8007a98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	3330      	adds	r3, #48	@ 0x30
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	0a1b      	lsrs	r3, r3, #8
 8007aa4:	009b      	lsls	r3, r3, #2
 8007aa6:	f003 030c 	and.w	r3, r3, #12
 8007aaa:	4413      	add	r3, r2
 8007aac:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	f003 031f 	and.w	r3, r3, #31
 8007ab8:	211f      	movs	r1, #31
 8007aba:	fa01 f303 	lsl.w	r3, r1, r3
 8007abe:	43db      	mvns	r3, r3
 8007ac0:	401a      	ands	r2, r3
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	0e9b      	lsrs	r3, r3, #26
 8007ac6:	f003 011f 	and.w	r1, r3, #31
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	f003 031f 	and.w	r3, r3, #31
 8007ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ad4:	431a      	orrs	r2, r3
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007ada:	bf00      	nop
 8007adc:	371c      	adds	r7, #28
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr

08007ae6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007ae6:	b480      	push	{r7}
 8007ae8:	b087      	sub	sp, #28
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	60f8      	str	r0, [r7, #12]
 8007aee:	60b9      	str	r1, [r7, #8]
 8007af0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	3314      	adds	r3, #20
 8007af6:	461a      	mov	r2, r3
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	0e5b      	lsrs	r3, r3, #25
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	f003 0304 	and.w	r3, r3, #4
 8007b02:	4413      	add	r3, r2
 8007b04:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	0d1b      	lsrs	r3, r3, #20
 8007b0e:	f003 031f 	and.w	r3, r3, #31
 8007b12:	2107      	movs	r1, #7
 8007b14:	fa01 f303 	lsl.w	r3, r1, r3
 8007b18:	43db      	mvns	r3, r3
 8007b1a:	401a      	ands	r2, r3
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	0d1b      	lsrs	r3, r3, #20
 8007b20:	f003 031f 	and.w	r3, r3, #31
 8007b24:	6879      	ldr	r1, [r7, #4]
 8007b26:	fa01 f303 	lsl.w	r3, r1, r3
 8007b2a:	431a      	orrs	r2, r3
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007b30:	bf00      	nop
 8007b32:	371c      	adds	r7, #28
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b085      	sub	sp, #20
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b54:	43db      	mvns	r3, r3
 8007b56:	401a      	ands	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f003 0318 	and.w	r3, r3, #24
 8007b5e:	4908      	ldr	r1, [pc, #32]	@ (8007b80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007b60:	40d9      	lsrs	r1, r3
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	400b      	ands	r3, r1
 8007b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b6a:	431a      	orrs	r2, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8007b72:	bf00      	nop
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	0007ffff 	.word	0x0007ffff

08007b84 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b083      	sub	sp, #12
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	f003 031f 	and.w	r3, r3, #31
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	370c      	adds	r7, #12
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007bb0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	6093      	str	r3, [r2, #8]
}
 8007bb8:	bf00      	nop
 8007bba:	370c      	adds	r7, #12
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007bd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bd8:	d101      	bne.n	8007bde <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e000      	b.n	8007be0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007bde:	2300      	movs	r3, #0
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	370c      	adds	r7, #12
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007bfc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007c00:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c28:	d101      	bne.n	8007c2e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e000      	b.n	8007c30 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007c2e:	2300      	movs	r3, #0
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007c50:	f043 0201 	orr.w	r2, r3, #1
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007c58:	bf00      	nop
 8007c5a:	370c      	adds	r7, #12
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b083      	sub	sp, #12
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007c78:	f043 0202 	orr.w	r2, r3, #2
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	f003 0301 	and.w	r3, r3, #1
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d101      	bne.n	8007ca4 <LL_ADC_IsEnabled+0x18>
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	e000      	b.n	8007ca6 <LL_ADC_IsEnabled+0x1a>
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	370c      	adds	r7, #12
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr

08007cb2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8007cb2:	b480      	push	{r7}
 8007cb4:	b083      	sub	sp, #12
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f003 0302 	and.w	r3, r3, #2
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d101      	bne.n	8007cca <LL_ADC_IsDisableOngoing+0x18>
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e000      	b.n	8007ccc <LL_ADC_IsDisableOngoing+0x1a>
 8007cca:	2300      	movs	r3, #0
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	370c      	adds	r7, #12
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr

08007cd8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ce8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007cec:	f043 0204 	orr.w	r2, r3, #4
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007cf4:	bf00      	nop
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	f003 0304 	and.w	r3, r3, #4
 8007d10:	2b04      	cmp	r3, #4
 8007d12:	d101      	bne.n	8007d18 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007d14:	2301      	movs	r3, #1
 8007d16:	e000      	b.n	8007d1a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	370c      	adds	r7, #12
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr

08007d26 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007d26:	b480      	push	{r7}
 8007d28:	b083      	sub	sp, #12
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	f003 0308 	and.w	r3, r3, #8
 8007d36:	2b08      	cmp	r3, #8
 8007d38:	d101      	bne.n	8007d3e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e000      	b.n	8007d40 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007d4c:	b590      	push	{r4, r7, lr}
 8007d4e:	b089      	sub	sp, #36	@ 0x24
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d54:	2300      	movs	r3, #0
 8007d56:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d101      	bne.n	8007d66 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e1a9      	b.n	80080ba <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	695b      	ldr	r3, [r3, #20]
 8007d6a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d109      	bne.n	8007d88 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f7fc fce1 	bl	800473c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7ff ff19 	bl	8007bc4 <LL_ADC_IsDeepPowerDownEnabled>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d004      	beq.n	8007da2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f7ff feff 	bl	8007ba0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7ff ff34 	bl	8007c14 <LL_ADC_IsInternalRegulatorEnabled>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d115      	bne.n	8007dde <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7ff ff18 	bl	8007bec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007dbc:	4b9c      	ldr	r3, [pc, #624]	@ (8008030 <HAL_ADC_Init+0x2e4>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	099b      	lsrs	r3, r3, #6
 8007dc2:	4a9c      	ldr	r2, [pc, #624]	@ (8008034 <HAL_ADC_Init+0x2e8>)
 8007dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8007dc8:	099b      	lsrs	r3, r3, #6
 8007dca:	3301      	adds	r3, #1
 8007dcc:	005b      	lsls	r3, r3, #1
 8007dce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007dd0:	e002      	b.n	8007dd8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	3b01      	subs	r3, #1
 8007dd6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d1f9      	bne.n	8007dd2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7ff ff16 	bl	8007c14 <LL_ADC_IsInternalRegulatorEnabled>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d10d      	bne.n	8007e0a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007df2:	f043 0210 	orr.w	r2, r3, #16
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dfe:	f043 0201 	orr.w	r2, r3, #1
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f7ff ff76 	bl	8007d00 <LL_ADC_REG_IsConversionOngoing>
 8007e14:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e1a:	f003 0310 	and.w	r3, r3, #16
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f040 8142 	bne.w	80080a8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	f040 813e 	bne.w	80080a8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e30:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007e34:	f043 0202 	orr.w	r2, r3, #2
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4618      	mov	r0, r3
 8007e42:	f7ff ff23 	bl	8007c8c <LL_ADC_IsEnabled>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d141      	bne.n	8007ed0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e54:	d004      	beq.n	8007e60 <HAL_ADC_Init+0x114>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a77      	ldr	r2, [pc, #476]	@ (8008038 <HAL_ADC_Init+0x2ec>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d10f      	bne.n	8007e80 <HAL_ADC_Init+0x134>
 8007e60:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007e64:	f7ff ff12 	bl	8007c8c <LL_ADC_IsEnabled>
 8007e68:	4604      	mov	r4, r0
 8007e6a:	4873      	ldr	r0, [pc, #460]	@ (8008038 <HAL_ADC_Init+0x2ec>)
 8007e6c:	f7ff ff0e 	bl	8007c8c <LL_ADC_IsEnabled>
 8007e70:	4603      	mov	r3, r0
 8007e72:	4323      	orrs	r3, r4
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	bf0c      	ite	eq
 8007e78:	2301      	moveq	r3, #1
 8007e7a:	2300      	movne	r3, #0
 8007e7c:	b2db      	uxtb	r3, r3
 8007e7e:	e012      	b.n	8007ea6 <HAL_ADC_Init+0x15a>
 8007e80:	486e      	ldr	r0, [pc, #440]	@ (800803c <HAL_ADC_Init+0x2f0>)
 8007e82:	f7ff ff03 	bl	8007c8c <LL_ADC_IsEnabled>
 8007e86:	4604      	mov	r4, r0
 8007e88:	486d      	ldr	r0, [pc, #436]	@ (8008040 <HAL_ADC_Init+0x2f4>)
 8007e8a:	f7ff feff 	bl	8007c8c <LL_ADC_IsEnabled>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	431c      	orrs	r4, r3
 8007e92:	486c      	ldr	r0, [pc, #432]	@ (8008044 <HAL_ADC_Init+0x2f8>)
 8007e94:	f7ff fefa 	bl	8007c8c <LL_ADC_IsEnabled>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	4323      	orrs	r3, r4
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	bf0c      	ite	eq
 8007ea0:	2301      	moveq	r3, #1
 8007ea2:	2300      	movne	r3, #0
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d012      	beq.n	8007ed0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007eb2:	d004      	beq.n	8007ebe <HAL_ADC_Init+0x172>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a5f      	ldr	r2, [pc, #380]	@ (8008038 <HAL_ADC_Init+0x2ec>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d101      	bne.n	8007ec2 <HAL_ADC_Init+0x176>
 8007ebe:	4a62      	ldr	r2, [pc, #392]	@ (8008048 <HAL_ADC_Init+0x2fc>)
 8007ec0:	e000      	b.n	8007ec4 <HAL_ADC_Init+0x178>
 8007ec2:	4a62      	ldr	r2, [pc, #392]	@ (800804c <HAL_ADC_Init+0x300>)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	4619      	mov	r1, r3
 8007eca:	4610      	mov	r0, r2
 8007ecc:	f7ff fcfa 	bl	80078c4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	7f5b      	ldrb	r3, [r3, #29]
 8007ed4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007eda:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007ee0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8007ee6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007eee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d106      	bne.n	8007f0c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f02:	3b01      	subs	r3, #1
 8007f04:	045b      	lsls	r3, r3, #17
 8007f06:	69ba      	ldr	r2, [r7, #24]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d009      	beq.n	8007f28 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f18:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f20:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f22:	69ba      	ldr	r2, [r7, #24]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68da      	ldr	r2, [r3, #12]
 8007f2e:	4b48      	ldr	r3, [pc, #288]	@ (8008050 <HAL_ADC_Init+0x304>)
 8007f30:	4013      	ands	r3, r2
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	6812      	ldr	r2, [r2, #0]
 8007f36:	69b9      	ldr	r1, [r7, #24]
 8007f38:	430b      	orrs	r3, r1
 8007f3a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	430a      	orrs	r2, r1
 8007f50:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7ff fee5 	bl	8007d26 <LL_ADC_INJ_IsConversionOngoing>
 8007f5c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d17f      	bne.n	8008064 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d17c      	bne.n	8008064 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007f6e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007f76:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f86:	f023 0302 	bic.w	r3, r3, #2
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	6812      	ldr	r2, [r2, #0]
 8007f8e:	69b9      	ldr	r1, [r7, #24]
 8007f90:	430b      	orrs	r3, r1
 8007f92:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	691b      	ldr	r3, [r3, #16]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d017      	beq.n	8007fcc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	691a      	ldr	r2, [r3, #16]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007faa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007fb4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007fb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	6911      	ldr	r1, [r2, #16]
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	6812      	ldr	r2, [r2, #0]
 8007fc4:	430b      	orrs	r3, r1
 8007fc6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8007fca:	e013      	b.n	8007ff4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	691a      	ldr	r2, [r3, #16]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007fda:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	6812      	ldr	r2, [r2, #0]
 8007fe8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007fec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007ff0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d12a      	bne.n	8008054 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008008:	f023 0304 	bic.w	r3, r3, #4
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008014:	4311      	orrs	r1, r2
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800801a:	4311      	orrs	r1, r2
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008020:	430a      	orrs	r2, r1
 8008022:	431a      	orrs	r2, r3
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f042 0201 	orr.w	r2, r2, #1
 800802c:	611a      	str	r2, [r3, #16]
 800802e:	e019      	b.n	8008064 <HAL_ADC_Init+0x318>
 8008030:	200000fc 	.word	0x200000fc
 8008034:	053e2d63 	.word	0x053e2d63
 8008038:	50000100 	.word	0x50000100
 800803c:	50000400 	.word	0x50000400
 8008040:	50000500 	.word	0x50000500
 8008044:	50000600 	.word	0x50000600
 8008048:	50000300 	.word	0x50000300
 800804c:	50000700 	.word	0x50000700
 8008050:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	691a      	ldr	r2, [r3, #16]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f022 0201 	bic.w	r2, r2, #1
 8008062:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	695b      	ldr	r3, [r3, #20]
 8008068:	2b01      	cmp	r3, #1
 800806a:	d10c      	bne.n	8008086 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008072:	f023 010f 	bic.w	r1, r3, #15
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6a1b      	ldr	r3, [r3, #32]
 800807a:	1e5a      	subs	r2, r3, #1
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	430a      	orrs	r2, r1
 8008082:	631a      	str	r2, [r3, #48]	@ 0x30
 8008084:	e007      	b.n	8008096 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f022 020f 	bic.w	r2, r2, #15
 8008094:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800809a:	f023 0303 	bic.w	r3, r3, #3
 800809e:	f043 0201 	orr.w	r2, r3, #1
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80080a6:	e007      	b.n	80080b8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080ac:	f043 0210 	orr.w	r2, r3, #16
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80080b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3724      	adds	r7, #36	@ 0x24
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd90      	pop	{r4, r7, pc}
 80080c2:	bf00      	nop

080080c4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80080d8:	d004      	beq.n	80080e4 <HAL_ADC_Start_DMA+0x20>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a5a      	ldr	r2, [pc, #360]	@ (8008248 <HAL_ADC_Start_DMA+0x184>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d101      	bne.n	80080e8 <HAL_ADC_Start_DMA+0x24>
 80080e4:	4b59      	ldr	r3, [pc, #356]	@ (800824c <HAL_ADC_Start_DMA+0x188>)
 80080e6:	e000      	b.n	80080ea <HAL_ADC_Start_DMA+0x26>
 80080e8:	4b59      	ldr	r3, [pc, #356]	@ (8008250 <HAL_ADC_Start_DMA+0x18c>)
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7ff fd4a 	bl	8007b84 <LL_ADC_GetMultimode>
 80080f0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4618      	mov	r0, r3
 80080f8:	f7ff fe02 	bl	8007d00 <LL_ADC_REG_IsConversionOngoing>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	f040 809b 	bne.w	800823a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800810a:	2b01      	cmp	r3, #1
 800810c:	d101      	bne.n	8008112 <HAL_ADC_Start_DMA+0x4e>
 800810e:	2302      	movs	r3, #2
 8008110:	e096      	b.n	8008240 <HAL_ADC_Start_DMA+0x17c>
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2201      	movs	r2, #1
 8008116:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a4d      	ldr	r2, [pc, #308]	@ (8008254 <HAL_ADC_Start_DMA+0x190>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d008      	beq.n	8008136 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d005      	beq.n	8008136 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	2b05      	cmp	r3, #5
 800812e:	d002      	beq.n	8008136 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	2b09      	cmp	r3, #9
 8008134:	d17a      	bne.n	800822c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8008136:	68f8      	ldr	r0, [r7, #12]
 8008138:	f000 fcf6 	bl	8008b28 <ADC_Enable>
 800813c:	4603      	mov	r3, r0
 800813e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8008140:	7dfb      	ldrb	r3, [r7, #23]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d16d      	bne.n	8008222 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800814a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800814e:	f023 0301 	bic.w	r3, r3, #1
 8008152:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a3a      	ldr	r2, [pc, #232]	@ (8008248 <HAL_ADC_Start_DMA+0x184>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d009      	beq.n	8008178 <HAL_ADC_Start_DMA+0xb4>
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a3b      	ldr	r2, [pc, #236]	@ (8008258 <HAL_ADC_Start_DMA+0x194>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d002      	beq.n	8008174 <HAL_ADC_Start_DMA+0xb0>
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	e003      	b.n	800817c <HAL_ADC_Start_DMA+0xb8>
 8008174:	4b39      	ldr	r3, [pc, #228]	@ (800825c <HAL_ADC_Start_DMA+0x198>)
 8008176:	e001      	b.n	800817c <HAL_ADC_Start_DMA+0xb8>
 8008178:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800817c:	68fa      	ldr	r2, [r7, #12]
 800817e:	6812      	ldr	r2, [r2, #0]
 8008180:	4293      	cmp	r3, r2
 8008182:	d002      	beq.n	800818a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d105      	bne.n	8008196 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800818e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800819a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d006      	beq.n	80081b0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081a6:	f023 0206 	bic.w	r2, r3, #6
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	661a      	str	r2, [r3, #96]	@ 0x60
 80081ae:	e002      	b.n	80081b6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2200      	movs	r2, #0
 80081b4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081ba:	4a29      	ldr	r2, [pc, #164]	@ (8008260 <HAL_ADC_Start_DMA+0x19c>)
 80081bc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081c2:	4a28      	ldr	r2, [pc, #160]	@ (8008264 <HAL_ADC_Start_DMA+0x1a0>)
 80081c4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081ca:	4a27      	ldr	r2, [pc, #156]	@ (8008268 <HAL_ADC_Start_DMA+0x1a4>)
 80081cc:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	221c      	movs	r2, #28
 80081d4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	685a      	ldr	r2, [r3, #4]
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f042 0210 	orr.w	r2, r2, #16
 80081ec:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	68da      	ldr	r2, [r3, #12]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f042 0201 	orr.w	r2, r2, #1
 80081fc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	3340      	adds	r3, #64	@ 0x40
 8008208:	4619      	mov	r1, r3
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f001 f989 	bl	8009524 <HAL_DMA_Start_IT>
 8008212:	4603      	mov	r3, r0
 8008214:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4618      	mov	r0, r3
 800821c:	f7ff fd5c 	bl	8007cd8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8008220:	e00d      	b.n	800823e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800822a:	e008      	b.n	800823e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8008238:	e001      	b.n	800823e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800823a:	2302      	movs	r3, #2
 800823c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800823e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008240:	4618      	mov	r0, r3
 8008242:	3718      	adds	r7, #24
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}
 8008248:	50000100 	.word	0x50000100
 800824c:	50000300 	.word	0x50000300
 8008250:	50000700 	.word	0x50000700
 8008254:	50000600 	.word	0x50000600
 8008258:	50000500 	.word	0x50000500
 800825c:	50000400 	.word	0x50000400
 8008260:	08008d13 	.word	0x08008d13
 8008264:	08008deb 	.word	0x08008deb
 8008268:	08008e07 	.word	0x08008e07

0800826c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8008274:	bf00      	nop
 8008276:	370c      	adds	r7, #12
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8008288:	bf00      	nop
 800828a:	370c      	adds	r7, #12
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b0b6      	sub	sp, #216	@ 0xd8
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80082b2:	2300      	movs	r3, #0
 80082b4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80082b8:	2300      	movs	r3, #0
 80082ba:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d102      	bne.n	80082cc <HAL_ADC_ConfigChannel+0x24>
 80082c6:	2302      	movs	r3, #2
 80082c8:	f000 bc13 	b.w	8008af2 <HAL_ADC_ConfigChannel+0x84a>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4618      	mov	r0, r3
 80082da:	f7ff fd11 	bl	8007d00 <LL_ADC_REG_IsConversionOngoing>
 80082de:	4603      	mov	r3, r0
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f040 83f3 	bne.w	8008acc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6818      	ldr	r0, [r3, #0]
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	6859      	ldr	r1, [r3, #4]
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	461a      	mov	r2, r3
 80082f4:	f7ff fbcb 	bl	8007a8e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4618      	mov	r0, r3
 80082fe:	f7ff fcff 	bl	8007d00 <LL_ADC_REG_IsConversionOngoing>
 8008302:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4618      	mov	r0, r3
 800830c:	f7ff fd0b 	bl	8007d26 <LL_ADC_INJ_IsConversionOngoing>
 8008310:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008314:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008318:	2b00      	cmp	r3, #0
 800831a:	f040 81d9 	bne.w	80086d0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800831e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008322:	2b00      	cmp	r3, #0
 8008324:	f040 81d4 	bne.w	80086d0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008330:	d10f      	bne.n	8008352 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6818      	ldr	r0, [r3, #0]
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	2200      	movs	r2, #0
 800833c:	4619      	mov	r1, r3
 800833e:	f7ff fbd2 	bl	8007ae6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800834a:	4618      	mov	r0, r3
 800834c:	f7ff fb79 	bl	8007a42 <LL_ADC_SetSamplingTimeCommonConfig>
 8008350:	e00e      	b.n	8008370 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6818      	ldr	r0, [r3, #0]
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	6819      	ldr	r1, [r3, #0]
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	461a      	mov	r2, r3
 8008360:	f7ff fbc1 	bl	8007ae6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	2100      	movs	r1, #0
 800836a:	4618      	mov	r0, r3
 800836c:	f7ff fb69 	bl	8007a42 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	695a      	ldr	r2, [r3, #20]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	08db      	lsrs	r3, r3, #3
 800837c:	f003 0303 	and.w	r3, r3, #3
 8008380:	005b      	lsls	r3, r3, #1
 8008382:	fa02 f303 	lsl.w	r3, r2, r3
 8008386:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	2b04      	cmp	r3, #4
 8008390:	d022      	beq.n	80083d8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6818      	ldr	r0, [r3, #0]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	6919      	ldr	r1, [r3, #16]
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	681a      	ldr	r2, [r3, #0]
 800839e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80083a2:	f7ff fac3 	bl	800792c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6818      	ldr	r0, [r3, #0]
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	6919      	ldr	r1, [r3, #16]
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	461a      	mov	r2, r3
 80083b4:	f7ff fb0f 	bl	80079d6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6818      	ldr	r0, [r3, #0]
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d102      	bne.n	80083ce <HAL_ADC_ConfigChannel+0x126>
 80083c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80083cc:	e000      	b.n	80083d0 <HAL_ADC_ConfigChannel+0x128>
 80083ce:	2300      	movs	r3, #0
 80083d0:	461a      	mov	r2, r3
 80083d2:	f7ff fb1b 	bl	8007a0c <LL_ADC_SetOffsetSaturation>
 80083d6:	e17b      	b.n	80086d0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	2100      	movs	r1, #0
 80083de:	4618      	mov	r0, r3
 80083e0:	f7ff fac8 	bl	8007974 <LL_ADC_GetOffsetChannel>
 80083e4:	4603      	mov	r3, r0
 80083e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d10a      	bne.n	8008404 <HAL_ADC_ConfigChannel+0x15c>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	2100      	movs	r1, #0
 80083f4:	4618      	mov	r0, r3
 80083f6:	f7ff fabd 	bl	8007974 <LL_ADC_GetOffsetChannel>
 80083fa:	4603      	mov	r3, r0
 80083fc:	0e9b      	lsrs	r3, r3, #26
 80083fe:	f003 021f 	and.w	r2, r3, #31
 8008402:	e01e      	b.n	8008442 <HAL_ADC_ConfigChannel+0x19a>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2100      	movs	r1, #0
 800840a:	4618      	mov	r0, r3
 800840c:	f7ff fab2 	bl	8007974 <LL_ADC_GetOffsetChannel>
 8008410:	4603      	mov	r3, r0
 8008412:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008416:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800841a:	fa93 f3a3 	rbit	r3, r3
 800841e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008422:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008426:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800842a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800842e:	2b00      	cmp	r3, #0
 8008430:	d101      	bne.n	8008436 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8008432:	2320      	movs	r3, #32
 8008434:	e004      	b.n	8008440 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8008436:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800843a:	fab3 f383 	clz	r3, r3
 800843e:	b2db      	uxtb	r3, r3
 8008440:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800844a:	2b00      	cmp	r3, #0
 800844c:	d105      	bne.n	800845a <HAL_ADC_ConfigChannel+0x1b2>
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	0e9b      	lsrs	r3, r3, #26
 8008454:	f003 031f 	and.w	r3, r3, #31
 8008458:	e018      	b.n	800848c <HAL_ADC_ConfigChannel+0x1e4>
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008462:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008466:	fa93 f3a3 	rbit	r3, r3
 800846a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800846e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008472:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008476:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800847a:	2b00      	cmp	r3, #0
 800847c:	d101      	bne.n	8008482 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800847e:	2320      	movs	r3, #32
 8008480:	e004      	b.n	800848c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8008482:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008486:	fab3 f383 	clz	r3, r3
 800848a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800848c:	429a      	cmp	r2, r3
 800848e:	d106      	bne.n	800849e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2200      	movs	r2, #0
 8008496:	2100      	movs	r1, #0
 8008498:	4618      	mov	r0, r3
 800849a:	f7ff fa81 	bl	80079a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	2101      	movs	r1, #1
 80084a4:	4618      	mov	r0, r3
 80084a6:	f7ff fa65 	bl	8007974 <LL_ADC_GetOffsetChannel>
 80084aa:	4603      	mov	r3, r0
 80084ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d10a      	bne.n	80084ca <HAL_ADC_ConfigChannel+0x222>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	2101      	movs	r1, #1
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7ff fa5a 	bl	8007974 <LL_ADC_GetOffsetChannel>
 80084c0:	4603      	mov	r3, r0
 80084c2:	0e9b      	lsrs	r3, r3, #26
 80084c4:	f003 021f 	and.w	r2, r3, #31
 80084c8:	e01e      	b.n	8008508 <HAL_ADC_ConfigChannel+0x260>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	2101      	movs	r1, #1
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7ff fa4f 	bl	8007974 <LL_ADC_GetOffsetChannel>
 80084d6:	4603      	mov	r3, r0
 80084d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80084e0:	fa93 f3a3 	rbit	r3, r3
 80084e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80084e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80084f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d101      	bne.n	80084fc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80084f8:	2320      	movs	r3, #32
 80084fa:	e004      	b.n	8008506 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80084fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008500:	fab3 f383 	clz	r3, r3
 8008504:	b2db      	uxtb	r3, r3
 8008506:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008510:	2b00      	cmp	r3, #0
 8008512:	d105      	bne.n	8008520 <HAL_ADC_ConfigChannel+0x278>
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	0e9b      	lsrs	r3, r3, #26
 800851a:	f003 031f 	and.w	r3, r3, #31
 800851e:	e018      	b.n	8008552 <HAL_ADC_ConfigChannel+0x2aa>
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008528:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800852c:	fa93 f3a3 	rbit	r3, r3
 8008530:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8008534:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008538:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800853c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008540:	2b00      	cmp	r3, #0
 8008542:	d101      	bne.n	8008548 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8008544:	2320      	movs	r3, #32
 8008546:	e004      	b.n	8008552 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8008548:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800854c:	fab3 f383 	clz	r3, r3
 8008550:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008552:	429a      	cmp	r2, r3
 8008554:	d106      	bne.n	8008564 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	2200      	movs	r2, #0
 800855c:	2101      	movs	r1, #1
 800855e:	4618      	mov	r0, r3
 8008560:	f7ff fa1e 	bl	80079a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2102      	movs	r1, #2
 800856a:	4618      	mov	r0, r3
 800856c:	f7ff fa02 	bl	8007974 <LL_ADC_GetOffsetChannel>
 8008570:	4603      	mov	r3, r0
 8008572:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008576:	2b00      	cmp	r3, #0
 8008578:	d10a      	bne.n	8008590 <HAL_ADC_ConfigChannel+0x2e8>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2102      	movs	r1, #2
 8008580:	4618      	mov	r0, r3
 8008582:	f7ff f9f7 	bl	8007974 <LL_ADC_GetOffsetChannel>
 8008586:	4603      	mov	r3, r0
 8008588:	0e9b      	lsrs	r3, r3, #26
 800858a:	f003 021f 	and.w	r2, r3, #31
 800858e:	e01e      	b.n	80085ce <HAL_ADC_ConfigChannel+0x326>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	2102      	movs	r1, #2
 8008596:	4618      	mov	r0, r3
 8008598:	f7ff f9ec 	bl	8007974 <LL_ADC_GetOffsetChannel>
 800859c:	4603      	mov	r3, r0
 800859e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085a6:	fa93 f3a3 	rbit	r3, r3
 80085aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80085ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80085b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d101      	bne.n	80085c2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80085be:	2320      	movs	r3, #32
 80085c0:	e004      	b.n	80085cc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80085c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80085c6:	fab3 f383 	clz	r3, r3
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d105      	bne.n	80085e6 <HAL_ADC_ConfigChannel+0x33e>
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	0e9b      	lsrs	r3, r3, #26
 80085e0:	f003 031f 	and.w	r3, r3, #31
 80085e4:	e016      	b.n	8008614 <HAL_ADC_ConfigChannel+0x36c>
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80085f2:	fa93 f3a3 	rbit	r3, r3
 80085f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80085f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80085fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80085fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008602:	2b00      	cmp	r3, #0
 8008604:	d101      	bne.n	800860a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8008606:	2320      	movs	r3, #32
 8008608:	e004      	b.n	8008614 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800860a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800860e:	fab3 f383 	clz	r3, r3
 8008612:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008614:	429a      	cmp	r2, r3
 8008616:	d106      	bne.n	8008626 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	2200      	movs	r2, #0
 800861e:	2102      	movs	r1, #2
 8008620:	4618      	mov	r0, r3
 8008622:	f7ff f9bd 	bl	80079a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2103      	movs	r1, #3
 800862c:	4618      	mov	r0, r3
 800862e:	f7ff f9a1 	bl	8007974 <LL_ADC_GetOffsetChannel>
 8008632:	4603      	mov	r3, r0
 8008634:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008638:	2b00      	cmp	r3, #0
 800863a:	d10a      	bne.n	8008652 <HAL_ADC_ConfigChannel+0x3aa>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2103      	movs	r1, #3
 8008642:	4618      	mov	r0, r3
 8008644:	f7ff f996 	bl	8007974 <LL_ADC_GetOffsetChannel>
 8008648:	4603      	mov	r3, r0
 800864a:	0e9b      	lsrs	r3, r3, #26
 800864c:	f003 021f 	and.w	r2, r3, #31
 8008650:	e017      	b.n	8008682 <HAL_ADC_ConfigChannel+0x3da>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	2103      	movs	r1, #3
 8008658:	4618      	mov	r0, r3
 800865a:	f7ff f98b 	bl	8007974 <LL_ADC_GetOffsetChannel>
 800865e:	4603      	mov	r3, r0
 8008660:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008662:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008664:	fa93 f3a3 	rbit	r3, r3
 8008668:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800866a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800866c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800866e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008670:	2b00      	cmp	r3, #0
 8008672:	d101      	bne.n	8008678 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8008674:	2320      	movs	r3, #32
 8008676:	e003      	b.n	8008680 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8008678:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800867a:	fab3 f383 	clz	r3, r3
 800867e:	b2db      	uxtb	r3, r3
 8008680:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800868a:	2b00      	cmp	r3, #0
 800868c:	d105      	bne.n	800869a <HAL_ADC_ConfigChannel+0x3f2>
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	0e9b      	lsrs	r3, r3, #26
 8008694:	f003 031f 	and.w	r3, r3, #31
 8008698:	e011      	b.n	80086be <HAL_ADC_ConfigChannel+0x416>
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80086a2:	fa93 f3a3 	rbit	r3, r3
 80086a6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80086a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80086ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d101      	bne.n	80086b6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80086b2:	2320      	movs	r3, #32
 80086b4:	e003      	b.n	80086be <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80086b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086b8:	fab3 f383 	clz	r3, r3
 80086bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80086be:	429a      	cmp	r2, r3
 80086c0:	d106      	bne.n	80086d0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	2200      	movs	r2, #0
 80086c8:	2103      	movs	r1, #3
 80086ca:	4618      	mov	r0, r3
 80086cc:	f7ff f968 	bl	80079a0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4618      	mov	r0, r3
 80086d6:	f7ff fad9 	bl	8007c8c <LL_ADC_IsEnabled>
 80086da:	4603      	mov	r3, r0
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f040 813d 	bne.w	800895c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6818      	ldr	r0, [r3, #0]
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	6819      	ldr	r1, [r3, #0]
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	461a      	mov	r2, r3
 80086f0:	f7ff fa24 	bl	8007b3c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	4aa2      	ldr	r2, [pc, #648]	@ (8008984 <HAL_ADC_ConfigChannel+0x6dc>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	f040 812e 	bne.w	800895c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800870c:	2b00      	cmp	r3, #0
 800870e:	d10b      	bne.n	8008728 <HAL_ADC_ConfigChannel+0x480>
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	0e9b      	lsrs	r3, r3, #26
 8008716:	3301      	adds	r3, #1
 8008718:	f003 031f 	and.w	r3, r3, #31
 800871c:	2b09      	cmp	r3, #9
 800871e:	bf94      	ite	ls
 8008720:	2301      	movls	r3, #1
 8008722:	2300      	movhi	r3, #0
 8008724:	b2db      	uxtb	r3, r3
 8008726:	e019      	b.n	800875c <HAL_ADC_ConfigChannel+0x4b4>
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800872e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008730:	fa93 f3a3 	rbit	r3, r3
 8008734:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008736:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008738:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800873a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8008740:	2320      	movs	r3, #32
 8008742:	e003      	b.n	800874c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8008744:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008746:	fab3 f383 	clz	r3, r3
 800874a:	b2db      	uxtb	r3, r3
 800874c:	3301      	adds	r3, #1
 800874e:	f003 031f 	and.w	r3, r3, #31
 8008752:	2b09      	cmp	r3, #9
 8008754:	bf94      	ite	ls
 8008756:	2301      	movls	r3, #1
 8008758:	2300      	movhi	r3, #0
 800875a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800875c:	2b00      	cmp	r3, #0
 800875e:	d079      	beq.n	8008854 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008768:	2b00      	cmp	r3, #0
 800876a:	d107      	bne.n	800877c <HAL_ADC_ConfigChannel+0x4d4>
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	0e9b      	lsrs	r3, r3, #26
 8008772:	3301      	adds	r3, #1
 8008774:	069b      	lsls	r3, r3, #26
 8008776:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800877a:	e015      	b.n	80087a8 <HAL_ADC_ConfigChannel+0x500>
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008782:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008784:	fa93 f3a3 	rbit	r3, r3
 8008788:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800878a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800878c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800878e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008790:	2b00      	cmp	r3, #0
 8008792:	d101      	bne.n	8008798 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8008794:	2320      	movs	r3, #32
 8008796:	e003      	b.n	80087a0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8008798:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800879a:	fab3 f383 	clz	r3, r3
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	3301      	adds	r3, #1
 80087a2:	069b      	lsls	r3, r3, #26
 80087a4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d109      	bne.n	80087c8 <HAL_ADC_ConfigChannel+0x520>
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	0e9b      	lsrs	r3, r3, #26
 80087ba:	3301      	adds	r3, #1
 80087bc:	f003 031f 	and.w	r3, r3, #31
 80087c0:	2101      	movs	r1, #1
 80087c2:	fa01 f303 	lsl.w	r3, r1, r3
 80087c6:	e017      	b.n	80087f8 <HAL_ADC_ConfigChannel+0x550>
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087d0:	fa93 f3a3 	rbit	r3, r3
 80087d4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80087d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80087da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80087e0:	2320      	movs	r3, #32
 80087e2:	e003      	b.n	80087ec <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80087e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087e6:	fab3 f383 	clz	r3, r3
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	3301      	adds	r3, #1
 80087ee:	f003 031f 	and.w	r3, r3, #31
 80087f2:	2101      	movs	r1, #1
 80087f4:	fa01 f303 	lsl.w	r3, r1, r3
 80087f8:	ea42 0103 	orr.w	r1, r2, r3
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008804:	2b00      	cmp	r3, #0
 8008806:	d10a      	bne.n	800881e <HAL_ADC_ConfigChannel+0x576>
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	0e9b      	lsrs	r3, r3, #26
 800880e:	3301      	adds	r3, #1
 8008810:	f003 021f 	and.w	r2, r3, #31
 8008814:	4613      	mov	r3, r2
 8008816:	005b      	lsls	r3, r3, #1
 8008818:	4413      	add	r3, r2
 800881a:	051b      	lsls	r3, r3, #20
 800881c:	e018      	b.n	8008850 <HAL_ADC_ConfigChannel+0x5a8>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008826:	fa93 f3a3 	rbit	r3, r3
 800882a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800882c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800882e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008832:	2b00      	cmp	r3, #0
 8008834:	d101      	bne.n	800883a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8008836:	2320      	movs	r3, #32
 8008838:	e003      	b.n	8008842 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800883a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800883c:	fab3 f383 	clz	r3, r3
 8008840:	b2db      	uxtb	r3, r3
 8008842:	3301      	adds	r3, #1
 8008844:	f003 021f 	and.w	r2, r3, #31
 8008848:	4613      	mov	r3, r2
 800884a:	005b      	lsls	r3, r3, #1
 800884c:	4413      	add	r3, r2
 800884e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008850:	430b      	orrs	r3, r1
 8008852:	e07e      	b.n	8008952 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800885c:	2b00      	cmp	r3, #0
 800885e:	d107      	bne.n	8008870 <HAL_ADC_ConfigChannel+0x5c8>
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	0e9b      	lsrs	r3, r3, #26
 8008866:	3301      	adds	r3, #1
 8008868:	069b      	lsls	r3, r3, #26
 800886a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800886e:	e015      	b.n	800889c <HAL_ADC_ConfigChannel+0x5f4>
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008878:	fa93 f3a3 	rbit	r3, r3
 800887c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800887e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008880:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	2b00      	cmp	r3, #0
 8008886:	d101      	bne.n	800888c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8008888:	2320      	movs	r3, #32
 800888a:	e003      	b.n	8008894 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800888c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888e:	fab3 f383 	clz	r3, r3
 8008892:	b2db      	uxtb	r3, r3
 8008894:	3301      	adds	r3, #1
 8008896:	069b      	lsls	r3, r3, #26
 8008898:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d109      	bne.n	80088bc <HAL_ADC_ConfigChannel+0x614>
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	0e9b      	lsrs	r3, r3, #26
 80088ae:	3301      	adds	r3, #1
 80088b0:	f003 031f 	and.w	r3, r3, #31
 80088b4:	2101      	movs	r1, #1
 80088b6:	fa01 f303 	lsl.w	r3, r1, r3
 80088ba:	e017      	b.n	80088ec <HAL_ADC_ConfigChannel+0x644>
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088c2:	6a3b      	ldr	r3, [r7, #32]
 80088c4:	fa93 f3a3 	rbit	r3, r3
 80088c8:	61fb      	str	r3, [r7, #28]
  return result;
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80088ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d101      	bne.n	80088d8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80088d4:	2320      	movs	r3, #32
 80088d6:	e003      	b.n	80088e0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80088d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088da:	fab3 f383 	clz	r3, r3
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	3301      	adds	r3, #1
 80088e2:	f003 031f 	and.w	r3, r3, #31
 80088e6:	2101      	movs	r1, #1
 80088e8:	fa01 f303 	lsl.w	r3, r1, r3
 80088ec:	ea42 0103 	orr.w	r1, r2, r3
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d10d      	bne.n	8008918 <HAL_ADC_ConfigChannel+0x670>
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	0e9b      	lsrs	r3, r3, #26
 8008902:	3301      	adds	r3, #1
 8008904:	f003 021f 	and.w	r2, r3, #31
 8008908:	4613      	mov	r3, r2
 800890a:	005b      	lsls	r3, r3, #1
 800890c:	4413      	add	r3, r2
 800890e:	3b1e      	subs	r3, #30
 8008910:	051b      	lsls	r3, r3, #20
 8008912:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008916:	e01b      	b.n	8008950 <HAL_ADC_ConfigChannel+0x6a8>
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	fa93 f3a3 	rbit	r3, r3
 8008924:	613b      	str	r3, [r7, #16]
  return result;
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d101      	bne.n	8008934 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8008930:	2320      	movs	r3, #32
 8008932:	e003      	b.n	800893c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8008934:	69bb      	ldr	r3, [r7, #24]
 8008936:	fab3 f383 	clz	r3, r3
 800893a:	b2db      	uxtb	r3, r3
 800893c:	3301      	adds	r3, #1
 800893e:	f003 021f 	and.w	r2, r3, #31
 8008942:	4613      	mov	r3, r2
 8008944:	005b      	lsls	r3, r3, #1
 8008946:	4413      	add	r3, r2
 8008948:	3b1e      	subs	r3, #30
 800894a:	051b      	lsls	r3, r3, #20
 800894c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008950:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008952:	683a      	ldr	r2, [r7, #0]
 8008954:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008956:	4619      	mov	r1, r3
 8008958:	f7ff f8c5 	bl	8007ae6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	681a      	ldr	r2, [r3, #0]
 8008960:	4b09      	ldr	r3, [pc, #36]	@ (8008988 <HAL_ADC_ConfigChannel+0x6e0>)
 8008962:	4013      	ands	r3, r2
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 80be 	beq.w	8008ae6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008972:	d004      	beq.n	800897e <HAL_ADC_ConfigChannel+0x6d6>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a04      	ldr	r2, [pc, #16]	@ (800898c <HAL_ADC_ConfigChannel+0x6e4>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d10a      	bne.n	8008994 <HAL_ADC_ConfigChannel+0x6ec>
 800897e:	4b04      	ldr	r3, [pc, #16]	@ (8008990 <HAL_ADC_ConfigChannel+0x6e8>)
 8008980:	e009      	b.n	8008996 <HAL_ADC_ConfigChannel+0x6ee>
 8008982:	bf00      	nop
 8008984:	407f0000 	.word	0x407f0000
 8008988:	80080000 	.word	0x80080000
 800898c:	50000100 	.word	0x50000100
 8008990:	50000300 	.word	0x50000300
 8008994:	4b59      	ldr	r3, [pc, #356]	@ (8008afc <HAL_ADC_ConfigChannel+0x854>)
 8008996:	4618      	mov	r0, r3
 8008998:	f7fe ffba 	bl	8007910 <LL_ADC_GetCommonPathInternalCh>
 800899c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a56      	ldr	r2, [pc, #344]	@ (8008b00 <HAL_ADC_ConfigChannel+0x858>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d004      	beq.n	80089b4 <HAL_ADC_ConfigChannel+0x70c>
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a55      	ldr	r2, [pc, #340]	@ (8008b04 <HAL_ADC_ConfigChannel+0x85c>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d13a      	bne.n	8008a2a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80089b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80089b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d134      	bne.n	8008a2a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80089c8:	d005      	beq.n	80089d6 <HAL_ADC_ConfigChannel+0x72e>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a4e      	ldr	r2, [pc, #312]	@ (8008b08 <HAL_ADC_ConfigChannel+0x860>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	f040 8085 	bne.w	8008ae0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80089de:	d004      	beq.n	80089ea <HAL_ADC_ConfigChannel+0x742>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a49      	ldr	r2, [pc, #292]	@ (8008b0c <HAL_ADC_ConfigChannel+0x864>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d101      	bne.n	80089ee <HAL_ADC_ConfigChannel+0x746>
 80089ea:	4a49      	ldr	r2, [pc, #292]	@ (8008b10 <HAL_ADC_ConfigChannel+0x868>)
 80089ec:	e000      	b.n	80089f0 <HAL_ADC_ConfigChannel+0x748>
 80089ee:	4a43      	ldr	r2, [pc, #268]	@ (8008afc <HAL_ADC_ConfigChannel+0x854>)
 80089f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80089f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80089f8:	4619      	mov	r1, r3
 80089fa:	4610      	mov	r0, r2
 80089fc:	f7fe ff75 	bl	80078ea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008a00:	4b44      	ldr	r3, [pc, #272]	@ (8008b14 <HAL_ADC_ConfigChannel+0x86c>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	099b      	lsrs	r3, r3, #6
 8008a06:	4a44      	ldr	r2, [pc, #272]	@ (8008b18 <HAL_ADC_ConfigChannel+0x870>)
 8008a08:	fba2 2303 	umull	r2, r3, r2, r3
 8008a0c:	099b      	lsrs	r3, r3, #6
 8008a0e:	1c5a      	adds	r2, r3, #1
 8008a10:	4613      	mov	r3, r2
 8008a12:	005b      	lsls	r3, r3, #1
 8008a14:	4413      	add	r3, r2
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008a1a:	e002      	b.n	8008a22 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d1f9      	bne.n	8008a1c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008a28:	e05a      	b.n	8008ae0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a3b      	ldr	r2, [pc, #236]	@ (8008b1c <HAL_ADC_ConfigChannel+0x874>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d125      	bne.n	8008a80 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008a34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008a38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d11f      	bne.n	8008a80 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a31      	ldr	r2, [pc, #196]	@ (8008b0c <HAL_ADC_ConfigChannel+0x864>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d104      	bne.n	8008a54 <HAL_ADC_ConfigChannel+0x7ac>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a34      	ldr	r2, [pc, #208]	@ (8008b20 <HAL_ADC_ConfigChannel+0x878>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d047      	beq.n	8008ae4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a5c:	d004      	beq.n	8008a68 <HAL_ADC_ConfigChannel+0x7c0>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a2a      	ldr	r2, [pc, #168]	@ (8008b0c <HAL_ADC_ConfigChannel+0x864>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d101      	bne.n	8008a6c <HAL_ADC_ConfigChannel+0x7c4>
 8008a68:	4a29      	ldr	r2, [pc, #164]	@ (8008b10 <HAL_ADC_ConfigChannel+0x868>)
 8008a6a:	e000      	b.n	8008a6e <HAL_ADC_ConfigChannel+0x7c6>
 8008a6c:	4a23      	ldr	r2, [pc, #140]	@ (8008afc <HAL_ADC_ConfigChannel+0x854>)
 8008a6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008a72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a76:	4619      	mov	r1, r3
 8008a78:	4610      	mov	r0, r2
 8008a7a:	f7fe ff36 	bl	80078ea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008a7e:	e031      	b.n	8008ae4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a27      	ldr	r2, [pc, #156]	@ (8008b24 <HAL_ADC_ConfigChannel+0x87c>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d12d      	bne.n	8008ae6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008a8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008a8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d127      	bne.n	8008ae6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8008b0c <HAL_ADC_ConfigChannel+0x864>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d022      	beq.n	8008ae6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008aa8:	d004      	beq.n	8008ab4 <HAL_ADC_ConfigChannel+0x80c>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a17      	ldr	r2, [pc, #92]	@ (8008b0c <HAL_ADC_ConfigChannel+0x864>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d101      	bne.n	8008ab8 <HAL_ADC_ConfigChannel+0x810>
 8008ab4:	4a16      	ldr	r2, [pc, #88]	@ (8008b10 <HAL_ADC_ConfigChannel+0x868>)
 8008ab6:	e000      	b.n	8008aba <HAL_ADC_ConfigChannel+0x812>
 8008ab8:	4a10      	ldr	r2, [pc, #64]	@ (8008afc <HAL_ADC_ConfigChannel+0x854>)
 8008aba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008abe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	4610      	mov	r0, r2
 8008ac6:	f7fe ff10 	bl	80078ea <LL_ADC_SetCommonPathInternalCh>
 8008aca:	e00c      	b.n	8008ae6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ad0:	f043 0220 	orr.w	r2, r3, #32
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8008ade:	e002      	b.n	8008ae6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008ae0:	bf00      	nop
 8008ae2:	e000      	b.n	8008ae6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008ae4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008aee:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	37d8      	adds	r7, #216	@ 0xd8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	bf00      	nop
 8008afc:	50000700 	.word	0x50000700
 8008b00:	c3210000 	.word	0xc3210000
 8008b04:	90c00010 	.word	0x90c00010
 8008b08:	50000600 	.word	0x50000600
 8008b0c:	50000100 	.word	0x50000100
 8008b10:	50000300 	.word	0x50000300
 8008b14:	200000fc 	.word	0x200000fc
 8008b18:	053e2d63 	.word	0x053e2d63
 8008b1c:	c7520000 	.word	0xc7520000
 8008b20:	50000500 	.word	0x50000500
 8008b24:	cb840000 	.word	0xcb840000

08008b28 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8008b30:	2300      	movs	r3, #0
 8008b32:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7ff f8a7 	bl	8007c8c <LL_ADC_IsEnabled>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d176      	bne.n	8008c32 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	689a      	ldr	r2, [r3, #8]
 8008b4a:	4b3c      	ldr	r3, [pc, #240]	@ (8008c3c <ADC_Enable+0x114>)
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00d      	beq.n	8008b6e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b56:	f043 0210 	orr.w	r2, r3, #16
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b62:	f043 0201 	orr.w	r2, r3, #1
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e062      	b.n	8008c34 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4618      	mov	r0, r3
 8008b74:	f7ff f862 	bl	8007c3c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b80:	d004      	beq.n	8008b8c <ADC_Enable+0x64>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a2e      	ldr	r2, [pc, #184]	@ (8008c40 <ADC_Enable+0x118>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d101      	bne.n	8008b90 <ADC_Enable+0x68>
 8008b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8008c44 <ADC_Enable+0x11c>)
 8008b8e:	e000      	b.n	8008b92 <ADC_Enable+0x6a>
 8008b90:	4b2d      	ldr	r3, [pc, #180]	@ (8008c48 <ADC_Enable+0x120>)
 8008b92:	4618      	mov	r0, r3
 8008b94:	f7fe febc 	bl	8007910 <LL_ADC_GetCommonPathInternalCh>
 8008b98:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008b9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d013      	beq.n	8008bca <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8008c4c <ADC_Enable+0x124>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	099b      	lsrs	r3, r3, #6
 8008ba8:	4a29      	ldr	r2, [pc, #164]	@ (8008c50 <ADC_Enable+0x128>)
 8008baa:	fba2 2303 	umull	r2, r3, r2, r3
 8008bae:	099b      	lsrs	r3, r3, #6
 8008bb0:	1c5a      	adds	r2, r3, #1
 8008bb2:	4613      	mov	r3, r2
 8008bb4:	005b      	lsls	r3, r3, #1
 8008bb6:	4413      	add	r3, r2
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008bbc:	e002      	b.n	8008bc4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1f9      	bne.n	8008bbe <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8008bca:	f7fe fe6f 	bl	80078ac <HAL_GetTick>
 8008bce:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008bd0:	e028      	b.n	8008c24 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7ff f858 	bl	8007c8c <LL_ADC_IsEnabled>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d104      	bne.n	8008bec <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7ff f828 	bl	8007c3c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008bec:	f7fe fe5e 	bl	80078ac <HAL_GetTick>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	1ad3      	subs	r3, r2, r3
 8008bf6:	2b02      	cmp	r3, #2
 8008bf8:	d914      	bls.n	8008c24 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 0301 	and.w	r3, r3, #1
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d00d      	beq.n	8008c24 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c0c:	f043 0210 	orr.w	r2, r3, #16
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c18:	f043 0201 	orr.w	r2, r3, #1
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	e007      	b.n	8008c34 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f003 0301 	and.w	r3, r3, #1
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d1cf      	bne.n	8008bd2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	8000003f 	.word	0x8000003f
 8008c40:	50000100 	.word	0x50000100
 8008c44:	50000300 	.word	0x50000300
 8008c48:	50000700 	.word	0x50000700
 8008c4c:	200000fc 	.word	0x200000fc
 8008c50:	053e2d63 	.word	0x053e2d63

08008c54 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b084      	sub	sp, #16
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4618      	mov	r0, r3
 8008c62:	f7ff f826 	bl	8007cb2 <LL_ADC_IsDisableOngoing>
 8008c66:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7ff f80d 	bl	8007c8c <LL_ADC_IsEnabled>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d047      	beq.n	8008d08 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d144      	bne.n	8008d08 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	689b      	ldr	r3, [r3, #8]
 8008c84:	f003 030d 	and.w	r3, r3, #13
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d10c      	bne.n	8008ca6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4618      	mov	r0, r3
 8008c92:	f7fe ffe7 	bl	8007c64 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	2203      	movs	r2, #3
 8008c9c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008c9e:	f7fe fe05 	bl	80078ac <HAL_GetTick>
 8008ca2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008ca4:	e029      	b.n	8008cfa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008caa:	f043 0210 	orr.w	r2, r3, #16
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cb6:	f043 0201 	orr.w	r2, r3, #1
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e023      	b.n	8008d0a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008cc2:	f7fe fdf3 	bl	80078ac <HAL_GetTick>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	1ad3      	subs	r3, r2, r3
 8008ccc:	2b02      	cmp	r3, #2
 8008cce:	d914      	bls.n	8008cfa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	689b      	ldr	r3, [r3, #8]
 8008cd6:	f003 0301 	and.w	r3, r3, #1
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00d      	beq.n	8008cfa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ce2:	f043 0210 	orr.w	r2, r3, #16
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cee:	f043 0201 	orr.w	r2, r3, #1
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e007      	b.n	8008d0a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	f003 0301 	and.w	r3, r3, #1
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d1dc      	bne.n	8008cc2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b084      	sub	sp, #16
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d1e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d24:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d14b      	bne.n	8008dc4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 0308 	and.w	r3, r3, #8
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d021      	beq.n	8008d8a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f7fe fe8c 	bl	8007a68 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d032      	beq.n	8008dbc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d12b      	bne.n	8008dbc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d11f      	bne.n	8008dbc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d80:	f043 0201 	orr.w	r2, r3, #1
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008d88:	e018      	b.n	8008dbc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	f003 0302 	and.w	r3, r3, #2
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d111      	bne.n	8008dbc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008da8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d105      	bne.n	8008dbc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008db4:	f043 0201 	orr.w	r2, r3, #1
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f7ff fa55 	bl	800826c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008dc2:	e00e      	b.n	8008de2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dc8:	f003 0310 	and.w	r3, r3, #16
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d003      	beq.n	8008dd8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8008dd0:	68f8      	ldr	r0, [r7, #12]
 8008dd2:	f7ff fa5f 	bl	8008294 <HAL_ADC_ErrorCallback>
}
 8008dd6:	e004      	b.n	8008de2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	4798      	blx	r3
}
 8008de2:	bf00      	nop
 8008de4:	3710      	adds	r7, #16
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b084      	sub	sp, #16
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f7ff fa41 	bl	8008280 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008dfe:	bf00      	nop
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b084      	sub	sp, #16
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e12:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e18:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e24:	f043 0204 	orr.w	r2, r3, #4
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	f7ff fa31 	bl	8008294 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008e32:	bf00      	nop
 8008e34:	3710      	adds	r7, #16
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}

08008e3a <LL_ADC_IsEnabled>:
{
 8008e3a:	b480      	push	{r7}
 8008e3c:	b083      	sub	sp, #12
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f003 0301 	and.w	r3, r3, #1
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d101      	bne.n	8008e52 <LL_ADC_IsEnabled+0x18>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e000      	b.n	8008e54 <LL_ADC_IsEnabled+0x1a>
 8008e52:	2300      	movs	r3, #0
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <LL_ADC_StartCalibration>:
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8008e72:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	609a      	str	r2, [r3, #8]
}
 8008e86:	bf00      	nop
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <LL_ADC_IsCalibrationOnGoing>:
{
 8008e92:	b480      	push	{r7}
 8008e94:	b083      	sub	sp, #12
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ea2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ea6:	d101      	bne.n	8008eac <LL_ADC_IsCalibrationOnGoing+0x1a>
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e000      	b.n	8008eae <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008eac:	2300      	movs	r3, #0
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	370c      	adds	r7, #12
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr

08008eba <LL_ADC_REG_IsConversionOngoing>:
{
 8008eba:	b480      	push	{r7}
 8008ebc:	b083      	sub	sp, #12
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	f003 0304 	and.w	r3, r3, #4
 8008eca:	2b04      	cmp	r3, #4
 8008ecc:	d101      	bne.n	8008ed2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e000      	b.n	8008ed4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	370c      	adds	r7, #12
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8008eea:	2300      	movs	r3, #0
 8008eec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d101      	bne.n	8008efc <HAL_ADCEx_Calibration_Start+0x1c>
 8008ef8:	2302      	movs	r3, #2
 8008efa:	e04d      	b.n	8008f98 <HAL_ADCEx_Calibration_Start+0xb8>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f7ff fea5 	bl	8008c54 <ADC_Disable>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008f0e:	7bfb      	ldrb	r3, [r7, #15]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d136      	bne.n	8008f82 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f18:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008f1c:	f023 0302 	bic.w	r3, r3, #2
 8008f20:	f043 0202 	orr.w	r2, r3, #2
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	6839      	ldr	r1, [r7, #0]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f7ff ff96 	bl	8008e60 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008f34:	e014      	b.n	8008f60 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	3301      	adds	r3, #1
 8008f3a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	4a18      	ldr	r2, [pc, #96]	@ (8008fa0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d90d      	bls.n	8008f60 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f48:	f023 0312 	bic.w	r3, r3, #18
 8008f4c:	f043 0210 	orr.w	r2, r3, #16
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	e01b      	b.n	8008f98 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7ff ff94 	bl	8008e92 <LL_ADC_IsCalibrationOnGoing>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d1e2      	bne.n	8008f36 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f74:	f023 0303 	bic.w	r3, r3, #3
 8008f78:	f043 0201 	orr.w	r2, r3, #1
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008f80:	e005      	b.n	8008f8e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f86:	f043 0210 	orr.w	r2, r3, #16
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3710      	adds	r7, #16
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	0004de01 	.word	0x0004de01

08008fa4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8008fa4:	b590      	push	{r4, r7, lr}
 8008fa6:	b0a1      	sub	sp, #132	@ 0x84
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
 8008fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d101      	bne.n	8008fc2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008fbe:	2302      	movs	r3, #2
 8008fc0:	e0e7      	b.n	8009192 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8008fca:	2300      	movs	r3, #0
 8008fcc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8008fce:	2300      	movs	r3, #0
 8008fd0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008fda:	d102      	bne.n	8008fe2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008fdc:	4b6f      	ldr	r3, [pc, #444]	@ (800919c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008fde:	60bb      	str	r3, [r7, #8]
 8008fe0:	e009      	b.n	8008ff6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a6e      	ldr	r2, [pc, #440]	@ (80091a0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d102      	bne.n	8008ff2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8008fec:	4b6d      	ldr	r3, [pc, #436]	@ (80091a4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008fee:	60bb      	str	r3, [r7, #8]
 8008ff0:	e001      	b.n	8008ff6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d10b      	bne.n	8009014 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009000:	f043 0220 	orr.w	r2, r3, #32
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2200      	movs	r2, #0
 800900c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	e0be      	b.n	8009192 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	4618      	mov	r0, r3
 8009018:	f7ff ff4f 	bl	8008eba <LL_ADC_REG_IsConversionOngoing>
 800901c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4618      	mov	r0, r3
 8009024:	f7ff ff49 	bl	8008eba <LL_ADC_REG_IsConversionOngoing>
 8009028:	4603      	mov	r3, r0
 800902a:	2b00      	cmp	r3, #0
 800902c:	f040 80a0 	bne.w	8009170 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8009030:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009032:	2b00      	cmp	r3, #0
 8009034:	f040 809c 	bne.w	8009170 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009040:	d004      	beq.n	800904c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a55      	ldr	r2, [pc, #340]	@ (800919c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d101      	bne.n	8009050 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800904c:	4b56      	ldr	r3, [pc, #344]	@ (80091a8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800904e:	e000      	b.n	8009052 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8009050:	4b56      	ldr	r3, [pc, #344]	@ (80091ac <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8009052:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d04b      	beq.n	80090f4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800905c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800905e:	689b      	ldr	r3, [r3, #8]
 8009060:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	6859      	ldr	r1, [r3, #4]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800906e:	035b      	lsls	r3, r3, #13
 8009070:	430b      	orrs	r3, r1
 8009072:	431a      	orrs	r2, r3
 8009074:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009076:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009080:	d004      	beq.n	800908c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a45      	ldr	r2, [pc, #276]	@ (800919c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d10f      	bne.n	80090ac <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800908c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009090:	f7ff fed3 	bl	8008e3a <LL_ADC_IsEnabled>
 8009094:	4604      	mov	r4, r0
 8009096:	4841      	ldr	r0, [pc, #260]	@ (800919c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009098:	f7ff fecf 	bl	8008e3a <LL_ADC_IsEnabled>
 800909c:	4603      	mov	r3, r0
 800909e:	4323      	orrs	r3, r4
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	bf0c      	ite	eq
 80090a4:	2301      	moveq	r3, #1
 80090a6:	2300      	movne	r3, #0
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	e012      	b.n	80090d2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80090ac:	483c      	ldr	r0, [pc, #240]	@ (80091a0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80090ae:	f7ff fec4 	bl	8008e3a <LL_ADC_IsEnabled>
 80090b2:	4604      	mov	r4, r0
 80090b4:	483b      	ldr	r0, [pc, #236]	@ (80091a4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80090b6:	f7ff fec0 	bl	8008e3a <LL_ADC_IsEnabled>
 80090ba:	4603      	mov	r3, r0
 80090bc:	431c      	orrs	r4, r3
 80090be:	483c      	ldr	r0, [pc, #240]	@ (80091b0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80090c0:	f7ff febb 	bl	8008e3a <LL_ADC_IsEnabled>
 80090c4:	4603      	mov	r3, r0
 80090c6:	4323      	orrs	r3, r4
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	bf0c      	ite	eq
 80090cc:	2301      	moveq	r3, #1
 80090ce:	2300      	movne	r3, #0
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d056      	beq.n	8009184 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80090d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80090de:	f023 030f 	bic.w	r3, r3, #15
 80090e2:	683a      	ldr	r2, [r7, #0]
 80090e4:	6811      	ldr	r1, [r2, #0]
 80090e6:	683a      	ldr	r2, [r7, #0]
 80090e8:	6892      	ldr	r2, [r2, #8]
 80090ea:	430a      	orrs	r2, r1
 80090ec:	431a      	orrs	r2, r3
 80090ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090f0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80090f2:	e047      	b.n	8009184 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80090f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80090fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090fe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009108:	d004      	beq.n	8009114 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a23      	ldr	r2, [pc, #140]	@ (800919c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d10f      	bne.n	8009134 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8009114:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009118:	f7ff fe8f 	bl	8008e3a <LL_ADC_IsEnabled>
 800911c:	4604      	mov	r4, r0
 800911e:	481f      	ldr	r0, [pc, #124]	@ (800919c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009120:	f7ff fe8b 	bl	8008e3a <LL_ADC_IsEnabled>
 8009124:	4603      	mov	r3, r0
 8009126:	4323      	orrs	r3, r4
 8009128:	2b00      	cmp	r3, #0
 800912a:	bf0c      	ite	eq
 800912c:	2301      	moveq	r3, #1
 800912e:	2300      	movne	r3, #0
 8009130:	b2db      	uxtb	r3, r3
 8009132:	e012      	b.n	800915a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8009134:	481a      	ldr	r0, [pc, #104]	@ (80091a0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8009136:	f7ff fe80 	bl	8008e3a <LL_ADC_IsEnabled>
 800913a:	4604      	mov	r4, r0
 800913c:	4819      	ldr	r0, [pc, #100]	@ (80091a4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800913e:	f7ff fe7c 	bl	8008e3a <LL_ADC_IsEnabled>
 8009142:	4603      	mov	r3, r0
 8009144:	431c      	orrs	r4, r3
 8009146:	481a      	ldr	r0, [pc, #104]	@ (80091b0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8009148:	f7ff fe77 	bl	8008e3a <LL_ADC_IsEnabled>
 800914c:	4603      	mov	r3, r0
 800914e:	4323      	orrs	r3, r4
 8009150:	2b00      	cmp	r3, #0
 8009152:	bf0c      	ite	eq
 8009154:	2301      	moveq	r3, #1
 8009156:	2300      	movne	r3, #0
 8009158:	b2db      	uxtb	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	d012      	beq.n	8009184 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800915e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8009166:	f023 030f 	bic.w	r3, r3, #15
 800916a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800916c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800916e:	e009      	b.n	8009184 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009174:	f043 0220 	orr.w	r2, r3, #32
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800917c:	2301      	movs	r3, #1
 800917e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8009182:	e000      	b.n	8009186 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009184:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800918e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8009192:	4618      	mov	r0, r3
 8009194:	3784      	adds	r7, #132	@ 0x84
 8009196:	46bd      	mov	sp, r7
 8009198:	bd90      	pop	{r4, r7, pc}
 800919a:	bf00      	nop
 800919c:	50000100 	.word	0x50000100
 80091a0:	50000400 	.word	0x50000400
 80091a4:	50000500 	.word	0x50000500
 80091a8:	50000300 	.word	0x50000300
 80091ac:	50000700 	.word	0x50000700
 80091b0:	50000600 	.word	0x50000600

080091b4 <__NVIC_SetPriorityGrouping>:
{
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f003 0307 	and.w	r3, r3, #7
 80091c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80091c4:	4b0c      	ldr	r3, [pc, #48]	@ (80091f8 <__NVIC_SetPriorityGrouping+0x44>)
 80091c6:	68db      	ldr	r3, [r3, #12]
 80091c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80091ca:	68ba      	ldr	r2, [r7, #8]
 80091cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80091d0:	4013      	ands	r3, r2
 80091d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80091dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80091e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80091e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80091e6:	4a04      	ldr	r2, [pc, #16]	@ (80091f8 <__NVIC_SetPriorityGrouping+0x44>)
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	60d3      	str	r3, [r2, #12]
}
 80091ec:	bf00      	nop
 80091ee:	3714      	adds	r7, #20
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr
 80091f8:	e000ed00 	.word	0xe000ed00

080091fc <__NVIC_GetPriorityGrouping>:
{
 80091fc:	b480      	push	{r7}
 80091fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009200:	4b04      	ldr	r3, [pc, #16]	@ (8009214 <__NVIC_GetPriorityGrouping+0x18>)
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	0a1b      	lsrs	r3, r3, #8
 8009206:	f003 0307 	and.w	r3, r3, #7
}
 800920a:	4618      	mov	r0, r3
 800920c:	46bd      	mov	sp, r7
 800920e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009212:	4770      	bx	lr
 8009214:	e000ed00 	.word	0xe000ed00

08009218 <__NVIC_EnableIRQ>:
{
 8009218:	b480      	push	{r7}
 800921a:	b083      	sub	sp, #12
 800921c:	af00      	add	r7, sp, #0
 800921e:	4603      	mov	r3, r0
 8009220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009226:	2b00      	cmp	r3, #0
 8009228:	db0b      	blt.n	8009242 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800922a:	79fb      	ldrb	r3, [r7, #7]
 800922c:	f003 021f 	and.w	r2, r3, #31
 8009230:	4907      	ldr	r1, [pc, #28]	@ (8009250 <__NVIC_EnableIRQ+0x38>)
 8009232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009236:	095b      	lsrs	r3, r3, #5
 8009238:	2001      	movs	r0, #1
 800923a:	fa00 f202 	lsl.w	r2, r0, r2
 800923e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009242:	bf00      	nop
 8009244:	370c      	adds	r7, #12
 8009246:	46bd      	mov	sp, r7
 8009248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924c:	4770      	bx	lr
 800924e:	bf00      	nop
 8009250:	e000e100 	.word	0xe000e100

08009254 <__NVIC_SetPriority>:
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	4603      	mov	r3, r0
 800925c:	6039      	str	r1, [r7, #0]
 800925e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009264:	2b00      	cmp	r3, #0
 8009266:	db0a      	blt.n	800927e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	b2da      	uxtb	r2, r3
 800926c:	490c      	ldr	r1, [pc, #48]	@ (80092a0 <__NVIC_SetPriority+0x4c>)
 800926e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009272:	0112      	lsls	r2, r2, #4
 8009274:	b2d2      	uxtb	r2, r2
 8009276:	440b      	add	r3, r1
 8009278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800927c:	e00a      	b.n	8009294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	b2da      	uxtb	r2, r3
 8009282:	4908      	ldr	r1, [pc, #32]	@ (80092a4 <__NVIC_SetPriority+0x50>)
 8009284:	79fb      	ldrb	r3, [r7, #7]
 8009286:	f003 030f 	and.w	r3, r3, #15
 800928a:	3b04      	subs	r3, #4
 800928c:	0112      	lsls	r2, r2, #4
 800928e:	b2d2      	uxtb	r2, r2
 8009290:	440b      	add	r3, r1
 8009292:	761a      	strb	r2, [r3, #24]
}
 8009294:	bf00      	nop
 8009296:	370c      	adds	r7, #12
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr
 80092a0:	e000e100 	.word	0xe000e100
 80092a4:	e000ed00 	.word	0xe000ed00

080092a8 <NVIC_EncodePriority>:
{
 80092a8:	b480      	push	{r7}
 80092aa:	b089      	sub	sp, #36	@ 0x24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f003 0307 	and.w	r3, r3, #7
 80092ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80092bc:	69fb      	ldr	r3, [r7, #28]
 80092be:	f1c3 0307 	rsb	r3, r3, #7
 80092c2:	2b04      	cmp	r3, #4
 80092c4:	bf28      	it	cs
 80092c6:	2304      	movcs	r3, #4
 80092c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80092ca:	69fb      	ldr	r3, [r7, #28]
 80092cc:	3304      	adds	r3, #4
 80092ce:	2b06      	cmp	r3, #6
 80092d0:	d902      	bls.n	80092d8 <NVIC_EncodePriority+0x30>
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	3b03      	subs	r3, #3
 80092d6:	e000      	b.n	80092da <NVIC_EncodePriority+0x32>
 80092d8:	2300      	movs	r3, #0
 80092da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80092dc:	f04f 32ff 	mov.w	r2, #4294967295
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	fa02 f303 	lsl.w	r3, r2, r3
 80092e6:	43da      	mvns	r2, r3
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	401a      	ands	r2, r3
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80092f0:	f04f 31ff 	mov.w	r1, #4294967295
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	fa01 f303 	lsl.w	r3, r1, r3
 80092fa:	43d9      	mvns	r1, r3
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009300:	4313      	orrs	r3, r2
}
 8009302:	4618      	mov	r0, r3
 8009304:	3724      	adds	r7, #36	@ 0x24
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr
	...

08009310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b082      	sub	sp, #8
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	3b01      	subs	r3, #1
 800931c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009320:	d301      	bcc.n	8009326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009322:	2301      	movs	r3, #1
 8009324:	e00f      	b.n	8009346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009326:	4a0a      	ldr	r2, [pc, #40]	@ (8009350 <SysTick_Config+0x40>)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	3b01      	subs	r3, #1
 800932c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800932e:	210f      	movs	r1, #15
 8009330:	f04f 30ff 	mov.w	r0, #4294967295
 8009334:	f7ff ff8e 	bl	8009254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009338:	4b05      	ldr	r3, [pc, #20]	@ (8009350 <SysTick_Config+0x40>)
 800933a:	2200      	movs	r2, #0
 800933c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800933e:	4b04      	ldr	r3, [pc, #16]	@ (8009350 <SysTick_Config+0x40>)
 8009340:	2207      	movs	r2, #7
 8009342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009344:	2300      	movs	r3, #0
}
 8009346:	4618      	mov	r0, r3
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop
 8009350:	e000e010 	.word	0xe000e010

08009354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f7ff ff29 	bl	80091b4 <__NVIC_SetPriorityGrouping>
}
 8009362:	bf00      	nop
 8009364:	3708      	adds	r7, #8
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b086      	sub	sp, #24
 800936e:	af00      	add	r7, sp, #0
 8009370:	4603      	mov	r3, r0
 8009372:	60b9      	str	r1, [r7, #8]
 8009374:	607a      	str	r2, [r7, #4]
 8009376:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009378:	f7ff ff40 	bl	80091fc <__NVIC_GetPriorityGrouping>
 800937c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800937e:	687a      	ldr	r2, [r7, #4]
 8009380:	68b9      	ldr	r1, [r7, #8]
 8009382:	6978      	ldr	r0, [r7, #20]
 8009384:	f7ff ff90 	bl	80092a8 <NVIC_EncodePriority>
 8009388:	4602      	mov	r2, r0
 800938a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800938e:	4611      	mov	r1, r2
 8009390:	4618      	mov	r0, r3
 8009392:	f7ff ff5f 	bl	8009254 <__NVIC_SetPriority>
}
 8009396:	bf00      	nop
 8009398:	3718      	adds	r7, #24
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b082      	sub	sp, #8
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	4603      	mov	r3, r0
 80093a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80093a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80093ac:	4618      	mov	r0, r3
 80093ae:	f7ff ff33 	bl	8009218 <__NVIC_EnableIRQ>
}
 80093b2:	bf00      	nop
 80093b4:	3708      	adds	r7, #8
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}

080093ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80093ba:	b580      	push	{r7, lr}
 80093bc:	b082      	sub	sp, #8
 80093be:	af00      	add	r7, sp, #0
 80093c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7ff ffa4 	bl	8009310 <SysTick_Config>
 80093c8:	4603      	mov	r3, r0
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3708      	adds	r7, #8
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
	...

080093d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d101      	bne.n	80093e6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80093e2:	2301      	movs	r3, #1
 80093e4:	e08d      	b.n	8009502 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	461a      	mov	r2, r3
 80093ec:	4b47      	ldr	r3, [pc, #284]	@ (800950c <HAL_DMA_Init+0x138>)
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d80f      	bhi.n	8009412 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	461a      	mov	r2, r3
 80093f8:	4b45      	ldr	r3, [pc, #276]	@ (8009510 <HAL_DMA_Init+0x13c>)
 80093fa:	4413      	add	r3, r2
 80093fc:	4a45      	ldr	r2, [pc, #276]	@ (8009514 <HAL_DMA_Init+0x140>)
 80093fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009402:	091b      	lsrs	r3, r3, #4
 8009404:	009a      	lsls	r2, r3, #2
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a42      	ldr	r2, [pc, #264]	@ (8009518 <HAL_DMA_Init+0x144>)
 800940e:	641a      	str	r2, [r3, #64]	@ 0x40
 8009410:	e00e      	b.n	8009430 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	461a      	mov	r2, r3
 8009418:	4b40      	ldr	r3, [pc, #256]	@ (800951c <HAL_DMA_Init+0x148>)
 800941a:	4413      	add	r3, r2
 800941c:	4a3d      	ldr	r2, [pc, #244]	@ (8009514 <HAL_DMA_Init+0x140>)
 800941e:	fba2 2303 	umull	r2, r3, r2, r3
 8009422:	091b      	lsrs	r3, r3, #4
 8009424:	009a      	lsls	r2, r3, #2
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	4a3c      	ldr	r2, [pc, #240]	@ (8009520 <HAL_DMA_Init+0x14c>)
 800942e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2202      	movs	r2, #2
 8009434:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800944a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009454:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009460:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	699b      	ldr	r3, [r3, #24]
 8009466:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800946c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6a1b      	ldr	r3, [r3, #32]
 8009472:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009474:	68fa      	ldr	r2, [r7, #12]
 8009476:	4313      	orrs	r3, r2
 8009478:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 fa76 	bl	8009974 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009490:	d102      	bne.n	8009498 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	685a      	ldr	r2, [r3, #4]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094a0:	b2d2      	uxtb	r2, r2
 80094a2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094a8:	687a      	ldr	r2, [r7, #4]
 80094aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80094ac:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d010      	beq.n	80094d8 <HAL_DMA_Init+0x104>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	2b04      	cmp	r3, #4
 80094bc:	d80c      	bhi.n	80094d8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 fa96 	bl	80099f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094c8:	2200      	movs	r2, #0
 80094ca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80094d4:	605a      	str	r2, [r3, #4]
 80094d6:	e008      	b.n	80094ea <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2200      	movs	r2, #0
 80094e2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2201      	movs	r2, #1
 80094f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009500:	2300      	movs	r3, #0
}
 8009502:	4618      	mov	r0, r3
 8009504:	3710      	adds	r7, #16
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	40020407 	.word	0x40020407
 8009510:	bffdfff8 	.word	0xbffdfff8
 8009514:	cccccccd 	.word	0xcccccccd
 8009518:	40020000 	.word	0x40020000
 800951c:	bffdfbf8 	.word	0xbffdfbf8
 8009520:	40020400 	.word	0x40020400

08009524 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b086      	sub	sp, #24
 8009528:	af00      	add	r7, sp, #0
 800952a:	60f8      	str	r0, [r7, #12]
 800952c:	60b9      	str	r1, [r7, #8]
 800952e:	607a      	str	r2, [r7, #4]
 8009530:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009532:	2300      	movs	r3, #0
 8009534:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800953c:	2b01      	cmp	r3, #1
 800953e:	d101      	bne.n	8009544 <HAL_DMA_Start_IT+0x20>
 8009540:	2302      	movs	r3, #2
 8009542:	e066      	b.n	8009612 <HAL_DMA_Start_IT+0xee>
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2201      	movs	r2, #1
 8009548:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009552:	b2db      	uxtb	r3, r3
 8009554:	2b01      	cmp	r3, #1
 8009556:	d155      	bne.n	8009604 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2202      	movs	r2, #2
 800955c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2200      	movs	r2, #0
 8009564:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f022 0201 	bic.w	r2, r2, #1
 8009574:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	68b9      	ldr	r1, [r7, #8]
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f000 f9bb 	bl	80098f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009586:	2b00      	cmp	r3, #0
 8009588:	d008      	beq.n	800959c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f042 020e 	orr.w	r2, r2, #14
 8009598:	601a      	str	r2, [r3, #0]
 800959a:	e00f      	b.n	80095bc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f022 0204 	bic.w	r2, r2, #4
 80095aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f042 020a 	orr.w	r2, r2, #10
 80095ba:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d007      	beq.n	80095da <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095ce:	681a      	ldr	r2, [r3, #0]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80095d8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d007      	beq.n	80095f2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80095f0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	681a      	ldr	r2, [r3, #0]
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f042 0201 	orr.w	r2, r2, #1
 8009600:	601a      	str	r2, [r3, #0]
 8009602:	e005      	b.n	8009610 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2200      	movs	r2, #0
 8009608:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800960c:	2302      	movs	r3, #2
 800960e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009610:	7dfb      	ldrb	r3, [r7, #23]
}
 8009612:	4618      	mov	r0, r3
 8009614:	3718      	adds	r7, #24
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}

0800961a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800961a:	b480      	push	{r7}
 800961c:	b085      	sub	sp, #20
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009622:	2300      	movs	r3, #0
 8009624:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b02      	cmp	r3, #2
 8009630:	d005      	beq.n	800963e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2204      	movs	r2, #4
 8009636:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8009638:	2301      	movs	r3, #1
 800963a:	73fb      	strb	r3, [r7, #15]
 800963c:	e037      	b.n	80096ae <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681a      	ldr	r2, [r3, #0]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f022 020e 	bic.w	r2, r2, #14
 800964c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009658:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800965c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f022 0201 	bic.w	r2, r2, #1
 800966c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009672:	f003 021f 	and.w	r2, r3, #31
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800967a:	2101      	movs	r1, #1
 800967c:	fa01 f202 	lsl.w	r2, r1, r2
 8009680:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800968a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009690:	2b00      	cmp	r3, #0
 8009692:	d00c      	beq.n	80096ae <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009698:	681a      	ldr	r2, [r3, #0]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800969e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80096a2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80096ac:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2201      	movs	r2, #1
 80096b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2200      	movs	r2, #0
 80096ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80096be:	7bfb      	ldrb	r3, [r7, #15]
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3714      	adds	r7, #20
 80096c4:	46bd      	mov	sp, r7
 80096c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ca:	4770      	bx	lr

080096cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b084      	sub	sp, #16
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096d4:	2300      	movs	r3, #0
 80096d6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	2b02      	cmp	r3, #2
 80096e2:	d00d      	beq.n	8009700 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2204      	movs	r2, #4
 80096e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80096fa:	2301      	movs	r3, #1
 80096fc:	73fb      	strb	r3, [r7, #15]
 80096fe:	e047      	b.n	8009790 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f022 020e 	bic.w	r2, r2, #14
 800970e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	681a      	ldr	r2, [r3, #0]
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f022 0201 	bic.w	r2, r2, #1
 800971e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800972a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800972e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009734:	f003 021f 	and.w	r2, r3, #31
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800973c:	2101      	movs	r1, #1
 800973e:	fa01 f202 	lsl.w	r2, r1, r2
 8009742:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800974c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009752:	2b00      	cmp	r3, #0
 8009754:	d00c      	beq.n	8009770 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009760:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009764:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800976e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009784:	2b00      	cmp	r3, #0
 8009786:	d003      	beq.n	8009790 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	4798      	blx	r3
    }
  }
  return status;
 8009790:	7bfb      	ldrb	r3, [r7, #15]
}
 8009792:	4618      	mov	r0, r3
 8009794:	3710      	adds	r7, #16
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}

0800979a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800979a:	b580      	push	{r7, lr}
 800979c:	b084      	sub	sp, #16
 800979e:	af00      	add	r7, sp, #0
 80097a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097b6:	f003 031f 	and.w	r3, r3, #31
 80097ba:	2204      	movs	r2, #4
 80097bc:	409a      	lsls	r2, r3
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	4013      	ands	r3, r2
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d026      	beq.n	8009814 <HAL_DMA_IRQHandler+0x7a>
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	f003 0304 	and.w	r3, r3, #4
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d021      	beq.n	8009814 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f003 0320 	and.w	r3, r3, #32
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d107      	bne.n	80097ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	681a      	ldr	r2, [r3, #0]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f022 0204 	bic.w	r2, r2, #4
 80097ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097f2:	f003 021f 	and.w	r2, r3, #31
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097fa:	2104      	movs	r1, #4
 80097fc:	fa01 f202 	lsl.w	r2, r1, r2
 8009800:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009806:	2b00      	cmp	r3, #0
 8009808:	d071      	beq.n	80098ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009812:	e06c      	b.n	80098ee <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009818:	f003 031f 	and.w	r3, r3, #31
 800981c:	2202      	movs	r2, #2
 800981e:	409a      	lsls	r2, r3
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	4013      	ands	r3, r2
 8009824:	2b00      	cmp	r3, #0
 8009826:	d02e      	beq.n	8009886 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	f003 0302 	and.w	r3, r3, #2
 800982e:	2b00      	cmp	r3, #0
 8009830:	d029      	beq.n	8009886 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f003 0320 	and.w	r3, r3, #32
 800983c:	2b00      	cmp	r3, #0
 800983e:	d10b      	bne.n	8009858 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f022 020a 	bic.w	r2, r2, #10
 800984e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2201      	movs	r2, #1
 8009854:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800985c:	f003 021f 	and.w	r2, r3, #31
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009864:	2102      	movs	r1, #2
 8009866:	fa01 f202 	lsl.w	r2, r1, r2
 800986a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009878:	2b00      	cmp	r3, #0
 800987a:	d038      	beq.n	80098ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009884:	e033      	b.n	80098ee <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800988a:	f003 031f 	and.w	r3, r3, #31
 800988e:	2208      	movs	r2, #8
 8009890:	409a      	lsls	r2, r3
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	4013      	ands	r3, r2
 8009896:	2b00      	cmp	r3, #0
 8009898:	d02a      	beq.n	80098f0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	f003 0308 	and.w	r3, r3, #8
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d025      	beq.n	80098f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f022 020e 	bic.w	r2, r2, #14
 80098b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098b8:	f003 021f 	and.w	r2, r3, #31
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098c0:	2101      	movs	r1, #1
 80098c2:	fa01 f202 	lsl.w	r2, r1, r2
 80098c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2201      	movs	r2, #1
 80098d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2200      	movs	r2, #0
 80098da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d004      	beq.n	80098f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80098ee:	bf00      	nop
 80098f0:	bf00      	nop
}
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b085      	sub	sp, #20
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	607a      	str	r2, [r7, #4]
 8009904:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800990a:	68fa      	ldr	r2, [r7, #12]
 800990c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800990e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009914:	2b00      	cmp	r3, #0
 8009916:	d004      	beq.n	8009922 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009920:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009926:	f003 021f 	and.w	r2, r3, #31
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800992e:	2101      	movs	r1, #1
 8009930:	fa01 f202 	lsl.w	r2, r1, r2
 8009934:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	683a      	ldr	r2, [r7, #0]
 800993c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	2b10      	cmp	r3, #16
 8009944:	d108      	bne.n	8009958 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	68ba      	ldr	r2, [r7, #8]
 8009954:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009956:	e007      	b.n	8009968 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	68ba      	ldr	r2, [r7, #8]
 800995e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	60da      	str	r2, [r3, #12]
}
 8009968:	bf00      	nop
 800996a:	3714      	adds	r7, #20
 800996c:	46bd      	mov	sp, r7
 800996e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009972:	4770      	bx	lr

08009974 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009974:	b480      	push	{r7}
 8009976:	b087      	sub	sp, #28
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	461a      	mov	r2, r3
 8009982:	4b16      	ldr	r3, [pc, #88]	@ (80099dc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009984:	429a      	cmp	r2, r3
 8009986:	d802      	bhi.n	800998e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009988:	4b15      	ldr	r3, [pc, #84]	@ (80099e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800998a:	617b      	str	r3, [r7, #20]
 800998c:	e001      	b.n	8009992 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800998e:	4b15      	ldr	r3, [pc, #84]	@ (80099e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009990:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	b2db      	uxtb	r3, r3
 800999c:	3b08      	subs	r3, #8
 800999e:	4a12      	ldr	r2, [pc, #72]	@ (80099e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80099a0:	fba2 2303 	umull	r2, r3, r2, r3
 80099a4:	091b      	lsrs	r3, r3, #4
 80099a6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099ac:	089b      	lsrs	r3, r3, #2
 80099ae:	009a      	lsls	r2, r3, #2
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	4413      	add	r3, r2
 80099b4:	461a      	mov	r2, r3
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	4a0b      	ldr	r2, [pc, #44]	@ (80099ec <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80099be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f003 031f 	and.w	r3, r3, #31
 80099c6:	2201      	movs	r2, #1
 80099c8:	409a      	lsls	r2, r3
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80099ce:	bf00      	nop
 80099d0:	371c      	adds	r7, #28
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr
 80099da:	bf00      	nop
 80099dc:	40020407 	.word	0x40020407
 80099e0:	40020800 	.word	0x40020800
 80099e4:	40020820 	.word	0x40020820
 80099e8:	cccccccd 	.word	0xcccccccd
 80099ec:	40020880 	.word	0x40020880

080099f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b085      	sub	sp, #20
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009a00:	68fa      	ldr	r2, [r7, #12]
 8009a02:	4b0b      	ldr	r3, [pc, #44]	@ (8009a30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009a04:	4413      	add	r3, r2
 8009a06:	009b      	lsls	r3, r3, #2
 8009a08:	461a      	mov	r2, r3
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	4a08      	ldr	r2, [pc, #32]	@ (8009a34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009a12:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	f003 031f 	and.w	r3, r3, #31
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	409a      	lsls	r2, r3
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8009a24:	bf00      	nop
 8009a26:	3714      	adds	r7, #20
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2e:	4770      	bx	lr
 8009a30:	1000823f 	.word	0x1000823f
 8009a34:	40020940 	.word	0x40020940

08009a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b087      	sub	sp, #28
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009a42:	2300      	movs	r3, #0
 8009a44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009a46:	e15a      	b.n	8009cfe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	681a      	ldr	r2, [r3, #0]
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	fa01 f303 	lsl.w	r3, r1, r3
 8009a54:	4013      	ands	r3, r2
 8009a56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	f000 814c 	beq.w	8009cf8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	685b      	ldr	r3, [r3, #4]
 8009a64:	f003 0303 	and.w	r3, r3, #3
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d005      	beq.n	8009a78 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009a74:	2b02      	cmp	r3, #2
 8009a76:	d130      	bne.n	8009ada <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	005b      	lsls	r3, r3, #1
 8009a82:	2203      	movs	r2, #3
 8009a84:	fa02 f303 	lsl.w	r3, r2, r3
 8009a88:	43db      	mvns	r3, r3
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	68da      	ldr	r2, [r3, #12]
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	005b      	lsls	r3, r3, #1
 8009a98:	fa02 f303 	lsl.w	r3, r2, r3
 8009a9c:	693a      	ldr	r2, [r7, #16]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	693a      	ldr	r2, [r7, #16]
 8009aa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009aae:	2201      	movs	r2, #1
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ab6:	43db      	mvns	r3, r3
 8009ab8:	693a      	ldr	r2, [r7, #16]
 8009aba:	4013      	ands	r3, r2
 8009abc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	091b      	lsrs	r3, r3, #4
 8009ac4:	f003 0201 	and.w	r2, r3, #1
 8009ac8:	697b      	ldr	r3, [r7, #20]
 8009aca:	fa02 f303 	lsl.w	r3, r2, r3
 8009ace:	693a      	ldr	r2, [r7, #16]
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	693a      	ldr	r2, [r7, #16]
 8009ad8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	f003 0303 	and.w	r3, r3, #3
 8009ae2:	2b03      	cmp	r3, #3
 8009ae4:	d017      	beq.n	8009b16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	005b      	lsls	r3, r3, #1
 8009af0:	2203      	movs	r2, #3
 8009af2:	fa02 f303 	lsl.w	r3, r2, r3
 8009af6:	43db      	mvns	r3, r3
 8009af8:	693a      	ldr	r2, [r7, #16]
 8009afa:	4013      	ands	r3, r2
 8009afc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	689a      	ldr	r2, [r3, #8]
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	005b      	lsls	r3, r3, #1
 8009b06:	fa02 f303 	lsl.w	r3, r2, r3
 8009b0a:	693a      	ldr	r2, [r7, #16]
 8009b0c:	4313      	orrs	r3, r2
 8009b0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	693a      	ldr	r2, [r7, #16]
 8009b14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	685b      	ldr	r3, [r3, #4]
 8009b1a:	f003 0303 	and.w	r3, r3, #3
 8009b1e:	2b02      	cmp	r3, #2
 8009b20:	d123      	bne.n	8009b6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	08da      	lsrs	r2, r3, #3
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	3208      	adds	r2, #8
 8009b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	f003 0307 	and.w	r3, r3, #7
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	220f      	movs	r2, #15
 8009b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8009b3e:	43db      	mvns	r3, r3
 8009b40:	693a      	ldr	r2, [r7, #16]
 8009b42:	4013      	ands	r3, r2
 8009b44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	691a      	ldr	r2, [r3, #16]
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	f003 0307 	and.w	r3, r3, #7
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	fa02 f303 	lsl.w	r3, r2, r3
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	08da      	lsrs	r2, r3, #3
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	3208      	adds	r2, #8
 8009b64:	6939      	ldr	r1, [r7, #16]
 8009b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	005b      	lsls	r3, r3, #1
 8009b74:	2203      	movs	r2, #3
 8009b76:	fa02 f303 	lsl.w	r3, r2, r3
 8009b7a:	43db      	mvns	r3, r3
 8009b7c:	693a      	ldr	r2, [r7, #16]
 8009b7e:	4013      	ands	r3, r2
 8009b80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	685b      	ldr	r3, [r3, #4]
 8009b86:	f003 0203 	and.w	r2, r3, #3
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	005b      	lsls	r3, r3, #1
 8009b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8009b92:	693a      	ldr	r2, [r7, #16]
 8009b94:	4313      	orrs	r3, r2
 8009b96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	693a      	ldr	r2, [r7, #16]
 8009b9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	f000 80a6 	beq.w	8009cf8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009bac:	4b5b      	ldr	r3, [pc, #364]	@ (8009d1c <HAL_GPIO_Init+0x2e4>)
 8009bae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bb0:	4a5a      	ldr	r2, [pc, #360]	@ (8009d1c <HAL_GPIO_Init+0x2e4>)
 8009bb2:	f043 0301 	orr.w	r3, r3, #1
 8009bb6:	6613      	str	r3, [r2, #96]	@ 0x60
 8009bb8:	4b58      	ldr	r3, [pc, #352]	@ (8009d1c <HAL_GPIO_Init+0x2e4>)
 8009bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bbc:	f003 0301 	and.w	r3, r3, #1
 8009bc0:	60bb      	str	r3, [r7, #8]
 8009bc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009bc4:	4a56      	ldr	r2, [pc, #344]	@ (8009d20 <HAL_GPIO_Init+0x2e8>)
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	089b      	lsrs	r3, r3, #2
 8009bca:	3302      	adds	r3, #2
 8009bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	f003 0303 	and.w	r3, r3, #3
 8009bd8:	009b      	lsls	r3, r3, #2
 8009bda:	220f      	movs	r2, #15
 8009bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8009be0:	43db      	mvns	r3, r3
 8009be2:	693a      	ldr	r2, [r7, #16]
 8009be4:	4013      	ands	r3, r2
 8009be6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8009bee:	d01f      	beq.n	8009c30 <HAL_GPIO_Init+0x1f8>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	4a4c      	ldr	r2, [pc, #304]	@ (8009d24 <HAL_GPIO_Init+0x2ec>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d019      	beq.n	8009c2c <HAL_GPIO_Init+0x1f4>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	4a4b      	ldr	r2, [pc, #300]	@ (8009d28 <HAL_GPIO_Init+0x2f0>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d013      	beq.n	8009c28 <HAL_GPIO_Init+0x1f0>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	4a4a      	ldr	r2, [pc, #296]	@ (8009d2c <HAL_GPIO_Init+0x2f4>)
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d00d      	beq.n	8009c24 <HAL_GPIO_Init+0x1ec>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	4a49      	ldr	r2, [pc, #292]	@ (8009d30 <HAL_GPIO_Init+0x2f8>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d007      	beq.n	8009c20 <HAL_GPIO_Init+0x1e8>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	4a48      	ldr	r2, [pc, #288]	@ (8009d34 <HAL_GPIO_Init+0x2fc>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d101      	bne.n	8009c1c <HAL_GPIO_Init+0x1e4>
 8009c18:	2305      	movs	r3, #5
 8009c1a:	e00a      	b.n	8009c32 <HAL_GPIO_Init+0x1fa>
 8009c1c:	2306      	movs	r3, #6
 8009c1e:	e008      	b.n	8009c32 <HAL_GPIO_Init+0x1fa>
 8009c20:	2304      	movs	r3, #4
 8009c22:	e006      	b.n	8009c32 <HAL_GPIO_Init+0x1fa>
 8009c24:	2303      	movs	r3, #3
 8009c26:	e004      	b.n	8009c32 <HAL_GPIO_Init+0x1fa>
 8009c28:	2302      	movs	r3, #2
 8009c2a:	e002      	b.n	8009c32 <HAL_GPIO_Init+0x1fa>
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	e000      	b.n	8009c32 <HAL_GPIO_Init+0x1fa>
 8009c30:	2300      	movs	r3, #0
 8009c32:	697a      	ldr	r2, [r7, #20]
 8009c34:	f002 0203 	and.w	r2, r2, #3
 8009c38:	0092      	lsls	r2, r2, #2
 8009c3a:	4093      	lsls	r3, r2
 8009c3c:	693a      	ldr	r2, [r7, #16]
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009c42:	4937      	ldr	r1, [pc, #220]	@ (8009d20 <HAL_GPIO_Init+0x2e8>)
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	089b      	lsrs	r3, r3, #2
 8009c48:	3302      	adds	r3, #2
 8009c4a:	693a      	ldr	r2, [r7, #16]
 8009c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009c50:	4b39      	ldr	r3, [pc, #228]	@ (8009d38 <HAL_GPIO_Init+0x300>)
 8009c52:	689b      	ldr	r3, [r3, #8]
 8009c54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	43db      	mvns	r3, r3
 8009c5a:	693a      	ldr	r2, [r7, #16]
 8009c5c:	4013      	ands	r3, r2
 8009c5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d003      	beq.n	8009c74 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8009c6c:	693a      	ldr	r2, [r7, #16]
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	4313      	orrs	r3, r2
 8009c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009c74:	4a30      	ldr	r2, [pc, #192]	@ (8009d38 <HAL_GPIO_Init+0x300>)
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8009d38 <HAL_GPIO_Init+0x300>)
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	43db      	mvns	r3, r3
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	4013      	ands	r3, r2
 8009c88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d003      	beq.n	8009c9e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8009c96:	693a      	ldr	r2, [r7, #16]
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009c9e:	4a26      	ldr	r2, [pc, #152]	@ (8009d38 <HAL_GPIO_Init+0x300>)
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009ca4:	4b24      	ldr	r3, [pc, #144]	@ (8009d38 <HAL_GPIO_Init+0x300>)
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	43db      	mvns	r3, r3
 8009cae:	693a      	ldr	r2, [r7, #16]
 8009cb0:	4013      	ands	r3, r2
 8009cb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d003      	beq.n	8009cc8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8009cc0:	693a      	ldr	r2, [r7, #16]
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009cc8:	4a1b      	ldr	r2, [pc, #108]	@ (8009d38 <HAL_GPIO_Init+0x300>)
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009cce:	4b1a      	ldr	r3, [pc, #104]	@ (8009d38 <HAL_GPIO_Init+0x300>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	43db      	mvns	r3, r3
 8009cd8:	693a      	ldr	r2, [r7, #16]
 8009cda:	4013      	ands	r3, r2
 8009cdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d003      	beq.n	8009cf2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8009cea:	693a      	ldr	r2, [r7, #16]
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009cf2:	4a11      	ldr	r2, [pc, #68]	@ (8009d38 <HAL_GPIO_Init+0x300>)
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	3301      	adds	r3, #1
 8009cfc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	fa22 f303 	lsr.w	r3, r2, r3
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	f47f ae9d 	bne.w	8009a48 <HAL_GPIO_Init+0x10>
  }
}
 8009d0e:	bf00      	nop
 8009d10:	bf00      	nop
 8009d12:	371c      	adds	r7, #28
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr
 8009d1c:	40021000 	.word	0x40021000
 8009d20:	40010000 	.word	0x40010000
 8009d24:	48000400 	.word	0x48000400
 8009d28:	48000800 	.word	0x48000800
 8009d2c:	48000c00 	.word	0x48000c00
 8009d30:	48001000 	.word	0x48001000
 8009d34:	48001400 	.word	0x48001400
 8009d38:	40010400 	.word	0x40010400

08009d3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b085      	sub	sp, #20
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	460b      	mov	r3, r1
 8009d46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	691a      	ldr	r2, [r3, #16]
 8009d4c:	887b      	ldrh	r3, [r7, #2]
 8009d4e:	4013      	ands	r3, r2
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d002      	beq.n	8009d5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009d54:	2301      	movs	r3, #1
 8009d56:	73fb      	strb	r3, [r7, #15]
 8009d58:	e001      	b.n	8009d5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3714      	adds	r7, #20
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b083      	sub	sp, #12
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	460b      	mov	r3, r1
 8009d76:	807b      	strh	r3, [r7, #2]
 8009d78:	4613      	mov	r3, r2
 8009d7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009d7c:	787b      	ldrb	r3, [r7, #1]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d003      	beq.n	8009d8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009d82:	887a      	ldrh	r2, [r7, #2]
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009d88:	e002      	b.n	8009d90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009d8a:	887a      	ldrh	r2, [r7, #2]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009d90:	bf00      	nop
 8009d92:	370c      	adds	r7, #12
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b082      	sub	sp, #8
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	4603      	mov	r3, r0
 8009da4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009da6:	4b08      	ldr	r3, [pc, #32]	@ (8009dc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009da8:	695a      	ldr	r2, [r3, #20]
 8009daa:	88fb      	ldrh	r3, [r7, #6]
 8009dac:	4013      	ands	r3, r2
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d006      	beq.n	8009dc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009db2:	4a05      	ldr	r2, [pc, #20]	@ (8009dc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009db4:	88fb      	ldrh	r3, [r7, #6]
 8009db6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009db8:	88fb      	ldrh	r3, [r7, #6]
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f7fb fe4a 	bl	8005a54 <HAL_GPIO_EXTI_Callback>
  }
}
 8009dc0:	bf00      	nop
 8009dc2:	3708      	adds	r7, #8
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	40010400 	.word	0x40010400

08009dcc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b085      	sub	sp, #20
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d141      	bne.n	8009e5e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009dda:	4b4b      	ldr	r3, [pc, #300]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009de2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009de6:	d131      	bne.n	8009e4c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009de8:	4b47      	ldr	r3, [pc, #284]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dee:	4a46      	ldr	r2, [pc, #280]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009df0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009df4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009df8:	4b43      	ldr	r3, [pc, #268]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009e00:	4a41      	ldr	r2, [pc, #260]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009e06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009e08:	4b40      	ldr	r3, [pc, #256]	@ (8009f0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2232      	movs	r2, #50	@ 0x32
 8009e0e:	fb02 f303 	mul.w	r3, r2, r3
 8009e12:	4a3f      	ldr	r2, [pc, #252]	@ (8009f10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009e14:	fba2 2303 	umull	r2, r3, r2, r3
 8009e18:	0c9b      	lsrs	r3, r3, #18
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009e1e:	e002      	b.n	8009e26 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	3b01      	subs	r3, #1
 8009e24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009e26:	4b38      	ldr	r3, [pc, #224]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e28:	695b      	ldr	r3, [r3, #20]
 8009e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e32:	d102      	bne.n	8009e3a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d1f2      	bne.n	8009e20 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009e3a:	4b33      	ldr	r3, [pc, #204]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e3c:	695b      	ldr	r3, [r3, #20]
 8009e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e46:	d158      	bne.n	8009efa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009e48:	2303      	movs	r3, #3
 8009e4a:	e057      	b.n	8009efc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009e4c:	4b2e      	ldr	r3, [pc, #184]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e52:	4a2d      	ldr	r2, [pc, #180]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009e5c:	e04d      	b.n	8009efa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e64:	d141      	bne.n	8009eea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009e66:	4b28      	ldr	r3, [pc, #160]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009e6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e72:	d131      	bne.n	8009ed8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009e74:	4b24      	ldr	r3, [pc, #144]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e7a:	4a23      	ldr	r2, [pc, #140]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009e84:	4b20      	ldr	r3, [pc, #128]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009e92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009e94:	4b1d      	ldr	r3, [pc, #116]	@ (8009f0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2232      	movs	r2, #50	@ 0x32
 8009e9a:	fb02 f303 	mul.w	r3, r2, r3
 8009e9e:	4a1c      	ldr	r2, [pc, #112]	@ (8009f10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ea4:	0c9b      	lsrs	r3, r3, #18
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009eaa:	e002      	b.n	8009eb2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	3b01      	subs	r3, #1
 8009eb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009eb2:	4b15      	ldr	r3, [pc, #84]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009eb4:	695b      	ldr	r3, [r3, #20]
 8009eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009eba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ebe:	d102      	bne.n	8009ec6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d1f2      	bne.n	8009eac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009ec6:	4b10      	ldr	r3, [pc, #64]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ec8:	695b      	ldr	r3, [r3, #20]
 8009eca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ed2:	d112      	bne.n	8009efa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	e011      	b.n	8009efc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ede:	4a0a      	ldr	r2, [pc, #40]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ee4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009ee8:	e007      	b.n	8009efa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009eea:	4b07      	ldr	r3, [pc, #28]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009ef2:	4a05      	ldr	r2, [pc, #20]	@ (8009f08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ef4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009ef8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009efa:	2300      	movs	r3, #0
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3714      	adds	r7, #20
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr
 8009f08:	40007000 	.word	0x40007000
 8009f0c:	200000fc 	.word	0x200000fc
 8009f10:	431bde83 	.word	0x431bde83

08009f14 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009f14:	b480      	push	{r7}
 8009f16:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009f18:	4b05      	ldr	r3, [pc, #20]	@ (8009f30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	4a04      	ldr	r2, [pc, #16]	@ (8009f30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009f1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009f22:	6093      	str	r3, [r2, #8]
}
 8009f24:	bf00      	nop
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr
 8009f2e:	bf00      	nop
 8009f30:	40007000 	.word	0x40007000

08009f34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b088      	sub	sp, #32
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d101      	bne.n	8009f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	e2fe      	b.n	800a544 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f003 0301 	and.w	r3, r3, #1
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d075      	beq.n	800a03e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f52:	4b97      	ldr	r3, [pc, #604]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	f003 030c 	and.w	r3, r3, #12
 8009f5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009f5c:	4b94      	ldr	r3, [pc, #592]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	f003 0303 	and.w	r3, r3, #3
 8009f64:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009f66:	69bb      	ldr	r3, [r7, #24]
 8009f68:	2b0c      	cmp	r3, #12
 8009f6a:	d102      	bne.n	8009f72 <HAL_RCC_OscConfig+0x3e>
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	2b03      	cmp	r3, #3
 8009f70:	d002      	beq.n	8009f78 <HAL_RCC_OscConfig+0x44>
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	2b08      	cmp	r3, #8
 8009f76:	d10b      	bne.n	8009f90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f78:	4b8d      	ldr	r3, [pc, #564]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d05b      	beq.n	800a03c <HAL_RCC_OscConfig+0x108>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d157      	bne.n	800a03c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	e2d9      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f98:	d106      	bne.n	8009fa8 <HAL_RCC_OscConfig+0x74>
 8009f9a:	4b85      	ldr	r3, [pc, #532]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a84      	ldr	r2, [pc, #528]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fa4:	6013      	str	r3, [r2, #0]
 8009fa6:	e01d      	b.n	8009fe4 <HAL_RCC_OscConfig+0xb0>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	685b      	ldr	r3, [r3, #4]
 8009fac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009fb0:	d10c      	bne.n	8009fcc <HAL_RCC_OscConfig+0x98>
 8009fb2:	4b7f      	ldr	r3, [pc, #508]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	4a7e      	ldr	r2, [pc, #504]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009fbc:	6013      	str	r3, [r2, #0]
 8009fbe:	4b7c      	ldr	r3, [pc, #496]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a7b      	ldr	r2, [pc, #492]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fc8:	6013      	str	r3, [r2, #0]
 8009fca:	e00b      	b.n	8009fe4 <HAL_RCC_OscConfig+0xb0>
 8009fcc:	4b78      	ldr	r3, [pc, #480]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a77      	ldr	r2, [pc, #476]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fd6:	6013      	str	r3, [r2, #0]
 8009fd8:	4b75      	ldr	r3, [pc, #468]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4a74      	ldr	r2, [pc, #464]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 8009fde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009fe2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d013      	beq.n	800a014 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fec:	f7fd fc5e 	bl	80078ac <HAL_GetTick>
 8009ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009ff2:	e008      	b.n	800a006 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009ff4:	f7fd fc5a 	bl	80078ac <HAL_GetTick>
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	1ad3      	subs	r3, r2, r3
 8009ffe:	2b64      	cmp	r3, #100	@ 0x64
 800a000:	d901      	bls.n	800a006 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a002:	2303      	movs	r3, #3
 800a004:	e29e      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a006:	4b6a      	ldr	r3, [pc, #424]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d0f0      	beq.n	8009ff4 <HAL_RCC_OscConfig+0xc0>
 800a012:	e014      	b.n	800a03e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a014:	f7fd fc4a 	bl	80078ac <HAL_GetTick>
 800a018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a01a:	e008      	b.n	800a02e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a01c:	f7fd fc46 	bl	80078ac <HAL_GetTick>
 800a020:	4602      	mov	r2, r0
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	1ad3      	subs	r3, r2, r3
 800a026:	2b64      	cmp	r3, #100	@ 0x64
 800a028:	d901      	bls.n	800a02e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a02a:	2303      	movs	r3, #3
 800a02c:	e28a      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a02e:	4b60      	ldr	r3, [pc, #384]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1f0      	bne.n	800a01c <HAL_RCC_OscConfig+0xe8>
 800a03a:	e000      	b.n	800a03e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a03c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f003 0302 	and.w	r3, r3, #2
 800a046:	2b00      	cmp	r3, #0
 800a048:	d075      	beq.n	800a136 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a04a:	4b59      	ldr	r3, [pc, #356]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	f003 030c 	and.w	r3, r3, #12
 800a052:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a054:	4b56      	ldr	r3, [pc, #344]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a056:	68db      	ldr	r3, [r3, #12]
 800a058:	f003 0303 	and.w	r3, r3, #3
 800a05c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a05e:	69bb      	ldr	r3, [r7, #24]
 800a060:	2b0c      	cmp	r3, #12
 800a062:	d102      	bne.n	800a06a <HAL_RCC_OscConfig+0x136>
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	2b02      	cmp	r3, #2
 800a068:	d002      	beq.n	800a070 <HAL_RCC_OscConfig+0x13c>
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	2b04      	cmp	r3, #4
 800a06e:	d11f      	bne.n	800a0b0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a070:	4b4f      	ldr	r3, [pc, #316]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d005      	beq.n	800a088 <HAL_RCC_OscConfig+0x154>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	68db      	ldr	r3, [r3, #12]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d101      	bne.n	800a088 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	e25d      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a088:	4b49      	ldr	r3, [pc, #292]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a08a:	685b      	ldr	r3, [r3, #4]
 800a08c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	691b      	ldr	r3, [r3, #16]
 800a094:	061b      	lsls	r3, r3, #24
 800a096:	4946      	ldr	r1, [pc, #280]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a098:	4313      	orrs	r3, r2
 800a09a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a09c:	4b45      	ldr	r3, [pc, #276]	@ (800a1b4 <HAL_RCC_OscConfig+0x280>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f7fd fbb7 	bl	8007814 <HAL_InitTick>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d043      	beq.n	800a134 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	e249      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	68db      	ldr	r3, [r3, #12]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d023      	beq.n	800a100 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a0b8:	4b3d      	ldr	r3, [pc, #244]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a3c      	ldr	r2, [pc, #240]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a0be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0c4:	f7fd fbf2 	bl	80078ac <HAL_GetTick>
 800a0c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a0ca:	e008      	b.n	800a0de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a0cc:	f7fd fbee 	bl	80078ac <HAL_GetTick>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	1ad3      	subs	r3, r2, r3
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d901      	bls.n	800a0de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e232      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a0de:	4b34      	ldr	r3, [pc, #208]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d0f0      	beq.n	800a0cc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0ea:	4b31      	ldr	r3, [pc, #196]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	691b      	ldr	r3, [r3, #16]
 800a0f6:	061b      	lsls	r3, r3, #24
 800a0f8:	492d      	ldr	r1, [pc, #180]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a0fa:	4313      	orrs	r3, r2
 800a0fc:	604b      	str	r3, [r1, #4]
 800a0fe:	e01a      	b.n	800a136 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a100:	4b2b      	ldr	r3, [pc, #172]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a2a      	ldr	r2, [pc, #168]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a106:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a10a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a10c:	f7fd fbce 	bl	80078ac <HAL_GetTick>
 800a110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a112:	e008      	b.n	800a126 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a114:	f7fd fbca 	bl	80078ac <HAL_GetTick>
 800a118:	4602      	mov	r2, r0
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	1ad3      	subs	r3, r2, r3
 800a11e:	2b02      	cmp	r3, #2
 800a120:	d901      	bls.n	800a126 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a122:	2303      	movs	r3, #3
 800a124:	e20e      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a126:	4b22      	ldr	r3, [pc, #136]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d1f0      	bne.n	800a114 <HAL_RCC_OscConfig+0x1e0>
 800a132:	e000      	b.n	800a136 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a134:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f003 0308 	and.w	r3, r3, #8
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d041      	beq.n	800a1c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	695b      	ldr	r3, [r3, #20]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d01c      	beq.n	800a184 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a14a:	4b19      	ldr	r3, [pc, #100]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a14c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a150:	4a17      	ldr	r2, [pc, #92]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a152:	f043 0301 	orr.w	r3, r3, #1
 800a156:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a15a:	f7fd fba7 	bl	80078ac <HAL_GetTick>
 800a15e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a160:	e008      	b.n	800a174 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a162:	f7fd fba3 	bl	80078ac <HAL_GetTick>
 800a166:	4602      	mov	r2, r0
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	1ad3      	subs	r3, r2, r3
 800a16c:	2b02      	cmp	r3, #2
 800a16e:	d901      	bls.n	800a174 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a170:	2303      	movs	r3, #3
 800a172:	e1e7      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a174:	4b0e      	ldr	r3, [pc, #56]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a176:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a17a:	f003 0302 	and.w	r3, r3, #2
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d0ef      	beq.n	800a162 <HAL_RCC_OscConfig+0x22e>
 800a182:	e020      	b.n	800a1c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a184:	4b0a      	ldr	r3, [pc, #40]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a186:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a18a:	4a09      	ldr	r2, [pc, #36]	@ (800a1b0 <HAL_RCC_OscConfig+0x27c>)
 800a18c:	f023 0301 	bic.w	r3, r3, #1
 800a190:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a194:	f7fd fb8a 	bl	80078ac <HAL_GetTick>
 800a198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a19a:	e00d      	b.n	800a1b8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a19c:	f7fd fb86 	bl	80078ac <HAL_GetTick>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	1ad3      	subs	r3, r2, r3
 800a1a6:	2b02      	cmp	r3, #2
 800a1a8:	d906      	bls.n	800a1b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a1aa:	2303      	movs	r3, #3
 800a1ac:	e1ca      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
 800a1ae:	bf00      	nop
 800a1b0:	40021000 	.word	0x40021000
 800a1b4:	20000100 	.word	0x20000100
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a1b8:	4b8c      	ldr	r3, [pc, #560]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a1ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1be:	f003 0302 	and.w	r3, r3, #2
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d1ea      	bne.n	800a19c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f003 0304 	and.w	r3, r3, #4
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f000 80a6 	beq.w	800a320 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a1d8:	4b84      	ldr	r3, [pc, #528]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a1da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d101      	bne.n	800a1e8 <HAL_RCC_OscConfig+0x2b4>
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e000      	b.n	800a1ea <HAL_RCC_OscConfig+0x2b6>
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d00d      	beq.n	800a20a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a1ee:	4b7f      	ldr	r3, [pc, #508]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a1f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1f2:	4a7e      	ldr	r2, [pc, #504]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a1f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a1f8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a1fa:	4b7c      	ldr	r3, [pc, #496]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a1fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a202:	60fb      	str	r3, [r7, #12]
 800a204:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a206:	2301      	movs	r3, #1
 800a208:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a20a:	4b79      	ldr	r3, [pc, #484]	@ (800a3f0 <HAL_RCC_OscConfig+0x4bc>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a212:	2b00      	cmp	r3, #0
 800a214:	d118      	bne.n	800a248 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a216:	4b76      	ldr	r3, [pc, #472]	@ (800a3f0 <HAL_RCC_OscConfig+0x4bc>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a75      	ldr	r2, [pc, #468]	@ (800a3f0 <HAL_RCC_OscConfig+0x4bc>)
 800a21c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a220:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a222:	f7fd fb43 	bl	80078ac <HAL_GetTick>
 800a226:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a228:	e008      	b.n	800a23c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a22a:	f7fd fb3f 	bl	80078ac <HAL_GetTick>
 800a22e:	4602      	mov	r2, r0
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	1ad3      	subs	r3, r2, r3
 800a234:	2b02      	cmp	r3, #2
 800a236:	d901      	bls.n	800a23c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a238:	2303      	movs	r3, #3
 800a23a:	e183      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a23c:	4b6c      	ldr	r3, [pc, #432]	@ (800a3f0 <HAL_RCC_OscConfig+0x4bc>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a244:	2b00      	cmp	r3, #0
 800a246:	d0f0      	beq.n	800a22a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d108      	bne.n	800a262 <HAL_RCC_OscConfig+0x32e>
 800a250:	4b66      	ldr	r3, [pc, #408]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a256:	4a65      	ldr	r2, [pc, #404]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a258:	f043 0301 	orr.w	r3, r3, #1
 800a25c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a260:	e024      	b.n	800a2ac <HAL_RCC_OscConfig+0x378>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	2b05      	cmp	r3, #5
 800a268:	d110      	bne.n	800a28c <HAL_RCC_OscConfig+0x358>
 800a26a:	4b60      	ldr	r3, [pc, #384]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a26c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a270:	4a5e      	ldr	r2, [pc, #376]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a272:	f043 0304 	orr.w	r3, r3, #4
 800a276:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a27a:	4b5c      	ldr	r3, [pc, #368]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a27c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a280:	4a5a      	ldr	r2, [pc, #360]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a282:	f043 0301 	orr.w	r3, r3, #1
 800a286:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a28a:	e00f      	b.n	800a2ac <HAL_RCC_OscConfig+0x378>
 800a28c:	4b57      	ldr	r3, [pc, #348]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a28e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a292:	4a56      	ldr	r2, [pc, #344]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a294:	f023 0301 	bic.w	r3, r3, #1
 800a298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a29c:	4b53      	ldr	r3, [pc, #332]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a29e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2a2:	4a52      	ldr	r2, [pc, #328]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a2a4:	f023 0304 	bic.w	r3, r3, #4
 800a2a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	689b      	ldr	r3, [r3, #8]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d016      	beq.n	800a2e2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2b4:	f7fd fafa 	bl	80078ac <HAL_GetTick>
 800a2b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a2ba:	e00a      	b.n	800a2d2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2bc:	f7fd faf6 	bl	80078ac <HAL_GetTick>
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	1ad3      	subs	r3, r2, r3
 800a2c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d901      	bls.n	800a2d2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a2ce:	2303      	movs	r3, #3
 800a2d0:	e138      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a2d2:	4b46      	ldr	r3, [pc, #280]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a2d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2d8:	f003 0302 	and.w	r3, r3, #2
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d0ed      	beq.n	800a2bc <HAL_RCC_OscConfig+0x388>
 800a2e0:	e015      	b.n	800a30e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2e2:	f7fd fae3 	bl	80078ac <HAL_GetTick>
 800a2e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a2e8:	e00a      	b.n	800a300 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2ea:	f7fd fadf 	bl	80078ac <HAL_GetTick>
 800a2ee:	4602      	mov	r2, r0
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	1ad3      	subs	r3, r2, r3
 800a2f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d901      	bls.n	800a300 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a2fc:	2303      	movs	r3, #3
 800a2fe:	e121      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a300:	4b3a      	ldr	r3, [pc, #232]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a306:	f003 0302 	and.w	r3, r3, #2
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d1ed      	bne.n	800a2ea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a30e:	7ffb      	ldrb	r3, [r7, #31]
 800a310:	2b01      	cmp	r3, #1
 800a312:	d105      	bne.n	800a320 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a314:	4b35      	ldr	r3, [pc, #212]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a318:	4a34      	ldr	r2, [pc, #208]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a31a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a31e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 0320 	and.w	r3, r3, #32
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d03c      	beq.n	800a3a6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	699b      	ldr	r3, [r3, #24]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d01c      	beq.n	800a36e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a334:	4b2d      	ldr	r3, [pc, #180]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a336:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a33a:	4a2c      	ldr	r2, [pc, #176]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a33c:	f043 0301 	orr.w	r3, r3, #1
 800a340:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a344:	f7fd fab2 	bl	80078ac <HAL_GetTick>
 800a348:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a34a:	e008      	b.n	800a35e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a34c:	f7fd faae 	bl	80078ac <HAL_GetTick>
 800a350:	4602      	mov	r2, r0
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	1ad3      	subs	r3, r2, r3
 800a356:	2b02      	cmp	r3, #2
 800a358:	d901      	bls.n	800a35e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a35a:	2303      	movs	r3, #3
 800a35c:	e0f2      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a35e:	4b23      	ldr	r3, [pc, #140]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a360:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a364:	f003 0302 	and.w	r3, r3, #2
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d0ef      	beq.n	800a34c <HAL_RCC_OscConfig+0x418>
 800a36c:	e01b      	b.n	800a3a6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a36e:	4b1f      	ldr	r3, [pc, #124]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a370:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a374:	4a1d      	ldr	r2, [pc, #116]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a376:	f023 0301 	bic.w	r3, r3, #1
 800a37a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a37e:	f7fd fa95 	bl	80078ac <HAL_GetTick>
 800a382:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a384:	e008      	b.n	800a398 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a386:	f7fd fa91 	bl	80078ac <HAL_GetTick>
 800a38a:	4602      	mov	r2, r0
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	1ad3      	subs	r3, r2, r3
 800a390:	2b02      	cmp	r3, #2
 800a392:	d901      	bls.n	800a398 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a394:	2303      	movs	r3, #3
 800a396:	e0d5      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a398:	4b14      	ldr	r3, [pc, #80]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a39a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a39e:	f003 0302 	and.w	r3, r3, #2
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d1ef      	bne.n	800a386 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	69db      	ldr	r3, [r3, #28]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	f000 80c9 	beq.w	800a542 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a3b0:	4b0e      	ldr	r3, [pc, #56]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a3b2:	689b      	ldr	r3, [r3, #8]
 800a3b4:	f003 030c 	and.w	r3, r3, #12
 800a3b8:	2b0c      	cmp	r3, #12
 800a3ba:	f000 8083 	beq.w	800a4c4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	69db      	ldr	r3, [r3, #28]
 800a3c2:	2b02      	cmp	r3, #2
 800a3c4:	d15e      	bne.n	800a484 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3c6:	4b09      	ldr	r3, [pc, #36]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4a08      	ldr	r2, [pc, #32]	@ (800a3ec <HAL_RCC_OscConfig+0x4b8>)
 800a3cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a3d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3d2:	f7fd fa6b 	bl	80078ac <HAL_GetTick>
 800a3d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a3d8:	e00c      	b.n	800a3f4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3da:	f7fd fa67 	bl	80078ac <HAL_GetTick>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	1ad3      	subs	r3, r2, r3
 800a3e4:	2b02      	cmp	r3, #2
 800a3e6:	d905      	bls.n	800a3f4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a3e8:	2303      	movs	r3, #3
 800a3ea:	e0ab      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
 800a3ec:	40021000 	.word	0x40021000
 800a3f0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a3f4:	4b55      	ldr	r3, [pc, #340]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d1ec      	bne.n	800a3da <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a400:	4b52      	ldr	r3, [pc, #328]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a402:	68da      	ldr	r2, [r3, #12]
 800a404:	4b52      	ldr	r3, [pc, #328]	@ (800a550 <HAL_RCC_OscConfig+0x61c>)
 800a406:	4013      	ands	r3, r2
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	6a11      	ldr	r1, [r2, #32]
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a410:	3a01      	subs	r2, #1
 800a412:	0112      	lsls	r2, r2, #4
 800a414:	4311      	orrs	r1, r2
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a41a:	0212      	lsls	r2, r2, #8
 800a41c:	4311      	orrs	r1, r2
 800a41e:	687a      	ldr	r2, [r7, #4]
 800a420:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a422:	0852      	lsrs	r2, r2, #1
 800a424:	3a01      	subs	r2, #1
 800a426:	0552      	lsls	r2, r2, #21
 800a428:	4311      	orrs	r1, r2
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a42e:	0852      	lsrs	r2, r2, #1
 800a430:	3a01      	subs	r2, #1
 800a432:	0652      	lsls	r2, r2, #25
 800a434:	4311      	orrs	r1, r2
 800a436:	687a      	ldr	r2, [r7, #4]
 800a438:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a43a:	06d2      	lsls	r2, r2, #27
 800a43c:	430a      	orrs	r2, r1
 800a43e:	4943      	ldr	r1, [pc, #268]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a440:	4313      	orrs	r3, r2
 800a442:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a444:	4b41      	ldr	r3, [pc, #260]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	4a40      	ldr	r2, [pc, #256]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a44a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a44e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a450:	4b3e      	ldr	r3, [pc, #248]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	4a3d      	ldr	r2, [pc, #244]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a456:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a45a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a45c:	f7fd fa26 	bl	80078ac <HAL_GetTick>
 800a460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a462:	e008      	b.n	800a476 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a464:	f7fd fa22 	bl	80078ac <HAL_GetTick>
 800a468:	4602      	mov	r2, r0
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	1ad3      	subs	r3, r2, r3
 800a46e:	2b02      	cmp	r3, #2
 800a470:	d901      	bls.n	800a476 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a472:	2303      	movs	r3, #3
 800a474:	e066      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a476:	4b35      	ldr	r3, [pc, #212]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d0f0      	beq.n	800a464 <HAL_RCC_OscConfig+0x530>
 800a482:	e05e      	b.n	800a542 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a484:	4b31      	ldr	r3, [pc, #196]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a30      	ldr	r2, [pc, #192]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a48a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a48e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a490:	f7fd fa0c 	bl	80078ac <HAL_GetTick>
 800a494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a496:	e008      	b.n	800a4aa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a498:	f7fd fa08 	bl	80078ac <HAL_GetTick>
 800a49c:	4602      	mov	r2, r0
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	1ad3      	subs	r3, r2, r3
 800a4a2:	2b02      	cmp	r3, #2
 800a4a4:	d901      	bls.n	800a4aa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a4a6:	2303      	movs	r3, #3
 800a4a8:	e04c      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a4aa:	4b28      	ldr	r3, [pc, #160]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d1f0      	bne.n	800a498 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a4b6:	4b25      	ldr	r3, [pc, #148]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a4b8:	68da      	ldr	r2, [r3, #12]
 800a4ba:	4924      	ldr	r1, [pc, #144]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a4bc:	4b25      	ldr	r3, [pc, #148]	@ (800a554 <HAL_RCC_OscConfig+0x620>)
 800a4be:	4013      	ands	r3, r2
 800a4c0:	60cb      	str	r3, [r1, #12]
 800a4c2:	e03e      	b.n	800a542 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	69db      	ldr	r3, [r3, #28]
 800a4c8:	2b01      	cmp	r3, #1
 800a4ca:	d101      	bne.n	800a4d0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	e039      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a4d0:	4b1e      	ldr	r3, [pc, #120]	@ (800a54c <HAL_RCC_OscConfig+0x618>)
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	f003 0203 	and.w	r2, r3, #3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6a1b      	ldr	r3, [r3, #32]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d12c      	bne.n	800a53e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4ee:	3b01      	subs	r3, #1
 800a4f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4f2:	429a      	cmp	r2, r3
 800a4f4:	d123      	bne.n	800a53e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a500:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a502:	429a      	cmp	r2, r3
 800a504:	d11b      	bne.n	800a53e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a510:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a512:	429a      	cmp	r2, r3
 800a514:	d113      	bne.n	800a53e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a520:	085b      	lsrs	r3, r3, #1
 800a522:	3b01      	subs	r3, #1
 800a524:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a526:	429a      	cmp	r2, r3
 800a528:	d109      	bne.n	800a53e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a534:	085b      	lsrs	r3, r3, #1
 800a536:	3b01      	subs	r3, #1
 800a538:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a53a:	429a      	cmp	r2, r3
 800a53c:	d001      	beq.n	800a542 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	e000      	b.n	800a544 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a542:	2300      	movs	r3, #0
}
 800a544:	4618      	mov	r0, r3
 800a546:	3720      	adds	r7, #32
 800a548:	46bd      	mov	sp, r7
 800a54a:	bd80      	pop	{r7, pc}
 800a54c:	40021000 	.word	0x40021000
 800a550:	019f800c 	.word	0x019f800c
 800a554:	feeefffc 	.word	0xfeeefffc

0800a558 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b086      	sub	sp, #24
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a562:	2300      	movs	r3, #0
 800a564:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d101      	bne.n	800a570 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a56c:	2301      	movs	r3, #1
 800a56e:	e11e      	b.n	800a7ae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a570:	4b91      	ldr	r3, [pc, #580]	@ (800a7b8 <HAL_RCC_ClockConfig+0x260>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f003 030f 	and.w	r3, r3, #15
 800a578:	683a      	ldr	r2, [r7, #0]
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d910      	bls.n	800a5a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a57e:	4b8e      	ldr	r3, [pc, #568]	@ (800a7b8 <HAL_RCC_ClockConfig+0x260>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f023 020f 	bic.w	r2, r3, #15
 800a586:	498c      	ldr	r1, [pc, #560]	@ (800a7b8 <HAL_RCC_ClockConfig+0x260>)
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	4313      	orrs	r3, r2
 800a58c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a58e:	4b8a      	ldr	r3, [pc, #552]	@ (800a7b8 <HAL_RCC_ClockConfig+0x260>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f003 030f 	and.w	r3, r3, #15
 800a596:	683a      	ldr	r2, [r7, #0]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d001      	beq.n	800a5a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a59c:	2301      	movs	r3, #1
 800a59e:	e106      	b.n	800a7ae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f003 0301 	and.w	r3, r3, #1
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d073      	beq.n	800a694 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	2b03      	cmp	r3, #3
 800a5b2:	d129      	bne.n	800a608 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a5b4:	4b81      	ldr	r3, [pc, #516]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d101      	bne.n	800a5c4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	e0f4      	b.n	800a7ae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a5c4:	f000 f99e 	bl	800a904 <RCC_GetSysClockFreqFromPLLSource>
 800a5c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	4a7c      	ldr	r2, [pc, #496]	@ (800a7c0 <HAL_RCC_ClockConfig+0x268>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d93f      	bls.n	800a652 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a5d2:	4b7a      	ldr	r3, [pc, #488]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d009      	beq.n	800a5f2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d033      	beq.n	800a652 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d12f      	bne.n	800a652 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a5f2:	4b72      	ldr	r3, [pc, #456]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a5fa:	4a70      	ldr	r2, [pc, #448]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a5fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a600:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a602:	2380      	movs	r3, #128	@ 0x80
 800a604:	617b      	str	r3, [r7, #20]
 800a606:	e024      	b.n	800a652 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	2b02      	cmp	r3, #2
 800a60e:	d107      	bne.n	800a620 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a610:	4b6a      	ldr	r3, [pc, #424]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d109      	bne.n	800a630 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a61c:	2301      	movs	r3, #1
 800a61e:	e0c6      	b.n	800a7ae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a620:	4b66      	ldr	r3, [pc, #408]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d101      	bne.n	800a630 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	e0be      	b.n	800a7ae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a630:	f000 f8ce 	bl	800a7d0 <HAL_RCC_GetSysClockFreq>
 800a634:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	4a61      	ldr	r2, [pc, #388]	@ (800a7c0 <HAL_RCC_ClockConfig+0x268>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d909      	bls.n	800a652 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a63e:	4b5f      	ldr	r3, [pc, #380]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a646:	4a5d      	ldr	r2, [pc, #372]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a64c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a64e:	2380      	movs	r3, #128	@ 0x80
 800a650:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a652:	4b5a      	ldr	r3, [pc, #360]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a654:	689b      	ldr	r3, [r3, #8]
 800a656:	f023 0203 	bic.w	r2, r3, #3
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	685b      	ldr	r3, [r3, #4]
 800a65e:	4957      	ldr	r1, [pc, #348]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a660:	4313      	orrs	r3, r2
 800a662:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a664:	f7fd f922 	bl	80078ac <HAL_GetTick>
 800a668:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a66a:	e00a      	b.n	800a682 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a66c:	f7fd f91e 	bl	80078ac <HAL_GetTick>
 800a670:	4602      	mov	r2, r0
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	1ad3      	subs	r3, r2, r3
 800a676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d901      	bls.n	800a682 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a67e:	2303      	movs	r3, #3
 800a680:	e095      	b.n	800a7ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a682:	4b4e      	ldr	r3, [pc, #312]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	f003 020c 	and.w	r2, r3, #12
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	009b      	lsls	r3, r3, #2
 800a690:	429a      	cmp	r2, r3
 800a692:	d1eb      	bne.n	800a66c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f003 0302 	and.w	r3, r3, #2
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d023      	beq.n	800a6e8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f003 0304 	and.w	r3, r3, #4
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d005      	beq.n	800a6b8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a6ac:	4b43      	ldr	r3, [pc, #268]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	4a42      	ldr	r2, [pc, #264]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a6b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a6b6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f003 0308 	and.w	r3, r3, #8
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d007      	beq.n	800a6d4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a6c4:	4b3d      	ldr	r3, [pc, #244]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a6cc:	4a3b      	ldr	r2, [pc, #236]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a6ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a6d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a6d4:	4b39      	ldr	r3, [pc, #228]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	4936      	ldr	r1, [pc, #216]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a6e2:	4313      	orrs	r3, r2
 800a6e4:	608b      	str	r3, [r1, #8]
 800a6e6:	e008      	b.n	800a6fa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	2b80      	cmp	r3, #128	@ 0x80
 800a6ec:	d105      	bne.n	800a6fa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a6ee:	4b33      	ldr	r3, [pc, #204]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a6f0:	689b      	ldr	r3, [r3, #8]
 800a6f2:	4a32      	ldr	r2, [pc, #200]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a6f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a6f8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a6fa:	4b2f      	ldr	r3, [pc, #188]	@ (800a7b8 <HAL_RCC_ClockConfig+0x260>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f003 030f 	and.w	r3, r3, #15
 800a702:	683a      	ldr	r2, [r7, #0]
 800a704:	429a      	cmp	r2, r3
 800a706:	d21d      	bcs.n	800a744 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a708:	4b2b      	ldr	r3, [pc, #172]	@ (800a7b8 <HAL_RCC_ClockConfig+0x260>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f023 020f 	bic.w	r2, r3, #15
 800a710:	4929      	ldr	r1, [pc, #164]	@ (800a7b8 <HAL_RCC_ClockConfig+0x260>)
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	4313      	orrs	r3, r2
 800a716:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a718:	f7fd f8c8 	bl	80078ac <HAL_GetTick>
 800a71c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a71e:	e00a      	b.n	800a736 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a720:	f7fd f8c4 	bl	80078ac <HAL_GetTick>
 800a724:	4602      	mov	r2, r0
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	1ad3      	subs	r3, r2, r3
 800a72a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a72e:	4293      	cmp	r3, r2
 800a730:	d901      	bls.n	800a736 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a732:	2303      	movs	r3, #3
 800a734:	e03b      	b.n	800a7ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a736:	4b20      	ldr	r3, [pc, #128]	@ (800a7b8 <HAL_RCC_ClockConfig+0x260>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f003 030f 	and.w	r3, r3, #15
 800a73e:	683a      	ldr	r2, [r7, #0]
 800a740:	429a      	cmp	r2, r3
 800a742:	d1ed      	bne.n	800a720 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 0304 	and.w	r3, r3, #4
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d008      	beq.n	800a762 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a750:	4b1a      	ldr	r3, [pc, #104]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a752:	689b      	ldr	r3, [r3, #8]
 800a754:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	68db      	ldr	r3, [r3, #12]
 800a75c:	4917      	ldr	r1, [pc, #92]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a75e:	4313      	orrs	r3, r2
 800a760:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f003 0308 	and.w	r3, r3, #8
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d009      	beq.n	800a782 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a76e:	4b13      	ldr	r3, [pc, #76]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a770:	689b      	ldr	r3, [r3, #8]
 800a772:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	00db      	lsls	r3, r3, #3
 800a77c:	490f      	ldr	r1, [pc, #60]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a77e:	4313      	orrs	r3, r2
 800a780:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a782:	f000 f825 	bl	800a7d0 <HAL_RCC_GetSysClockFreq>
 800a786:	4602      	mov	r2, r0
 800a788:	4b0c      	ldr	r3, [pc, #48]	@ (800a7bc <HAL_RCC_ClockConfig+0x264>)
 800a78a:	689b      	ldr	r3, [r3, #8]
 800a78c:	091b      	lsrs	r3, r3, #4
 800a78e:	f003 030f 	and.w	r3, r3, #15
 800a792:	490c      	ldr	r1, [pc, #48]	@ (800a7c4 <HAL_RCC_ClockConfig+0x26c>)
 800a794:	5ccb      	ldrb	r3, [r1, r3]
 800a796:	f003 031f 	and.w	r3, r3, #31
 800a79a:	fa22 f303 	lsr.w	r3, r2, r3
 800a79e:	4a0a      	ldr	r2, [pc, #40]	@ (800a7c8 <HAL_RCC_ClockConfig+0x270>)
 800a7a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a7a2:	4b0a      	ldr	r3, [pc, #40]	@ (800a7cc <HAL_RCC_ClockConfig+0x274>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f7fd f834 	bl	8007814 <HAL_InitTick>
 800a7ac:	4603      	mov	r3, r0
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3718      	adds	r7, #24
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}
 800a7b6:	bf00      	nop
 800a7b8:	40022000 	.word	0x40022000
 800a7bc:	40021000 	.word	0x40021000
 800a7c0:	04c4b400 	.word	0x04c4b400
 800a7c4:	08010ea8 	.word	0x08010ea8
 800a7c8:	200000fc 	.word	0x200000fc
 800a7cc:	20000100 	.word	0x20000100

0800a7d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b087      	sub	sp, #28
 800a7d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a7d6:	4b2c      	ldr	r3, [pc, #176]	@ (800a888 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a7d8:	689b      	ldr	r3, [r3, #8]
 800a7da:	f003 030c 	and.w	r3, r3, #12
 800a7de:	2b04      	cmp	r3, #4
 800a7e0:	d102      	bne.n	800a7e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a7e2:	4b2a      	ldr	r3, [pc, #168]	@ (800a88c <HAL_RCC_GetSysClockFreq+0xbc>)
 800a7e4:	613b      	str	r3, [r7, #16]
 800a7e6:	e047      	b.n	800a878 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a7e8:	4b27      	ldr	r3, [pc, #156]	@ (800a888 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	f003 030c 	and.w	r3, r3, #12
 800a7f0:	2b08      	cmp	r3, #8
 800a7f2:	d102      	bne.n	800a7fa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a7f4:	4b26      	ldr	r3, [pc, #152]	@ (800a890 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a7f6:	613b      	str	r3, [r7, #16]
 800a7f8:	e03e      	b.n	800a878 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a7fa:	4b23      	ldr	r3, [pc, #140]	@ (800a888 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a7fc:	689b      	ldr	r3, [r3, #8]
 800a7fe:	f003 030c 	and.w	r3, r3, #12
 800a802:	2b0c      	cmp	r3, #12
 800a804:	d136      	bne.n	800a874 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a806:	4b20      	ldr	r3, [pc, #128]	@ (800a888 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a808:	68db      	ldr	r3, [r3, #12]
 800a80a:	f003 0303 	and.w	r3, r3, #3
 800a80e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a810:	4b1d      	ldr	r3, [pc, #116]	@ (800a888 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a812:	68db      	ldr	r3, [r3, #12]
 800a814:	091b      	lsrs	r3, r3, #4
 800a816:	f003 030f 	and.w	r3, r3, #15
 800a81a:	3301      	adds	r3, #1
 800a81c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2b03      	cmp	r3, #3
 800a822:	d10c      	bne.n	800a83e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a824:	4a1a      	ldr	r2, [pc, #104]	@ (800a890 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a826:	68bb      	ldr	r3, [r7, #8]
 800a828:	fbb2 f3f3 	udiv	r3, r2, r3
 800a82c:	4a16      	ldr	r2, [pc, #88]	@ (800a888 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a82e:	68d2      	ldr	r2, [r2, #12]
 800a830:	0a12      	lsrs	r2, r2, #8
 800a832:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a836:	fb02 f303 	mul.w	r3, r2, r3
 800a83a:	617b      	str	r3, [r7, #20]
      break;
 800a83c:	e00c      	b.n	800a858 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a83e:	4a13      	ldr	r2, [pc, #76]	@ (800a88c <HAL_RCC_GetSysClockFreq+0xbc>)
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	fbb2 f3f3 	udiv	r3, r2, r3
 800a846:	4a10      	ldr	r2, [pc, #64]	@ (800a888 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a848:	68d2      	ldr	r2, [r2, #12]
 800a84a:	0a12      	lsrs	r2, r2, #8
 800a84c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a850:	fb02 f303 	mul.w	r3, r2, r3
 800a854:	617b      	str	r3, [r7, #20]
      break;
 800a856:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a858:	4b0b      	ldr	r3, [pc, #44]	@ (800a888 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a85a:	68db      	ldr	r3, [r3, #12]
 800a85c:	0e5b      	lsrs	r3, r3, #25
 800a85e:	f003 0303 	and.w	r3, r3, #3
 800a862:	3301      	adds	r3, #1
 800a864:	005b      	lsls	r3, r3, #1
 800a866:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a868:	697a      	ldr	r2, [r7, #20]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a870:	613b      	str	r3, [r7, #16]
 800a872:	e001      	b.n	800a878 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a874:	2300      	movs	r3, #0
 800a876:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a878:	693b      	ldr	r3, [r7, #16]
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	371c      	adds	r7, #28
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr
 800a886:	bf00      	nop
 800a888:	40021000 	.word	0x40021000
 800a88c:	00f42400 	.word	0x00f42400
 800a890:	016e3600 	.word	0x016e3600

0800a894 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a894:	b480      	push	{r7}
 800a896:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a898:	4b03      	ldr	r3, [pc, #12]	@ (800a8a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a89a:	681b      	ldr	r3, [r3, #0]
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr
 800a8a6:	bf00      	nop
 800a8a8:	200000fc 	.word	0x200000fc

0800a8ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a8b0:	f7ff fff0 	bl	800a894 <HAL_RCC_GetHCLKFreq>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	4b06      	ldr	r3, [pc, #24]	@ (800a8d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a8b8:	689b      	ldr	r3, [r3, #8]
 800a8ba:	0a1b      	lsrs	r3, r3, #8
 800a8bc:	f003 0307 	and.w	r3, r3, #7
 800a8c0:	4904      	ldr	r1, [pc, #16]	@ (800a8d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a8c2:	5ccb      	ldrb	r3, [r1, r3]
 800a8c4:	f003 031f 	and.w	r3, r3, #31
 800a8c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	bd80      	pop	{r7, pc}
 800a8d0:	40021000 	.word	0x40021000
 800a8d4:	08010eb8 	.word	0x08010eb8

0800a8d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a8dc:	f7ff ffda 	bl	800a894 <HAL_RCC_GetHCLKFreq>
 800a8e0:	4602      	mov	r2, r0
 800a8e2:	4b06      	ldr	r3, [pc, #24]	@ (800a8fc <HAL_RCC_GetPCLK2Freq+0x24>)
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	0adb      	lsrs	r3, r3, #11
 800a8e8:	f003 0307 	and.w	r3, r3, #7
 800a8ec:	4904      	ldr	r1, [pc, #16]	@ (800a900 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a8ee:	5ccb      	ldrb	r3, [r1, r3]
 800a8f0:	f003 031f 	and.w	r3, r3, #31
 800a8f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	bd80      	pop	{r7, pc}
 800a8fc:	40021000 	.word	0x40021000
 800a900:	08010eb8 	.word	0x08010eb8

0800a904 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a904:	b480      	push	{r7}
 800a906:	b087      	sub	sp, #28
 800a908:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a90a:	4b1e      	ldr	r3, [pc, #120]	@ (800a984 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a90c:	68db      	ldr	r3, [r3, #12]
 800a90e:	f003 0303 	and.w	r3, r3, #3
 800a912:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a914:	4b1b      	ldr	r3, [pc, #108]	@ (800a984 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a916:	68db      	ldr	r3, [r3, #12]
 800a918:	091b      	lsrs	r3, r3, #4
 800a91a:	f003 030f 	and.w	r3, r3, #15
 800a91e:	3301      	adds	r3, #1
 800a920:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	2b03      	cmp	r3, #3
 800a926:	d10c      	bne.n	800a942 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a928:	4a17      	ldr	r2, [pc, #92]	@ (800a988 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a930:	4a14      	ldr	r2, [pc, #80]	@ (800a984 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a932:	68d2      	ldr	r2, [r2, #12]
 800a934:	0a12      	lsrs	r2, r2, #8
 800a936:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a93a:	fb02 f303 	mul.w	r3, r2, r3
 800a93e:	617b      	str	r3, [r7, #20]
    break;
 800a940:	e00c      	b.n	800a95c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a942:	4a12      	ldr	r2, [pc, #72]	@ (800a98c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	fbb2 f3f3 	udiv	r3, r2, r3
 800a94a:	4a0e      	ldr	r2, [pc, #56]	@ (800a984 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a94c:	68d2      	ldr	r2, [r2, #12]
 800a94e:	0a12      	lsrs	r2, r2, #8
 800a950:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a954:	fb02 f303 	mul.w	r3, r2, r3
 800a958:	617b      	str	r3, [r7, #20]
    break;
 800a95a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a95c:	4b09      	ldr	r3, [pc, #36]	@ (800a984 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a95e:	68db      	ldr	r3, [r3, #12]
 800a960:	0e5b      	lsrs	r3, r3, #25
 800a962:	f003 0303 	and.w	r3, r3, #3
 800a966:	3301      	adds	r3, #1
 800a968:	005b      	lsls	r3, r3, #1
 800a96a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a96c:	697a      	ldr	r2, [r7, #20]
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	fbb2 f3f3 	udiv	r3, r2, r3
 800a974:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a976:	687b      	ldr	r3, [r7, #4]
}
 800a978:	4618      	mov	r0, r3
 800a97a:	371c      	adds	r7, #28
 800a97c:	46bd      	mov	sp, r7
 800a97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a982:	4770      	bx	lr
 800a984:	40021000 	.word	0x40021000
 800a988:	016e3600 	.word	0x016e3600
 800a98c:	00f42400 	.word	0x00f42400

0800a990 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b086      	sub	sp, #24
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a998:	2300      	movs	r3, #0
 800a99a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a99c:	2300      	movs	r3, #0
 800a99e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	f000 8098 	beq.w	800aade <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a9b2:	4b43      	ldr	r3, [pc, #268]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d10d      	bne.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a9be:	4b40      	ldr	r3, [pc, #256]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9c2:	4a3f      	ldr	r2, [pc, #252]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a9c8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a9ca:	4b3d      	ldr	r3, [pc, #244]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a9d2:	60bb      	str	r3, [r7, #8]
 800a9d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a9da:	4b3a      	ldr	r3, [pc, #232]	@ (800aac4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a39      	ldr	r2, [pc, #228]	@ (800aac4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a9e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a9e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a9e6:	f7fc ff61 	bl	80078ac <HAL_GetTick>
 800a9ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a9ec:	e009      	b.n	800aa02 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a9ee:	f7fc ff5d 	bl	80078ac <HAL_GetTick>
 800a9f2:	4602      	mov	r2, r0
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	1ad3      	subs	r3, r2, r3
 800a9f8:	2b02      	cmp	r3, #2
 800a9fa:	d902      	bls.n	800aa02 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a9fc:	2303      	movs	r3, #3
 800a9fe:	74fb      	strb	r3, [r7, #19]
        break;
 800aa00:	e005      	b.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aa02:	4b30      	ldr	r3, [pc, #192]	@ (800aac4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d0ef      	beq.n	800a9ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800aa0e:	7cfb      	ldrb	r3, [r7, #19]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d159      	bne.n	800aac8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800aa14:	4b2a      	ldr	r3, [pc, #168]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aa1e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d01e      	beq.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa2a:	697a      	ldr	r2, [r7, #20]
 800aa2c:	429a      	cmp	r2, r3
 800aa2e:	d019      	beq.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800aa30:	4b23      	ldr	r3, [pc, #140]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa3a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aa3c:	4b20      	ldr	r3, [pc, #128]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa42:	4a1f      	ldr	r2, [pc, #124]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aa48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800aa4c:	4b1c      	ldr	r3, [pc, #112]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa52:	4a1b      	ldr	r2, [pc, #108]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aa58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800aa5c:	4a18      	ldr	r2, [pc, #96]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	f003 0301 	and.w	r3, r3, #1
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d016      	beq.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa6e:	f7fc ff1d 	bl	80078ac <HAL_GetTick>
 800aa72:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aa74:	e00b      	b.n	800aa8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa76:	f7fc ff19 	bl	80078ac <HAL_GetTick>
 800aa7a:	4602      	mov	r2, r0
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	1ad3      	subs	r3, r2, r3
 800aa80:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d902      	bls.n	800aa8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800aa88:	2303      	movs	r3, #3
 800aa8a:	74fb      	strb	r3, [r7, #19]
            break;
 800aa8c:	e006      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aa8e:	4b0c      	ldr	r3, [pc, #48]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa94:	f003 0302 	and.w	r3, r3, #2
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d0ec      	beq.n	800aa76 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800aa9c:	7cfb      	ldrb	r3, [r7, #19]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d10b      	bne.n	800aaba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aaa2:	4b07      	ldr	r3, [pc, #28]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aaa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aaa8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aab0:	4903      	ldr	r1, [pc, #12]	@ (800aac0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aab2:	4313      	orrs	r3, r2
 800aab4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800aab8:	e008      	b.n	800aacc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800aaba:	7cfb      	ldrb	r3, [r7, #19]
 800aabc:	74bb      	strb	r3, [r7, #18]
 800aabe:	e005      	b.n	800aacc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800aac0:	40021000 	.word	0x40021000
 800aac4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aac8:	7cfb      	ldrb	r3, [r7, #19]
 800aaca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aacc:	7c7b      	ldrb	r3, [r7, #17]
 800aace:	2b01      	cmp	r3, #1
 800aad0:	d105      	bne.n	800aade <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aad2:	4ba7      	ldr	r3, [pc, #668]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aad6:	4aa6      	ldr	r2, [pc, #664]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aad8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aadc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f003 0301 	and.w	r3, r3, #1
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d00a      	beq.n	800ab00 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aaea:	4ba1      	ldr	r3, [pc, #644]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aaec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaf0:	f023 0203 	bic.w	r2, r3, #3
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	499d      	ldr	r1, [pc, #628]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aafa:	4313      	orrs	r3, r2
 800aafc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f003 0302 	and.w	r3, r3, #2
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d00a      	beq.n	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ab0c:	4b98      	ldr	r3, [pc, #608]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab12:	f023 020c 	bic.w	r2, r3, #12
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	689b      	ldr	r3, [r3, #8]
 800ab1a:	4995      	ldr	r1, [pc, #596]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab1c:	4313      	orrs	r3, r2
 800ab1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f003 0304 	and.w	r3, r3, #4
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d00a      	beq.n	800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ab2e:	4b90      	ldr	r3, [pc, #576]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab34:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	68db      	ldr	r3, [r3, #12]
 800ab3c:	498c      	ldr	r1, [pc, #560]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab3e:	4313      	orrs	r3, r2
 800ab40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f003 0308 	and.w	r3, r3, #8
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d00a      	beq.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ab50:	4b87      	ldr	r3, [pc, #540]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	691b      	ldr	r3, [r3, #16]
 800ab5e:	4984      	ldr	r1, [pc, #528]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab60:	4313      	orrs	r3, r2
 800ab62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f003 0310 	and.w	r3, r3, #16
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00a      	beq.n	800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ab72:	4b7f      	ldr	r3, [pc, #508]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	695b      	ldr	r3, [r3, #20]
 800ab80:	497b      	ldr	r1, [pc, #492]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab82:	4313      	orrs	r3, r2
 800ab84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f003 0320 	and.w	r3, r3, #32
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d00a      	beq.n	800abaa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ab94:	4b76      	ldr	r3, [pc, #472]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	699b      	ldr	r3, [r3, #24]
 800aba2:	4973      	ldr	r1, [pc, #460]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aba4:	4313      	orrs	r3, r2
 800aba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d00a      	beq.n	800abcc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800abb6:	4b6e      	ldr	r3, [pc, #440]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abbc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	69db      	ldr	r3, [r3, #28]
 800abc4:	496a      	ldr	r1, [pc, #424]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abc6:	4313      	orrs	r3, r2
 800abc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d00a      	beq.n	800abee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800abd8:	4b65      	ldr	r3, [pc, #404]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abde:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6a1b      	ldr	r3, [r3, #32]
 800abe6:	4962      	ldr	r1, [pc, #392]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abe8:	4313      	orrs	r3, r2
 800abea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d00a      	beq.n	800ac10 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800abfa:	4b5d      	ldr	r3, [pc, #372]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac08:	4959      	ldr	r1, [pc, #356]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d00a      	beq.n	800ac32 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ac1c:	4b54      	ldr	r3, [pc, #336]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac22:	f023 0203 	bic.w	r2, r3, #3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac2a:	4951      	ldr	r1, [pc, #324]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d00a      	beq.n	800ac54 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ac3e:	4b4c      	ldr	r3, [pc, #304]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac4c:	4948      	ldr	r1, [pc, #288]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d015      	beq.n	800ac8c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ac60:	4b43      	ldr	r3, [pc, #268]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac6e:	4940      	ldr	r1, [pc, #256]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac70:	4313      	orrs	r3, r2
 800ac72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac7e:	d105      	bne.n	800ac8c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac80:	4b3b      	ldr	r3, [pc, #236]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac82:	68db      	ldr	r3, [r3, #12]
 800ac84:	4a3a      	ldr	r2, [pc, #232]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac8a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d015      	beq.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ac98:	4b35      	ldr	r3, [pc, #212]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac9e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aca6:	4932      	ldr	r1, [pc, #200]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aca8:	4313      	orrs	r3, r2
 800acaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800acb6:	d105      	bne.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800acb8:	4b2d      	ldr	r3, [pc, #180]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acba:	68db      	ldr	r3, [r3, #12]
 800acbc:	4a2c      	ldr	r2, [pc, #176]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acc2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800accc:	2b00      	cmp	r3, #0
 800acce:	d015      	beq.n	800acfc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800acd0:	4b27      	ldr	r3, [pc, #156]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800acd6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acde:	4924      	ldr	r1, [pc, #144]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ace0:	4313      	orrs	r3, r2
 800ace2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800acee:	d105      	bne.n	800acfc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800acf0:	4b1f      	ldr	r3, [pc, #124]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acf2:	68db      	ldr	r3, [r3, #12]
 800acf4:	4a1e      	ldr	r2, [pc, #120]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acfa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d015      	beq.n	800ad34 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ad08:	4b19      	ldr	r3, [pc, #100]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad16:	4916      	ldr	r1, [pc, #88]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad18:	4313      	orrs	r3, r2
 800ad1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad26:	d105      	bne.n	800ad34 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad28:	4b11      	ldr	r3, [pc, #68]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad2a:	68db      	ldr	r3, [r3, #12]
 800ad2c:	4a10      	ldr	r2, [pc, #64]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ad32:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d019      	beq.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ad40:	4b0b      	ldr	r3, [pc, #44]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad4e:	4908      	ldr	r1, [pc, #32]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad50:	4313      	orrs	r3, r2
 800ad52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad5e:	d109      	bne.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad60:	4b03      	ldr	r3, [pc, #12]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad62:	68db      	ldr	r3, [r3, #12]
 800ad64:	4a02      	ldr	r2, [pc, #8]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ad6a:	60d3      	str	r3, [r2, #12]
 800ad6c:	e002      	b.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800ad6e:	bf00      	nop
 800ad70:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d015      	beq.n	800adac <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ad80:	4b29      	ldr	r3, [pc, #164]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ad82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad86:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad8e:	4926      	ldr	r1, [pc, #152]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ad90:	4313      	orrs	r3, r2
 800ad92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad9e:	d105      	bne.n	800adac <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ada0:	4b21      	ldr	r3, [pc, #132]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ada2:	68db      	ldr	r3, [r3, #12]
 800ada4:	4a20      	ldr	r2, [pc, #128]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ada6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800adaa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d015      	beq.n	800ade4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800adb8:	4b1b      	ldr	r3, [pc, #108]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adbe:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800adc6:	4918      	ldr	r1, [pc, #96]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adc8:	4313      	orrs	r3, r2
 800adca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800add2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800add6:	d105      	bne.n	800ade4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800add8:	4b13      	ldr	r3, [pc, #76]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adda:	68db      	ldr	r3, [r3, #12]
 800addc:	4a12      	ldr	r2, [pc, #72]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ade2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800adec:	2b00      	cmp	r3, #0
 800adee:	d015      	beq.n	800ae1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800adf0:	4b0d      	ldr	r3, [pc, #52]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adf2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800adf6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adfe:	490a      	ldr	r1, [pc, #40]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ae00:	4313      	orrs	r3, r2
 800ae02:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ae0e:	d105      	bne.n	800ae1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ae10:	4b05      	ldr	r3, [pc, #20]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ae12:	68db      	ldr	r3, [r3, #12]
 800ae14:	4a04      	ldr	r2, [pc, #16]	@ (800ae28 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ae16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ae1a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ae1c:	7cbb      	ldrb	r3, [r7, #18]
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3718      	adds	r7, #24
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bd80      	pop	{r7, pc}
 800ae26:	bf00      	nop
 800ae28:	40021000 	.word	0x40021000

0800ae2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b082      	sub	sp, #8
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d101      	bne.n	800ae3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	e054      	b.n	800aee8 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d111      	bne.n	800ae6e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f001 fee2 	bl	800cc1c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d102      	bne.n	800ae66 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a23      	ldr	r2, [pc, #140]	@ (800aef0 <HAL_TIM_Base_Init+0xc4>)
 800ae64:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2202      	movs	r2, #2
 800ae72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681a      	ldr	r2, [r3, #0]
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	3304      	adds	r3, #4
 800ae7e:	4619      	mov	r1, r3
 800ae80:	4610      	mov	r0, r2
 800ae82:	f001 fa2b 	bl	800c2dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2201      	movs	r2, #1
 800ae8a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2201      	movs	r2, #1
 800ae92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	2201      	movs	r2, #1
 800ae9a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2201      	movs	r2, #1
 800aea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2201      	movs	r2, #1
 800aeaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2201      	movs	r2, #1
 800aec2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2201      	movs	r2, #1
 800aeca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2201      	movs	r2, #1
 800aed2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2201      	movs	r2, #1
 800aeda:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2201      	movs	r2, #1
 800aee2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aee6:	2300      	movs	r3, #0
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	3708      	adds	r7, #8
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}
 800aef0:	080070d5 	.word	0x080070d5

0800aef4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800aef4:	b480      	push	{r7}
 800aef6:	b085      	sub	sp, #20
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af02:	b2db      	uxtb	r3, r3
 800af04:	2b01      	cmp	r3, #1
 800af06:	d001      	beq.n	800af0c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800af08:	2301      	movs	r3, #1
 800af0a:	e04c      	b.n	800afa6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2202      	movs	r2, #2
 800af10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	4a26      	ldr	r2, [pc, #152]	@ (800afb4 <HAL_TIM_Base_Start+0xc0>)
 800af1a:	4293      	cmp	r3, r2
 800af1c:	d022      	beq.n	800af64 <HAL_TIM_Base_Start+0x70>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af26:	d01d      	beq.n	800af64 <HAL_TIM_Base_Start+0x70>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a22      	ldr	r2, [pc, #136]	@ (800afb8 <HAL_TIM_Base_Start+0xc4>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d018      	beq.n	800af64 <HAL_TIM_Base_Start+0x70>
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	4a21      	ldr	r2, [pc, #132]	@ (800afbc <HAL_TIM_Base_Start+0xc8>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d013      	beq.n	800af64 <HAL_TIM_Base_Start+0x70>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	4a1f      	ldr	r2, [pc, #124]	@ (800afc0 <HAL_TIM_Base_Start+0xcc>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d00e      	beq.n	800af64 <HAL_TIM_Base_Start+0x70>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	4a1e      	ldr	r2, [pc, #120]	@ (800afc4 <HAL_TIM_Base_Start+0xd0>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d009      	beq.n	800af64 <HAL_TIM_Base_Start+0x70>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	4a1c      	ldr	r2, [pc, #112]	@ (800afc8 <HAL_TIM_Base_Start+0xd4>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d004      	beq.n	800af64 <HAL_TIM_Base_Start+0x70>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4a1b      	ldr	r2, [pc, #108]	@ (800afcc <HAL_TIM_Base_Start+0xd8>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d115      	bne.n	800af90 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	689a      	ldr	r2, [r3, #8]
 800af6a:	4b19      	ldr	r3, [pc, #100]	@ (800afd0 <HAL_TIM_Base_Start+0xdc>)
 800af6c:	4013      	ands	r3, r2
 800af6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2b06      	cmp	r3, #6
 800af74:	d015      	beq.n	800afa2 <HAL_TIM_Base_Start+0xae>
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af7c:	d011      	beq.n	800afa2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	681a      	ldr	r2, [r3, #0]
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	f042 0201 	orr.w	r2, r2, #1
 800af8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af8e:	e008      	b.n	800afa2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	681a      	ldr	r2, [r3, #0]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f042 0201 	orr.w	r2, r2, #1
 800af9e:	601a      	str	r2, [r3, #0]
 800afa0:	e000      	b.n	800afa4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800afa2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800afa4:	2300      	movs	r3, #0
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3714      	adds	r7, #20
 800afaa:	46bd      	mov	sp, r7
 800afac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb0:	4770      	bx	lr
 800afb2:	bf00      	nop
 800afb4:	40012c00 	.word	0x40012c00
 800afb8:	40000400 	.word	0x40000400
 800afbc:	40000800 	.word	0x40000800
 800afc0:	40000c00 	.word	0x40000c00
 800afc4:	40013400 	.word	0x40013400
 800afc8:	40014000 	.word	0x40014000
 800afcc:	40015000 	.word	0x40015000
 800afd0:	00010007 	.word	0x00010007

0800afd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800afd4:	b480      	push	{r7}
 800afd6:	b085      	sub	sp, #20
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800afe2:	b2db      	uxtb	r3, r3
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d001      	beq.n	800afec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800afe8:	2301      	movs	r3, #1
 800afea:	e054      	b.n	800b096 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2202      	movs	r2, #2
 800aff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	68da      	ldr	r2, [r3, #12]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f042 0201 	orr.w	r2, r2, #1
 800b002:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	4a26      	ldr	r2, [pc, #152]	@ (800b0a4 <HAL_TIM_Base_Start_IT+0xd0>)
 800b00a:	4293      	cmp	r3, r2
 800b00c:	d022      	beq.n	800b054 <HAL_TIM_Base_Start_IT+0x80>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b016:	d01d      	beq.n	800b054 <HAL_TIM_Base_Start_IT+0x80>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4a22      	ldr	r2, [pc, #136]	@ (800b0a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800b01e:	4293      	cmp	r3, r2
 800b020:	d018      	beq.n	800b054 <HAL_TIM_Base_Start_IT+0x80>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	4a21      	ldr	r2, [pc, #132]	@ (800b0ac <HAL_TIM_Base_Start_IT+0xd8>)
 800b028:	4293      	cmp	r3, r2
 800b02a:	d013      	beq.n	800b054 <HAL_TIM_Base_Start_IT+0x80>
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4a1f      	ldr	r2, [pc, #124]	@ (800b0b0 <HAL_TIM_Base_Start_IT+0xdc>)
 800b032:	4293      	cmp	r3, r2
 800b034:	d00e      	beq.n	800b054 <HAL_TIM_Base_Start_IT+0x80>
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	4a1e      	ldr	r2, [pc, #120]	@ (800b0b4 <HAL_TIM_Base_Start_IT+0xe0>)
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d009      	beq.n	800b054 <HAL_TIM_Base_Start_IT+0x80>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a1c      	ldr	r2, [pc, #112]	@ (800b0b8 <HAL_TIM_Base_Start_IT+0xe4>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d004      	beq.n	800b054 <HAL_TIM_Base_Start_IT+0x80>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	4a1b      	ldr	r2, [pc, #108]	@ (800b0bc <HAL_TIM_Base_Start_IT+0xe8>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d115      	bne.n	800b080 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	689a      	ldr	r2, [r3, #8]
 800b05a:	4b19      	ldr	r3, [pc, #100]	@ (800b0c0 <HAL_TIM_Base_Start_IT+0xec>)
 800b05c:	4013      	ands	r3, r2
 800b05e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	2b06      	cmp	r3, #6
 800b064:	d015      	beq.n	800b092 <HAL_TIM_Base_Start_IT+0xbe>
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b06c:	d011      	beq.n	800b092 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f042 0201 	orr.w	r2, r2, #1
 800b07c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b07e:	e008      	b.n	800b092 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f042 0201 	orr.w	r2, r2, #1
 800b08e:	601a      	str	r2, [r3, #0]
 800b090:	e000      	b.n	800b094 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b092:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b094:	2300      	movs	r3, #0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3714      	adds	r7, #20
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr
 800b0a2:	bf00      	nop
 800b0a4:	40012c00 	.word	0x40012c00
 800b0a8:	40000400 	.word	0x40000400
 800b0ac:	40000800 	.word	0x40000800
 800b0b0:	40000c00 	.word	0x40000c00
 800b0b4:	40013400 	.word	0x40013400
 800b0b8:	40014000 	.word	0x40014000
 800b0bc:	40015000 	.word	0x40015000
 800b0c0:	00010007 	.word	0x00010007

0800b0c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b082      	sub	sp, #8
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d101      	bne.n	800b0d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	e054      	b.n	800b180 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b0dc:	b2db      	uxtb	r3, r3
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d111      	bne.n	800b106 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f001 fd96 	bl	800cc1c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d102      	bne.n	800b0fe <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	4a23      	ldr	r2, [pc, #140]	@ (800b188 <HAL_TIM_PWM_Init+0xc4>)
 800b0fc:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2202      	movs	r2, #2
 800b10a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681a      	ldr	r2, [r3, #0]
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	3304      	adds	r3, #4
 800b116:	4619      	mov	r1, r3
 800b118:	4610      	mov	r0, r2
 800b11a:	f001 f8df 	bl	800c2dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2201      	movs	r2, #1
 800b122:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2201      	movs	r2, #1
 800b12a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2201      	movs	r2, #1
 800b132:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2201      	movs	r2, #1
 800b13a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2201      	movs	r2, #1
 800b142:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2201      	movs	r2, #1
 800b14a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2201      	movs	r2, #1
 800b152:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2201      	movs	r2, #1
 800b15a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2201      	movs	r2, #1
 800b162:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2201      	movs	r2, #1
 800b16a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	2201      	movs	r2, #1
 800b172:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2201      	movs	r2, #1
 800b17a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b17e:	2300      	movs	r3, #0
}
 800b180:	4618      	mov	r0, r3
 800b182:	3708      	adds	r7, #8
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}
 800b188:	08007089 	.word	0x08007089

0800b18c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b084      	sub	sp, #16
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d109      	bne.n	800b1b0 <HAL_TIM_PWM_Start+0x24>
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b1a2:	b2db      	uxtb	r3, r3
 800b1a4:	2b01      	cmp	r3, #1
 800b1a6:	bf14      	ite	ne
 800b1a8:	2301      	movne	r3, #1
 800b1aa:	2300      	moveq	r3, #0
 800b1ac:	b2db      	uxtb	r3, r3
 800b1ae:	e03c      	b.n	800b22a <HAL_TIM_PWM_Start+0x9e>
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	2b04      	cmp	r3, #4
 800b1b4:	d109      	bne.n	800b1ca <HAL_TIM_PWM_Start+0x3e>
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b1bc:	b2db      	uxtb	r3, r3
 800b1be:	2b01      	cmp	r3, #1
 800b1c0:	bf14      	ite	ne
 800b1c2:	2301      	movne	r3, #1
 800b1c4:	2300      	moveq	r3, #0
 800b1c6:	b2db      	uxtb	r3, r3
 800b1c8:	e02f      	b.n	800b22a <HAL_TIM_PWM_Start+0x9e>
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	2b08      	cmp	r3, #8
 800b1ce:	d109      	bne.n	800b1e4 <HAL_TIM_PWM_Start+0x58>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b1d6:	b2db      	uxtb	r3, r3
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	bf14      	ite	ne
 800b1dc:	2301      	movne	r3, #1
 800b1de:	2300      	moveq	r3, #0
 800b1e0:	b2db      	uxtb	r3, r3
 800b1e2:	e022      	b.n	800b22a <HAL_TIM_PWM_Start+0x9e>
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	2b0c      	cmp	r3, #12
 800b1e8:	d109      	bne.n	800b1fe <HAL_TIM_PWM_Start+0x72>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1f0:	b2db      	uxtb	r3, r3
 800b1f2:	2b01      	cmp	r3, #1
 800b1f4:	bf14      	ite	ne
 800b1f6:	2301      	movne	r3, #1
 800b1f8:	2300      	moveq	r3, #0
 800b1fa:	b2db      	uxtb	r3, r3
 800b1fc:	e015      	b.n	800b22a <HAL_TIM_PWM_Start+0x9e>
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	2b10      	cmp	r3, #16
 800b202:	d109      	bne.n	800b218 <HAL_TIM_PWM_Start+0x8c>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	bf14      	ite	ne
 800b210:	2301      	movne	r3, #1
 800b212:	2300      	moveq	r3, #0
 800b214:	b2db      	uxtb	r3, r3
 800b216:	e008      	b.n	800b22a <HAL_TIM_PWM_Start+0x9e>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b21e:	b2db      	uxtb	r3, r3
 800b220:	2b01      	cmp	r3, #1
 800b222:	bf14      	ite	ne
 800b224:	2301      	movne	r3, #1
 800b226:	2300      	moveq	r3, #0
 800b228:	b2db      	uxtb	r3, r3
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d001      	beq.n	800b232 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b22e:	2301      	movs	r3, #1
 800b230:	e0a6      	b.n	800b380 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d104      	bne.n	800b242 <HAL_TIM_PWM_Start+0xb6>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2202      	movs	r2, #2
 800b23c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b240:	e023      	b.n	800b28a <HAL_TIM_PWM_Start+0xfe>
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	2b04      	cmp	r3, #4
 800b246:	d104      	bne.n	800b252 <HAL_TIM_PWM_Start+0xc6>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2202      	movs	r2, #2
 800b24c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b250:	e01b      	b.n	800b28a <HAL_TIM_PWM_Start+0xfe>
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	2b08      	cmp	r3, #8
 800b256:	d104      	bne.n	800b262 <HAL_TIM_PWM_Start+0xd6>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2202      	movs	r2, #2
 800b25c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b260:	e013      	b.n	800b28a <HAL_TIM_PWM_Start+0xfe>
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	2b0c      	cmp	r3, #12
 800b266:	d104      	bne.n	800b272 <HAL_TIM_PWM_Start+0xe6>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2202      	movs	r2, #2
 800b26c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b270:	e00b      	b.n	800b28a <HAL_TIM_PWM_Start+0xfe>
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	2b10      	cmp	r3, #16
 800b276:	d104      	bne.n	800b282 <HAL_TIM_PWM_Start+0xf6>
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2202      	movs	r2, #2
 800b27c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b280:	e003      	b.n	800b28a <HAL_TIM_PWM_Start+0xfe>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2202      	movs	r2, #2
 800b286:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	2201      	movs	r2, #1
 800b290:	6839      	ldr	r1, [r7, #0]
 800b292:	4618      	mov	r0, r3
 800b294:	f001 fc9c 	bl	800cbd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4a3a      	ldr	r2, [pc, #232]	@ (800b388 <HAL_TIM_PWM_Start+0x1fc>)
 800b29e:	4293      	cmp	r3, r2
 800b2a0:	d018      	beq.n	800b2d4 <HAL_TIM_PWM_Start+0x148>
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	4a39      	ldr	r2, [pc, #228]	@ (800b38c <HAL_TIM_PWM_Start+0x200>)
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d013      	beq.n	800b2d4 <HAL_TIM_PWM_Start+0x148>
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a37      	ldr	r2, [pc, #220]	@ (800b390 <HAL_TIM_PWM_Start+0x204>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d00e      	beq.n	800b2d4 <HAL_TIM_PWM_Start+0x148>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	4a36      	ldr	r2, [pc, #216]	@ (800b394 <HAL_TIM_PWM_Start+0x208>)
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d009      	beq.n	800b2d4 <HAL_TIM_PWM_Start+0x148>
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a34      	ldr	r2, [pc, #208]	@ (800b398 <HAL_TIM_PWM_Start+0x20c>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d004      	beq.n	800b2d4 <HAL_TIM_PWM_Start+0x148>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	4a33      	ldr	r2, [pc, #204]	@ (800b39c <HAL_TIM_PWM_Start+0x210>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d101      	bne.n	800b2d8 <HAL_TIM_PWM_Start+0x14c>
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	e000      	b.n	800b2da <HAL_TIM_PWM_Start+0x14e>
 800b2d8:	2300      	movs	r3, #0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d007      	beq.n	800b2ee <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b2ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	4a25      	ldr	r2, [pc, #148]	@ (800b388 <HAL_TIM_PWM_Start+0x1fc>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d022      	beq.n	800b33e <HAL_TIM_PWM_Start+0x1b2>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b300:	d01d      	beq.n	800b33e <HAL_TIM_PWM_Start+0x1b2>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	4a26      	ldr	r2, [pc, #152]	@ (800b3a0 <HAL_TIM_PWM_Start+0x214>)
 800b308:	4293      	cmp	r3, r2
 800b30a:	d018      	beq.n	800b33e <HAL_TIM_PWM_Start+0x1b2>
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a24      	ldr	r2, [pc, #144]	@ (800b3a4 <HAL_TIM_PWM_Start+0x218>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d013      	beq.n	800b33e <HAL_TIM_PWM_Start+0x1b2>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	4a23      	ldr	r2, [pc, #140]	@ (800b3a8 <HAL_TIM_PWM_Start+0x21c>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d00e      	beq.n	800b33e <HAL_TIM_PWM_Start+0x1b2>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4a19      	ldr	r2, [pc, #100]	@ (800b38c <HAL_TIM_PWM_Start+0x200>)
 800b326:	4293      	cmp	r3, r2
 800b328:	d009      	beq.n	800b33e <HAL_TIM_PWM_Start+0x1b2>
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4a18      	ldr	r2, [pc, #96]	@ (800b390 <HAL_TIM_PWM_Start+0x204>)
 800b330:	4293      	cmp	r3, r2
 800b332:	d004      	beq.n	800b33e <HAL_TIM_PWM_Start+0x1b2>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	4a18      	ldr	r2, [pc, #96]	@ (800b39c <HAL_TIM_PWM_Start+0x210>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d115      	bne.n	800b36a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	689a      	ldr	r2, [r3, #8]
 800b344:	4b19      	ldr	r3, [pc, #100]	@ (800b3ac <HAL_TIM_PWM_Start+0x220>)
 800b346:	4013      	ands	r3, r2
 800b348:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	2b06      	cmp	r3, #6
 800b34e:	d015      	beq.n	800b37c <HAL_TIM_PWM_Start+0x1f0>
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b356:	d011      	beq.n	800b37c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	681a      	ldr	r2, [r3, #0]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f042 0201 	orr.w	r2, r2, #1
 800b366:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b368:	e008      	b.n	800b37c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	681a      	ldr	r2, [r3, #0]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f042 0201 	orr.w	r2, r2, #1
 800b378:	601a      	str	r2, [r3, #0]
 800b37a:	e000      	b.n	800b37e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b37c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b37e:	2300      	movs	r3, #0
}
 800b380:	4618      	mov	r0, r3
 800b382:	3710      	adds	r7, #16
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}
 800b388:	40012c00 	.word	0x40012c00
 800b38c:	40013400 	.word	0x40013400
 800b390:	40014000 	.word	0x40014000
 800b394:	40014400 	.word	0x40014400
 800b398:	40014800 	.word	0x40014800
 800b39c:	40015000 	.word	0x40015000
 800b3a0:	40000400 	.word	0x40000400
 800b3a4:	40000800 	.word	0x40000800
 800b3a8:	40000c00 	.word	0x40000c00
 800b3ac:	00010007 	.word	0x00010007

0800b3b0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b082      	sub	sp, #8
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
 800b3b8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d101      	bne.n	800b3c4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e04c      	b.n	800b45e <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3ca:	b2db      	uxtb	r3, r3
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d111      	bne.n	800b3f4 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b3d8:	6878      	ldr	r0, [r7, #4]
 800b3da:	f001 fc1f 	bl	800cc1c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d102      	bne.n	800b3ec <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	4a1f      	ldr	r2, [pc, #124]	@ (800b468 <HAL_TIM_OnePulse_Init+0xb8>)
 800b3ea:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2202      	movs	r2, #2
 800b3f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681a      	ldr	r2, [r3, #0]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	3304      	adds	r3, #4
 800b404:	4619      	mov	r1, r3
 800b406:	4610      	mov	r0, r2
 800b408:	f000 ff68 	bl	800c2dc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	681a      	ldr	r2, [r3, #0]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f022 0208 	bic.w	r2, r2, #8
 800b41a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	6819      	ldr	r1, [r3, #0]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	683a      	ldr	r2, [r7, #0]
 800b428:	430a      	orrs	r2, r1
 800b42a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2201      	movs	r2, #1
 800b430:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2201      	movs	r2, #1
 800b438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2201      	movs	r2, #1
 800b440:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2201      	movs	r2, #1
 800b448:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2201      	movs	r2, #1
 800b450:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2201      	movs	r2, #1
 800b458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b45c:	2300      	movs	r3, #0
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3708      	adds	r7, #8
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}
 800b466:	bf00      	nop
 800b468:	0800b46d 	.word	0x0800b46d

0800b46c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800b46c:	b480      	push	{r7}
 800b46e:	b083      	sub	sp, #12
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800b474:	bf00      	nop
 800b476:	370c      	adds	r7, #12
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr

0800b480 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b084      	sub	sp, #16
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
 800b488:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b490:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b498:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b4a0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b4a8:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b4aa:	7bfb      	ldrb	r3, [r7, #15]
 800b4ac:	2b01      	cmp	r3, #1
 800b4ae:	d108      	bne.n	800b4c2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b4b0:	7bbb      	ldrb	r3, [r7, #14]
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d105      	bne.n	800b4c2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b4b6:	7b7b      	ldrb	r3, [r7, #13]
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	d102      	bne.n	800b4c2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b4bc:	7b3b      	ldrb	r3, [r7, #12]
 800b4be:	2b01      	cmp	r3, #1
 800b4c0:	d001      	beq.n	800b4c6 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	e059      	b.n	800b57a <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2202      	movs	r2, #2
 800b4ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2202      	movs	r2, #2
 800b4d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2202      	movs	r2, #2
 800b4da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2202      	movs	r2, #2
 800b4e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	68da      	ldr	r2, [r3, #12]
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f042 0202 	orr.w	r2, r2, #2
 800b4f4:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	68da      	ldr	r2, [r3, #12]
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f042 0204 	orr.w	r2, r2, #4
 800b504:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	2201      	movs	r2, #1
 800b50c:	2100      	movs	r1, #0
 800b50e:	4618      	mov	r0, r3
 800b510:	f001 fb5e 	bl	800cbd0 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	2201      	movs	r2, #1
 800b51a:	2104      	movs	r1, #4
 800b51c:	4618      	mov	r0, r3
 800b51e:	f001 fb57 	bl	800cbd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	4a17      	ldr	r2, [pc, #92]	@ (800b584 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d018      	beq.n	800b55e <HAL_TIM_OnePulse_Start_IT+0xde>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	4a15      	ldr	r2, [pc, #84]	@ (800b588 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d013      	beq.n	800b55e <HAL_TIM_OnePulse_Start_IT+0xde>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4a14      	ldr	r2, [pc, #80]	@ (800b58c <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d00e      	beq.n	800b55e <HAL_TIM_OnePulse_Start_IT+0xde>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4a12      	ldr	r2, [pc, #72]	@ (800b590 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800b546:	4293      	cmp	r3, r2
 800b548:	d009      	beq.n	800b55e <HAL_TIM_OnePulse_Start_IT+0xde>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a11      	ldr	r2, [pc, #68]	@ (800b594 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d004      	beq.n	800b55e <HAL_TIM_OnePulse_Start_IT+0xde>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	4a0f      	ldr	r2, [pc, #60]	@ (800b598 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d101      	bne.n	800b562 <HAL_TIM_OnePulse_Start_IT+0xe2>
 800b55e:	2301      	movs	r3, #1
 800b560:	e000      	b.n	800b564 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800b562:	2300      	movs	r3, #0
 800b564:	2b00      	cmp	r3, #0
 800b566:	d007      	beq.n	800b578 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b576:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800b578:	2300      	movs	r3, #0
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3710      	adds	r7, #16
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	40012c00 	.word	0x40012c00
 800b588:	40013400 	.word	0x40013400
 800b58c:	40014000 	.word	0x40014000
 800b590:	40014400 	.word	0x40014400
 800b594:	40014800 	.word	0x40014800
 800b598:	40015000 	.word	0x40015000

0800b59c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b086      	sub	sp, #24
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d101      	bne.n	800b5b0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e0a2      	b.n	800b6f6 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5b6:	b2db      	uxtb	r3, r3
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d111      	bne.n	800b5e0 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f001 fb29 	bl	800cc1c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d102      	bne.n	800b5d8 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	4a4a      	ldr	r2, [pc, #296]	@ (800b700 <HAL_TIM_Encoder_Init+0x164>)
 800b5d6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2202      	movs	r2, #2
 800b5e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	689b      	ldr	r3, [r3, #8]
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	6812      	ldr	r2, [r2, #0]
 800b5f2:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800b5f6:	f023 0307 	bic.w	r3, r3, #7
 800b5fa:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	3304      	adds	r3, #4
 800b604:	4619      	mov	r1, r3
 800b606:	4610      	mov	r0, r2
 800b608:	f000 fe68 	bl	800c2dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	689b      	ldr	r3, [r3, #8]
 800b612:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	699b      	ldr	r3, [r3, #24]
 800b61a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	6a1b      	ldr	r3, [r3, #32]
 800b622:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	697a      	ldr	r2, [r7, #20]
 800b62a:	4313      	orrs	r3, r2
 800b62c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b634:	f023 0303 	bic.w	r3, r3, #3
 800b638:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	689a      	ldr	r2, [r3, #8]
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	699b      	ldr	r3, [r3, #24]
 800b642:	021b      	lsls	r3, r3, #8
 800b644:	4313      	orrs	r3, r2
 800b646:	693a      	ldr	r2, [r7, #16]
 800b648:	4313      	orrs	r3, r2
 800b64a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800b652:	f023 030c 	bic.w	r3, r3, #12
 800b656:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b65e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	68da      	ldr	r2, [r3, #12]
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	69db      	ldr	r3, [r3, #28]
 800b66c:	021b      	lsls	r3, r3, #8
 800b66e:	4313      	orrs	r3, r2
 800b670:	693a      	ldr	r2, [r7, #16]
 800b672:	4313      	orrs	r3, r2
 800b674:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	691b      	ldr	r3, [r3, #16]
 800b67a:	011a      	lsls	r2, r3, #4
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	6a1b      	ldr	r3, [r3, #32]
 800b680:	031b      	lsls	r3, r3, #12
 800b682:	4313      	orrs	r3, r2
 800b684:	693a      	ldr	r2, [r7, #16]
 800b686:	4313      	orrs	r3, r2
 800b688:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800b690:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800b698:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	685a      	ldr	r2, [r3, #4]
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	695b      	ldr	r3, [r3, #20]
 800b6a2:	011b      	lsls	r3, r3, #4
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	68fa      	ldr	r2, [r7, #12]
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	697a      	ldr	r2, [r7, #20]
 800b6b2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	693a      	ldr	r2, [r7, #16]
 800b6ba:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	68fa      	ldr	r2, [r7, #12]
 800b6c2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2201      	movs	r2, #1
 800b6d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2201      	movs	r2, #1
 800b6e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2201      	movs	r2, #1
 800b6e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b6f4:	2300      	movs	r3, #0
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3718      	adds	r7, #24
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}
 800b6fe:	bf00      	nop
 800b700:	0800717d 	.word	0x0800717d

0800b704 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b714:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b71c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b724:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b72c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d110      	bne.n	800b756 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b734:	7bfb      	ldrb	r3, [r7, #15]
 800b736:	2b01      	cmp	r3, #1
 800b738:	d102      	bne.n	800b740 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b73a:	7b7b      	ldrb	r3, [r7, #13]
 800b73c:	2b01      	cmp	r3, #1
 800b73e:	d001      	beq.n	800b744 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800b740:	2301      	movs	r3, #1
 800b742:	e069      	b.n	800b818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2202      	movs	r2, #2
 800b748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2202      	movs	r2, #2
 800b750:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b754:	e031      	b.n	800b7ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	2b04      	cmp	r3, #4
 800b75a:	d110      	bne.n	800b77e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b75c:	7bbb      	ldrb	r3, [r7, #14]
 800b75e:	2b01      	cmp	r3, #1
 800b760:	d102      	bne.n	800b768 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b762:	7b3b      	ldrb	r3, [r7, #12]
 800b764:	2b01      	cmp	r3, #1
 800b766:	d001      	beq.n	800b76c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800b768:	2301      	movs	r3, #1
 800b76a:	e055      	b.n	800b818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2202      	movs	r2, #2
 800b770:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2202      	movs	r2, #2
 800b778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b77c:	e01d      	b.n	800b7ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b77e:	7bfb      	ldrb	r3, [r7, #15]
 800b780:	2b01      	cmp	r3, #1
 800b782:	d108      	bne.n	800b796 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b784:	7bbb      	ldrb	r3, [r7, #14]
 800b786:	2b01      	cmp	r3, #1
 800b788:	d105      	bne.n	800b796 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b78a:	7b7b      	ldrb	r3, [r7, #13]
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d102      	bne.n	800b796 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b790:	7b3b      	ldrb	r3, [r7, #12]
 800b792:	2b01      	cmp	r3, #1
 800b794:	d001      	beq.n	800b79a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800b796:	2301      	movs	r3, #1
 800b798:	e03e      	b.n	800b818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	2202      	movs	r2, #2
 800b79e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	2202      	movs	r2, #2
 800b7a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2202      	movs	r2, #2
 800b7ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2202      	movs	r2, #2
 800b7b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d003      	beq.n	800b7c8 <HAL_TIM_Encoder_Start+0xc4>
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	2b04      	cmp	r3, #4
 800b7c4:	d008      	beq.n	800b7d8 <HAL_TIM_Encoder_Start+0xd4>
 800b7c6:	e00f      	b.n	800b7e8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	2201      	movs	r2, #1
 800b7ce:	2100      	movs	r1, #0
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	f001 f9fd 	bl	800cbd0 <TIM_CCxChannelCmd>
      break;
 800b7d6:	e016      	b.n	800b806 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	2201      	movs	r2, #1
 800b7de:	2104      	movs	r1, #4
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f001 f9f5 	bl	800cbd0 <TIM_CCxChannelCmd>
      break;
 800b7e6:	e00e      	b.n	800b806 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	2100      	movs	r1, #0
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f001 f9ed 	bl	800cbd0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	2104      	movs	r1, #4
 800b7fe:	4618      	mov	r0, r3
 800b800:	f001 f9e6 	bl	800cbd0 <TIM_CCxChannelCmd>
      break;
 800b804:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	681a      	ldr	r2, [r3, #0]
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f042 0201 	orr.w	r2, r2, #1
 800b814:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b816:	2300      	movs	r3, #0
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3710      	adds	r7, #16
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}

0800b820 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b084      	sub	sp, #16
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	68db      	ldr	r3, [r3, #12]
 800b82e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	691b      	ldr	r3, [r3, #16]
 800b836:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	f003 0302 	and.w	r3, r3, #2
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d026      	beq.n	800b890 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	f003 0302 	and.w	r3, r3, #2
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d021      	beq.n	800b890 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f06f 0202 	mvn.w	r2, #2
 800b854:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2201      	movs	r2, #1
 800b85a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	699b      	ldr	r3, [r3, #24]
 800b862:	f003 0303 	and.w	r3, r3, #3
 800b866:	2b00      	cmp	r3, #0
 800b868:	d005      	beq.n	800b876 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b870:	6878      	ldr	r0, [r7, #4]
 800b872:	4798      	blx	r3
 800b874:	e009      	b.n	800b88a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2200      	movs	r2, #0
 800b88e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b890:	68bb      	ldr	r3, [r7, #8]
 800b892:	f003 0304 	and.w	r3, r3, #4
 800b896:	2b00      	cmp	r3, #0
 800b898:	d026      	beq.n	800b8e8 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	f003 0304 	and.w	r3, r3, #4
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d021      	beq.n	800b8e8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f06f 0204 	mvn.w	r2, #4
 800b8ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2202      	movs	r2, #2
 800b8b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	699b      	ldr	r3, [r3, #24]
 800b8ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d005      	beq.n	800b8ce <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	4798      	blx	r3
 800b8cc:	e009      	b.n	800b8e2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	f003 0308 	and.w	r3, r3, #8
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d026      	beq.n	800b940 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	f003 0308 	and.w	r3, r3, #8
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d021      	beq.n	800b940 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	f06f 0208 	mvn.w	r2, #8
 800b904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2204      	movs	r2, #4
 800b90a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	69db      	ldr	r3, [r3, #28]
 800b912:	f003 0303 	and.w	r3, r3, #3
 800b916:	2b00      	cmp	r3, #0
 800b918:	d005      	beq.n	800b926 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	4798      	blx	r3
 800b924:	e009      	b.n	800b93a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b92c:	6878      	ldr	r0, [r7, #4]
 800b92e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2200      	movs	r2, #0
 800b93e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	f003 0310 	and.w	r3, r3, #16
 800b946:	2b00      	cmp	r3, #0
 800b948:	d026      	beq.n	800b998 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	f003 0310 	and.w	r3, r3, #16
 800b950:	2b00      	cmp	r3, #0
 800b952:	d021      	beq.n	800b998 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	f06f 0210 	mvn.w	r2, #16
 800b95c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2208      	movs	r2, #8
 800b962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	69db      	ldr	r3, [r3, #28]
 800b96a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d005      	beq.n	800b97e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	4798      	blx	r3
 800b97c:	e009      	b.n	800b992 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2200      	movs	r2, #0
 800b996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	f003 0301 	and.w	r3, r3, #1
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d00e      	beq.n	800b9c0 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	f003 0301 	and.w	r3, r3, #1
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d009      	beq.n	800b9c0 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f06f 0201 	mvn.w	r2, #1
 800b9b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d104      	bne.n	800b9d4 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d00e      	beq.n	800b9f2 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d009      	beq.n	800b9f2 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b9e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d00e      	beq.n	800ba1a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d009      	beq.n	800ba1a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ba0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d00e      	beq.n	800ba42 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d009      	beq.n	800ba42 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ba36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba3e:	6878      	ldr	r0, [r7, #4]
 800ba40:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	f003 0320 	and.w	r3, r3, #32
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d00e      	beq.n	800ba6a <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f003 0320 	and.w	r3, r3, #32
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d009      	beq.n	800ba6a <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	f06f 0220 	mvn.w	r2, #32
 800ba5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d00e      	beq.n	800ba92 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d009      	beq.n	800ba92 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800ba86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ba8e:	6878      	ldr	r0, [r7, #4]
 800ba90:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d00e      	beq.n	800baba <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d009      	beq.n	800baba <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800baae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d00e      	beq.n	800bae2 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d009      	beq.n	800bae2 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800bad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d00e      	beq.n	800bb0a <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d009      	beq.n	800bb0a <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800bafe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bb0a:	bf00      	nop
 800bb0c:	3710      	adds	r7, #16
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}
	...

0800bb14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b086      	sub	sp, #24
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	60f8      	str	r0, [r7, #12]
 800bb1c:	60b9      	str	r1, [r7, #8]
 800bb1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bb20:	2300      	movs	r3, #0
 800bb22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	d101      	bne.n	800bb32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bb2e:	2302      	movs	r3, #2
 800bb30:	e0ff      	b.n	800bd32 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	2201      	movs	r2, #1
 800bb36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2b14      	cmp	r3, #20
 800bb3e:	f200 80f0 	bhi.w	800bd22 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bb42:	a201      	add	r2, pc, #4	@ (adr r2, 800bb48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bb44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb48:	0800bb9d 	.word	0x0800bb9d
 800bb4c:	0800bd23 	.word	0x0800bd23
 800bb50:	0800bd23 	.word	0x0800bd23
 800bb54:	0800bd23 	.word	0x0800bd23
 800bb58:	0800bbdd 	.word	0x0800bbdd
 800bb5c:	0800bd23 	.word	0x0800bd23
 800bb60:	0800bd23 	.word	0x0800bd23
 800bb64:	0800bd23 	.word	0x0800bd23
 800bb68:	0800bc1f 	.word	0x0800bc1f
 800bb6c:	0800bd23 	.word	0x0800bd23
 800bb70:	0800bd23 	.word	0x0800bd23
 800bb74:	0800bd23 	.word	0x0800bd23
 800bb78:	0800bc5f 	.word	0x0800bc5f
 800bb7c:	0800bd23 	.word	0x0800bd23
 800bb80:	0800bd23 	.word	0x0800bd23
 800bb84:	0800bd23 	.word	0x0800bd23
 800bb88:	0800bca1 	.word	0x0800bca1
 800bb8c:	0800bd23 	.word	0x0800bd23
 800bb90:	0800bd23 	.word	0x0800bd23
 800bb94:	0800bd23 	.word	0x0800bd23
 800bb98:	0800bce1 	.word	0x0800bce1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	68b9      	ldr	r1, [r7, #8]
 800bba2:	4618      	mov	r0, r3
 800bba4:	f000 fc4e 	bl	800c444 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	699a      	ldr	r2, [r3, #24]
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f042 0208 	orr.w	r2, r2, #8
 800bbb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	699a      	ldr	r2, [r3, #24]
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f022 0204 	bic.w	r2, r2, #4
 800bbc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	6999      	ldr	r1, [r3, #24]
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	691a      	ldr	r2, [r3, #16]
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	430a      	orrs	r2, r1
 800bbd8:	619a      	str	r2, [r3, #24]
      break;
 800bbda:	e0a5      	b.n	800bd28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	68b9      	ldr	r1, [r7, #8]
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f000 fcc8 	bl	800c578 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	699a      	ldr	r2, [r3, #24]
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bbf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	699a      	ldr	r2, [r3, #24]
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	6999      	ldr	r1, [r3, #24]
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	691b      	ldr	r3, [r3, #16]
 800bc12:	021a      	lsls	r2, r3, #8
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	430a      	orrs	r2, r1
 800bc1a:	619a      	str	r2, [r3, #24]
      break;
 800bc1c:	e084      	b.n	800bd28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	68b9      	ldr	r1, [r7, #8]
 800bc24:	4618      	mov	r0, r3
 800bc26:	f000 fd3b 	bl	800c6a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	69da      	ldr	r2, [r3, #28]
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	f042 0208 	orr.w	r2, r2, #8
 800bc38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	69da      	ldr	r2, [r3, #28]
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f022 0204 	bic.w	r2, r2, #4
 800bc48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	69d9      	ldr	r1, [r3, #28]
 800bc50:	68bb      	ldr	r3, [r7, #8]
 800bc52:	691a      	ldr	r2, [r3, #16]
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	430a      	orrs	r2, r1
 800bc5a:	61da      	str	r2, [r3, #28]
      break;
 800bc5c:	e064      	b.n	800bd28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	68b9      	ldr	r1, [r7, #8]
 800bc64:	4618      	mov	r0, r3
 800bc66:	f000 fdad 	bl	800c7c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	69da      	ldr	r2, [r3, #28]
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	69da      	ldr	r2, [r3, #28]
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	69d9      	ldr	r1, [r3, #28]
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	691b      	ldr	r3, [r3, #16]
 800bc94:	021a      	lsls	r2, r3, #8
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	430a      	orrs	r2, r1
 800bc9c:	61da      	str	r2, [r3, #28]
      break;
 800bc9e:	e043      	b.n	800bd28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	68b9      	ldr	r1, [r7, #8]
 800bca6:	4618      	mov	r0, r3
 800bca8:	f000 fe20 	bl	800c8ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	f042 0208 	orr.w	r2, r2, #8
 800bcba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	f022 0204 	bic.w	r2, r2, #4
 800bcca:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	691a      	ldr	r2, [r3, #16]
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	430a      	orrs	r2, r1
 800bcdc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bcde:	e023      	b.n	800bd28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	68b9      	ldr	r1, [r7, #8]
 800bce6:	4618      	mov	r0, r3
 800bce8:	f000 fe6a 	bl	800c9c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bcfa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd0a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	691b      	ldr	r3, [r3, #16]
 800bd16:	021a      	lsls	r2, r3, #8
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	430a      	orrs	r2, r1
 800bd1e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bd20:	e002      	b.n	800bd28 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bd22:	2301      	movs	r3, #1
 800bd24:	75fb      	strb	r3, [r7, #23]
      break;
 800bd26:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bd30:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3718      	adds	r7, #24
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
 800bd3a:	bf00      	nop

0800bd3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bd46:	2300      	movs	r3, #0
 800bd48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd50:	2b01      	cmp	r3, #1
 800bd52:	d101      	bne.n	800bd58 <HAL_TIM_ConfigClockSource+0x1c>
 800bd54:	2302      	movs	r3, #2
 800bd56:	e0f6      	b.n	800bf46 <HAL_TIM_ConfigClockSource+0x20a>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2202      	movs	r2, #2
 800bd64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bd70:	68bb      	ldr	r3, [r7, #8]
 800bd72:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800bd76:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800bd7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bd82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	68ba      	ldr	r2, [r7, #8]
 800bd8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4a6f      	ldr	r2, [pc, #444]	@ (800bf50 <HAL_TIM_ConfigClockSource+0x214>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	f000 80c1 	beq.w	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800bd98:	4a6d      	ldr	r2, [pc, #436]	@ (800bf50 <HAL_TIM_ConfigClockSource+0x214>)
 800bd9a:	4293      	cmp	r3, r2
 800bd9c:	f200 80c6 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800bda0:	4a6c      	ldr	r2, [pc, #432]	@ (800bf54 <HAL_TIM_ConfigClockSource+0x218>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	f000 80b9 	beq.w	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800bda8:	4a6a      	ldr	r2, [pc, #424]	@ (800bf54 <HAL_TIM_ConfigClockSource+0x218>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	f200 80be 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800bdb0:	4a69      	ldr	r2, [pc, #420]	@ (800bf58 <HAL_TIM_ConfigClockSource+0x21c>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	f000 80b1 	beq.w	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800bdb8:	4a67      	ldr	r2, [pc, #412]	@ (800bf58 <HAL_TIM_ConfigClockSource+0x21c>)
 800bdba:	4293      	cmp	r3, r2
 800bdbc:	f200 80b6 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800bdc0:	4a66      	ldr	r2, [pc, #408]	@ (800bf5c <HAL_TIM_ConfigClockSource+0x220>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	f000 80a9 	beq.w	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800bdc8:	4a64      	ldr	r2, [pc, #400]	@ (800bf5c <HAL_TIM_ConfigClockSource+0x220>)
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	f200 80ae 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800bdd0:	4a63      	ldr	r2, [pc, #396]	@ (800bf60 <HAL_TIM_ConfigClockSource+0x224>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	f000 80a1 	beq.w	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800bdd8:	4a61      	ldr	r2, [pc, #388]	@ (800bf60 <HAL_TIM_ConfigClockSource+0x224>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	f200 80a6 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800bde0:	4a60      	ldr	r2, [pc, #384]	@ (800bf64 <HAL_TIM_ConfigClockSource+0x228>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	f000 8099 	beq.w	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800bde8:	4a5e      	ldr	r2, [pc, #376]	@ (800bf64 <HAL_TIM_ConfigClockSource+0x228>)
 800bdea:	4293      	cmp	r3, r2
 800bdec:	f200 809e 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800bdf0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bdf4:	f000 8091 	beq.w	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800bdf8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bdfc:	f200 8096 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be04:	f000 8089 	beq.w	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800be08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be0c:	f200 808e 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be14:	d03e      	beq.n	800be94 <HAL_TIM_ConfigClockSource+0x158>
 800be16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be1a:	f200 8087 	bhi.w	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be22:	f000 8086 	beq.w	800bf32 <HAL_TIM_ConfigClockSource+0x1f6>
 800be26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be2a:	d87f      	bhi.n	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be2c:	2b70      	cmp	r3, #112	@ 0x70
 800be2e:	d01a      	beq.n	800be66 <HAL_TIM_ConfigClockSource+0x12a>
 800be30:	2b70      	cmp	r3, #112	@ 0x70
 800be32:	d87b      	bhi.n	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be34:	2b60      	cmp	r3, #96	@ 0x60
 800be36:	d050      	beq.n	800beda <HAL_TIM_ConfigClockSource+0x19e>
 800be38:	2b60      	cmp	r3, #96	@ 0x60
 800be3a:	d877      	bhi.n	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be3c:	2b50      	cmp	r3, #80	@ 0x50
 800be3e:	d03c      	beq.n	800beba <HAL_TIM_ConfigClockSource+0x17e>
 800be40:	2b50      	cmp	r3, #80	@ 0x50
 800be42:	d873      	bhi.n	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be44:	2b40      	cmp	r3, #64	@ 0x40
 800be46:	d058      	beq.n	800befa <HAL_TIM_ConfigClockSource+0x1be>
 800be48:	2b40      	cmp	r3, #64	@ 0x40
 800be4a:	d86f      	bhi.n	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be4c:	2b30      	cmp	r3, #48	@ 0x30
 800be4e:	d064      	beq.n	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800be50:	2b30      	cmp	r3, #48	@ 0x30
 800be52:	d86b      	bhi.n	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be54:	2b20      	cmp	r3, #32
 800be56:	d060      	beq.n	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800be58:	2b20      	cmp	r3, #32
 800be5a:	d867      	bhi.n	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d05c      	beq.n	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800be60:	2b10      	cmp	r3, #16
 800be62:	d05a      	beq.n	800bf1a <HAL_TIM_ConfigClockSource+0x1de>
 800be64:	e062      	b.n	800bf2c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800be76:	f000 fe8b 	bl	800cb90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800be88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	68ba      	ldr	r2, [r7, #8]
 800be90:	609a      	str	r2, [r3, #8]
      break;
 800be92:	e04f      	b.n	800bf34 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bea4:	f000 fe74 	bl	800cb90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	689a      	ldr	r2, [r3, #8]
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800beb6:	609a      	str	r2, [r3, #8]
      break;
 800beb8:	e03c      	b.n	800bf34 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bec6:	461a      	mov	r2, r3
 800bec8:	f000 fde6 	bl	800ca98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2150      	movs	r1, #80	@ 0x50
 800bed2:	4618      	mov	r0, r3
 800bed4:	f000 fe3f 	bl	800cb56 <TIM_ITRx_SetConfig>
      break;
 800bed8:	e02c      	b.n	800bf34 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bee6:	461a      	mov	r2, r3
 800bee8:	f000 fe05 	bl	800caf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	2160      	movs	r1, #96	@ 0x60
 800bef2:	4618      	mov	r0, r3
 800bef4:	f000 fe2f 	bl	800cb56 <TIM_ITRx_SetConfig>
      break;
 800bef8:	e01c      	b.n	800bf34 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf06:	461a      	mov	r2, r3
 800bf08:	f000 fdc6 	bl	800ca98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	2140      	movs	r1, #64	@ 0x40
 800bf12:	4618      	mov	r0, r3
 800bf14:	f000 fe1f 	bl	800cb56 <TIM_ITRx_SetConfig>
      break;
 800bf18:	e00c      	b.n	800bf34 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681a      	ldr	r2, [r3, #0]
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4619      	mov	r1, r3
 800bf24:	4610      	mov	r0, r2
 800bf26:	f000 fe16 	bl	800cb56 <TIM_ITRx_SetConfig>
      break;
 800bf2a:	e003      	b.n	800bf34 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	73fb      	strb	r3, [r7, #15]
      break;
 800bf30:	e000      	b.n	800bf34 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800bf32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2201      	movs	r2, #1
 800bf38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bf44:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3710      	adds	r7, #16
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}
 800bf4e:	bf00      	nop
 800bf50:	00100070 	.word	0x00100070
 800bf54:	00100060 	.word	0x00100060
 800bf58:	00100050 	.word	0x00100050
 800bf5c:	00100040 	.word	0x00100040
 800bf60:	00100030 	.word	0x00100030
 800bf64:	00100020 	.word	0x00100020

0800bf68 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800bf70:	bf00      	nop
 800bf72:	370c      	adds	r7, #12
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr

0800bf7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b083      	sub	sp, #12
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bf84:	bf00      	nop
 800bf86:	370c      	adds	r7, #12
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bf90:	b480      	push	{r7}
 800bf92:	b083      	sub	sp, #12
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bf98:	bf00      	nop
 800bf9a:	370c      	adds	r7, #12
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800bfac:	bf00      	nop
 800bfae:	370c      	adds	r7, #12
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b083      	sub	sp, #12
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bfc0:	bf00      	nop
 800bfc2:	370c      	adds	r7, #12
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr

0800bfcc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b083      	sub	sp, #12
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800bfd4:	bf00      	nop
 800bfd6:	370c      	adds	r7, #12
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfde:	4770      	bx	lr

0800bfe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b083      	sub	sp, #12
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bfe8:	bf00      	nop
 800bfea:	370c      	adds	r7, #12
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr

0800bff4 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b083      	sub	sp, #12
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800bffc:	bf00      	nop
 800bffe:	370c      	adds	r7, #12
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr

0800c008 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800c008:	b480      	push	{r7}
 800c00a:	b083      	sub	sp, #12
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800c010:	bf00      	nop
 800c012:	370c      	adds	r7, #12
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr

0800c01c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800c01c:	b480      	push	{r7}
 800c01e:	b087      	sub	sp, #28
 800c020:	af00      	add	r7, sp, #0
 800c022:	60f8      	str	r0, [r7, #12]
 800c024:	460b      	mov	r3, r1
 800c026:	607a      	str	r2, [r7, #4]
 800c028:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800c02a:	2300      	movs	r3, #0
 800c02c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d101      	bne.n	800c038 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800c034:	2301      	movs	r3, #1
 800c036:	e14a      	b.n	800c2ce <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	2b01      	cmp	r3, #1
 800c042:	f040 80dd 	bne.w	800c200 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800c046:	7afb      	ldrb	r3, [r7, #11]
 800c048:	2b1f      	cmp	r3, #31
 800c04a:	f200 80d6 	bhi.w	800c1fa <HAL_TIM_RegisterCallback+0x1de>
 800c04e:	a201      	add	r2, pc, #4	@ (adr r2, 800c054 <HAL_TIM_RegisterCallback+0x38>)
 800c050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c054:	0800c0d5 	.word	0x0800c0d5
 800c058:	0800c0dd 	.word	0x0800c0dd
 800c05c:	0800c0e5 	.word	0x0800c0e5
 800c060:	0800c0ed 	.word	0x0800c0ed
 800c064:	0800c0f5 	.word	0x0800c0f5
 800c068:	0800c0fd 	.word	0x0800c0fd
 800c06c:	0800c105 	.word	0x0800c105
 800c070:	0800c10d 	.word	0x0800c10d
 800c074:	0800c115 	.word	0x0800c115
 800c078:	0800c11d 	.word	0x0800c11d
 800c07c:	0800c125 	.word	0x0800c125
 800c080:	0800c12d 	.word	0x0800c12d
 800c084:	0800c135 	.word	0x0800c135
 800c088:	0800c13d 	.word	0x0800c13d
 800c08c:	0800c147 	.word	0x0800c147
 800c090:	0800c151 	.word	0x0800c151
 800c094:	0800c15b 	.word	0x0800c15b
 800c098:	0800c165 	.word	0x0800c165
 800c09c:	0800c16f 	.word	0x0800c16f
 800c0a0:	0800c179 	.word	0x0800c179
 800c0a4:	0800c183 	.word	0x0800c183
 800c0a8:	0800c18d 	.word	0x0800c18d
 800c0ac:	0800c197 	.word	0x0800c197
 800c0b0:	0800c1a1 	.word	0x0800c1a1
 800c0b4:	0800c1ab 	.word	0x0800c1ab
 800c0b8:	0800c1b5 	.word	0x0800c1b5
 800c0bc:	0800c1bf 	.word	0x0800c1bf
 800c0c0:	0800c1c9 	.word	0x0800c1c9
 800c0c4:	0800c1d3 	.word	0x0800c1d3
 800c0c8:	0800c1dd 	.word	0x0800c1dd
 800c0cc:	0800c1e7 	.word	0x0800c1e7
 800c0d0:	0800c1f1 	.word	0x0800c1f1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	687a      	ldr	r2, [r7, #4]
 800c0d8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800c0da:	e0f7      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	687a      	ldr	r2, [r7, #4]
 800c0e0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800c0e2:	e0f3      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800c0ea:	e0ef      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	687a      	ldr	r2, [r7, #4]
 800c0f0:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800c0f2:	e0eb      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	687a      	ldr	r2, [r7, #4]
 800c0f8:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800c0fa:	e0e7      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800c102:	e0e3      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	687a      	ldr	r2, [r7, #4]
 800c108:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800c10a:	e0df      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800c112:	e0db      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	687a      	ldr	r2, [r7, #4]
 800c118:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800c11a:	e0d7      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800c122:	e0d3      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	687a      	ldr	r2, [r7, #4]
 800c128:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800c12a:	e0cf      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800c132:	e0cb      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	687a      	ldr	r2, [r7, #4]
 800c138:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800c13a:	e0c7      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	687a      	ldr	r2, [r7, #4]
 800c140:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800c144:	e0c2      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	687a      	ldr	r2, [r7, #4]
 800c14a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800c14e:	e0bd      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	687a      	ldr	r2, [r7, #4]
 800c154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800c158:	e0b8      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	687a      	ldr	r2, [r7, #4]
 800c15e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800c162:	e0b3      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	687a      	ldr	r2, [r7, #4]
 800c168:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800c16c:	e0ae      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800c176:	e0a9      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	687a      	ldr	r2, [r7, #4]
 800c17c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800c180:	e0a4      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	687a      	ldr	r2, [r7, #4]
 800c186:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800c18a:	e09f      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	687a      	ldr	r2, [r7, #4]
 800c190:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800c194:	e09a      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	687a      	ldr	r2, [r7, #4]
 800c19a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800c19e:	e095      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	687a      	ldr	r2, [r7, #4]
 800c1a4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800c1a8:	e090      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	687a      	ldr	r2, [r7, #4]
 800c1ae:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800c1b2:	e08b      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	687a      	ldr	r2, [r7, #4]
 800c1b8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800c1bc:	e086      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	687a      	ldr	r2, [r7, #4]
 800c1c2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800c1c6:	e081      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	687a      	ldr	r2, [r7, #4]
 800c1cc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800c1d0:	e07c      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	687a      	ldr	r2, [r7, #4]
 800c1d6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800c1da:	e077      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800c1e4:	e072      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	687a      	ldr	r2, [r7, #4]
 800c1ea:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c1ee:	e06d      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	687a      	ldr	r2, [r7, #4]
 800c1f4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c1f8:	e068      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	75fb      	strb	r3, [r7, #23]
        break;
 800c1fe:	e065      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c206:	b2db      	uxtb	r3, r3
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d15d      	bne.n	800c2c8 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800c20c:	7afb      	ldrb	r3, [r7, #11]
 800c20e:	2b0d      	cmp	r3, #13
 800c210:	d857      	bhi.n	800c2c2 <HAL_TIM_RegisterCallback+0x2a6>
 800c212:	a201      	add	r2, pc, #4	@ (adr r2, 800c218 <HAL_TIM_RegisterCallback+0x1fc>)
 800c214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c218:	0800c251 	.word	0x0800c251
 800c21c:	0800c259 	.word	0x0800c259
 800c220:	0800c261 	.word	0x0800c261
 800c224:	0800c269 	.word	0x0800c269
 800c228:	0800c271 	.word	0x0800c271
 800c22c:	0800c279 	.word	0x0800c279
 800c230:	0800c281 	.word	0x0800c281
 800c234:	0800c289 	.word	0x0800c289
 800c238:	0800c291 	.word	0x0800c291
 800c23c:	0800c299 	.word	0x0800c299
 800c240:	0800c2a1 	.word	0x0800c2a1
 800c244:	0800c2a9 	.word	0x0800c2a9
 800c248:	0800c2b1 	.word	0x0800c2b1
 800c24c:	0800c2b9 	.word	0x0800c2b9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	687a      	ldr	r2, [r7, #4]
 800c254:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800c256:	e039      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	687a      	ldr	r2, [r7, #4]
 800c25c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800c25e:	e035      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	687a      	ldr	r2, [r7, #4]
 800c264:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800c266:	e031      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	687a      	ldr	r2, [r7, #4]
 800c26c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800c26e:	e02d      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	687a      	ldr	r2, [r7, #4]
 800c274:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800c276:	e029      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	687a      	ldr	r2, [r7, #4]
 800c27c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800c27e:	e025      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	687a      	ldr	r2, [r7, #4]
 800c284:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800c286:	e021      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	687a      	ldr	r2, [r7, #4]
 800c28c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800c28e:	e01d      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	687a      	ldr	r2, [r7, #4]
 800c294:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800c296:	e019      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	687a      	ldr	r2, [r7, #4]
 800c29c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800c29e:	e015      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	687a      	ldr	r2, [r7, #4]
 800c2a4:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800c2a6:	e011      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	687a      	ldr	r2, [r7, #4]
 800c2ac:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800c2ae:	e00d      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	687a      	ldr	r2, [r7, #4]
 800c2b4:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800c2b6:	e009      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	687a      	ldr	r2, [r7, #4]
 800c2bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800c2c0:	e004      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	75fb      	strb	r3, [r7, #23]
        break;
 800c2c6:	e001      	b.n	800c2cc <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800c2cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	371c      	adds	r7, #28
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d8:	4770      	bx	lr
 800c2da:	bf00      	nop

0800c2dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	4a4c      	ldr	r2, [pc, #304]	@ (800c420 <TIM_Base_SetConfig+0x144>)
 800c2f0:	4293      	cmp	r3, r2
 800c2f2:	d017      	beq.n	800c324 <TIM_Base_SetConfig+0x48>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2fa:	d013      	beq.n	800c324 <TIM_Base_SetConfig+0x48>
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	4a49      	ldr	r2, [pc, #292]	@ (800c424 <TIM_Base_SetConfig+0x148>)
 800c300:	4293      	cmp	r3, r2
 800c302:	d00f      	beq.n	800c324 <TIM_Base_SetConfig+0x48>
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	4a48      	ldr	r2, [pc, #288]	@ (800c428 <TIM_Base_SetConfig+0x14c>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d00b      	beq.n	800c324 <TIM_Base_SetConfig+0x48>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	4a47      	ldr	r2, [pc, #284]	@ (800c42c <TIM_Base_SetConfig+0x150>)
 800c310:	4293      	cmp	r3, r2
 800c312:	d007      	beq.n	800c324 <TIM_Base_SetConfig+0x48>
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	4a46      	ldr	r2, [pc, #280]	@ (800c430 <TIM_Base_SetConfig+0x154>)
 800c318:	4293      	cmp	r3, r2
 800c31a:	d003      	beq.n	800c324 <TIM_Base_SetConfig+0x48>
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	4a45      	ldr	r2, [pc, #276]	@ (800c434 <TIM_Base_SetConfig+0x158>)
 800c320:	4293      	cmp	r3, r2
 800c322:	d108      	bne.n	800c336 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c32a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	68fa      	ldr	r2, [r7, #12]
 800c332:	4313      	orrs	r3, r2
 800c334:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	4a39      	ldr	r2, [pc, #228]	@ (800c420 <TIM_Base_SetConfig+0x144>)
 800c33a:	4293      	cmp	r3, r2
 800c33c:	d023      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c344:	d01f      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	4a36      	ldr	r2, [pc, #216]	@ (800c424 <TIM_Base_SetConfig+0x148>)
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d01b      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	4a35      	ldr	r2, [pc, #212]	@ (800c428 <TIM_Base_SetConfig+0x14c>)
 800c352:	4293      	cmp	r3, r2
 800c354:	d017      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	4a34      	ldr	r2, [pc, #208]	@ (800c42c <TIM_Base_SetConfig+0x150>)
 800c35a:	4293      	cmp	r3, r2
 800c35c:	d013      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	4a33      	ldr	r2, [pc, #204]	@ (800c430 <TIM_Base_SetConfig+0x154>)
 800c362:	4293      	cmp	r3, r2
 800c364:	d00f      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	4a33      	ldr	r2, [pc, #204]	@ (800c438 <TIM_Base_SetConfig+0x15c>)
 800c36a:	4293      	cmp	r3, r2
 800c36c:	d00b      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	4a32      	ldr	r2, [pc, #200]	@ (800c43c <TIM_Base_SetConfig+0x160>)
 800c372:	4293      	cmp	r3, r2
 800c374:	d007      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	4a31      	ldr	r2, [pc, #196]	@ (800c440 <TIM_Base_SetConfig+0x164>)
 800c37a:	4293      	cmp	r3, r2
 800c37c:	d003      	beq.n	800c386 <TIM_Base_SetConfig+0xaa>
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	4a2c      	ldr	r2, [pc, #176]	@ (800c434 <TIM_Base_SetConfig+0x158>)
 800c382:	4293      	cmp	r3, r2
 800c384:	d108      	bne.n	800c398 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c38c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	68db      	ldr	r3, [r3, #12]
 800c392:	68fa      	ldr	r2, [r7, #12]
 800c394:	4313      	orrs	r3, r2
 800c396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	695b      	ldr	r3, [r3, #20]
 800c3a2:	4313      	orrs	r3, r2
 800c3a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	68fa      	ldr	r2, [r7, #12]
 800c3aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	689a      	ldr	r2, [r3, #8]
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	681a      	ldr	r2, [r3, #0]
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	4a18      	ldr	r2, [pc, #96]	@ (800c420 <TIM_Base_SetConfig+0x144>)
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	d013      	beq.n	800c3ec <TIM_Base_SetConfig+0x110>
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	4a1a      	ldr	r2, [pc, #104]	@ (800c430 <TIM_Base_SetConfig+0x154>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d00f      	beq.n	800c3ec <TIM_Base_SetConfig+0x110>
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	4a1a      	ldr	r2, [pc, #104]	@ (800c438 <TIM_Base_SetConfig+0x15c>)
 800c3d0:	4293      	cmp	r3, r2
 800c3d2:	d00b      	beq.n	800c3ec <TIM_Base_SetConfig+0x110>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	4a19      	ldr	r2, [pc, #100]	@ (800c43c <TIM_Base_SetConfig+0x160>)
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d007      	beq.n	800c3ec <TIM_Base_SetConfig+0x110>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	4a18      	ldr	r2, [pc, #96]	@ (800c440 <TIM_Base_SetConfig+0x164>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d003      	beq.n	800c3ec <TIM_Base_SetConfig+0x110>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	4a13      	ldr	r2, [pc, #76]	@ (800c434 <TIM_Base_SetConfig+0x158>)
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	d103      	bne.n	800c3f4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	691a      	ldr	r2, [r3, #16]
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	691b      	ldr	r3, [r3, #16]
 800c3fe:	f003 0301 	and.w	r3, r3, #1
 800c402:	2b01      	cmp	r3, #1
 800c404:	d105      	bne.n	800c412 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	f023 0201 	bic.w	r2, r3, #1
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	611a      	str	r2, [r3, #16]
  }
}
 800c412:	bf00      	nop
 800c414:	3714      	adds	r7, #20
 800c416:	46bd      	mov	sp, r7
 800c418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41c:	4770      	bx	lr
 800c41e:	bf00      	nop
 800c420:	40012c00 	.word	0x40012c00
 800c424:	40000400 	.word	0x40000400
 800c428:	40000800 	.word	0x40000800
 800c42c:	40000c00 	.word	0x40000c00
 800c430:	40013400 	.word	0x40013400
 800c434:	40015000 	.word	0x40015000
 800c438:	40014000 	.word	0x40014000
 800c43c:	40014400 	.word	0x40014400
 800c440:	40014800 	.word	0x40014800

0800c444 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c444:	b480      	push	{r7}
 800c446:	b087      	sub	sp, #28
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
 800c44c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6a1b      	ldr	r3, [r3, #32]
 800c452:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6a1b      	ldr	r3, [r3, #32]
 800c458:	f023 0201 	bic.w	r2, r3, #1
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	685b      	ldr	r3, [r3, #4]
 800c464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	699b      	ldr	r3, [r3, #24]
 800c46a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f023 0303 	bic.w	r3, r3, #3
 800c47e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	68fa      	ldr	r2, [r7, #12]
 800c486:	4313      	orrs	r3, r2
 800c488:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c48a:	697b      	ldr	r3, [r7, #20]
 800c48c:	f023 0302 	bic.w	r3, r3, #2
 800c490:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	689b      	ldr	r3, [r3, #8]
 800c496:	697a      	ldr	r2, [r7, #20]
 800c498:	4313      	orrs	r3, r2
 800c49a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	4a30      	ldr	r2, [pc, #192]	@ (800c560 <TIM_OC1_SetConfig+0x11c>)
 800c4a0:	4293      	cmp	r3, r2
 800c4a2:	d013      	beq.n	800c4cc <TIM_OC1_SetConfig+0x88>
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	4a2f      	ldr	r2, [pc, #188]	@ (800c564 <TIM_OC1_SetConfig+0x120>)
 800c4a8:	4293      	cmp	r3, r2
 800c4aa:	d00f      	beq.n	800c4cc <TIM_OC1_SetConfig+0x88>
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	4a2e      	ldr	r2, [pc, #184]	@ (800c568 <TIM_OC1_SetConfig+0x124>)
 800c4b0:	4293      	cmp	r3, r2
 800c4b2:	d00b      	beq.n	800c4cc <TIM_OC1_SetConfig+0x88>
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	4a2d      	ldr	r2, [pc, #180]	@ (800c56c <TIM_OC1_SetConfig+0x128>)
 800c4b8:	4293      	cmp	r3, r2
 800c4ba:	d007      	beq.n	800c4cc <TIM_OC1_SetConfig+0x88>
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	4a2c      	ldr	r2, [pc, #176]	@ (800c570 <TIM_OC1_SetConfig+0x12c>)
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d003      	beq.n	800c4cc <TIM_OC1_SetConfig+0x88>
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	4a2b      	ldr	r2, [pc, #172]	@ (800c574 <TIM_OC1_SetConfig+0x130>)
 800c4c8:	4293      	cmp	r3, r2
 800c4ca:	d10c      	bne.n	800c4e6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c4cc:	697b      	ldr	r3, [r7, #20]
 800c4ce:	f023 0308 	bic.w	r3, r3, #8
 800c4d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	68db      	ldr	r3, [r3, #12]
 800c4d8:	697a      	ldr	r2, [r7, #20]
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c4de:	697b      	ldr	r3, [r7, #20]
 800c4e0:	f023 0304 	bic.w	r3, r3, #4
 800c4e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	4a1d      	ldr	r2, [pc, #116]	@ (800c560 <TIM_OC1_SetConfig+0x11c>)
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d013      	beq.n	800c516 <TIM_OC1_SetConfig+0xd2>
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	4a1c      	ldr	r2, [pc, #112]	@ (800c564 <TIM_OC1_SetConfig+0x120>)
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	d00f      	beq.n	800c516 <TIM_OC1_SetConfig+0xd2>
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	4a1b      	ldr	r2, [pc, #108]	@ (800c568 <TIM_OC1_SetConfig+0x124>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d00b      	beq.n	800c516 <TIM_OC1_SetConfig+0xd2>
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	4a1a      	ldr	r2, [pc, #104]	@ (800c56c <TIM_OC1_SetConfig+0x128>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d007      	beq.n	800c516 <TIM_OC1_SetConfig+0xd2>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	4a19      	ldr	r2, [pc, #100]	@ (800c570 <TIM_OC1_SetConfig+0x12c>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	d003      	beq.n	800c516 <TIM_OC1_SetConfig+0xd2>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	4a18      	ldr	r2, [pc, #96]	@ (800c574 <TIM_OC1_SetConfig+0x130>)
 800c512:	4293      	cmp	r3, r2
 800c514:	d111      	bne.n	800c53a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c516:	693b      	ldr	r3, [r7, #16]
 800c518:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c51c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	695b      	ldr	r3, [r3, #20]
 800c52a:	693a      	ldr	r2, [r7, #16]
 800c52c:	4313      	orrs	r3, r2
 800c52e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	699b      	ldr	r3, [r3, #24]
 800c534:	693a      	ldr	r2, [r7, #16]
 800c536:	4313      	orrs	r3, r2
 800c538:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	693a      	ldr	r2, [r7, #16]
 800c53e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	68fa      	ldr	r2, [r7, #12]
 800c544:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	685a      	ldr	r2, [r3, #4]
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	697a      	ldr	r2, [r7, #20]
 800c552:	621a      	str	r2, [r3, #32]
}
 800c554:	bf00      	nop
 800c556:	371c      	adds	r7, #28
 800c558:	46bd      	mov	sp, r7
 800c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55e:	4770      	bx	lr
 800c560:	40012c00 	.word	0x40012c00
 800c564:	40013400 	.word	0x40013400
 800c568:	40014000 	.word	0x40014000
 800c56c:	40014400 	.word	0x40014400
 800c570:	40014800 	.word	0x40014800
 800c574:	40015000 	.word	0x40015000

0800c578 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c578:	b480      	push	{r7}
 800c57a:	b087      	sub	sp, #28
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	6a1b      	ldr	r3, [r3, #32]
 800c586:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	6a1b      	ldr	r3, [r3, #32]
 800c58c:	f023 0210 	bic.w	r2, r3, #16
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	685b      	ldr	r3, [r3, #4]
 800c598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	699b      	ldr	r3, [r3, #24]
 800c59e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c5a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c5aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c5b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c5b4:	683b      	ldr	r3, [r7, #0]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	021b      	lsls	r3, r3, #8
 800c5ba:	68fa      	ldr	r2, [r7, #12]
 800c5bc:	4313      	orrs	r3, r2
 800c5be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c5c0:	697b      	ldr	r3, [r7, #20]
 800c5c2:	f023 0320 	bic.w	r3, r3, #32
 800c5c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	689b      	ldr	r3, [r3, #8]
 800c5cc:	011b      	lsls	r3, r3, #4
 800c5ce:	697a      	ldr	r2, [r7, #20]
 800c5d0:	4313      	orrs	r3, r2
 800c5d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	4a2c      	ldr	r2, [pc, #176]	@ (800c688 <TIM_OC2_SetConfig+0x110>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d007      	beq.n	800c5ec <TIM_OC2_SetConfig+0x74>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	4a2b      	ldr	r2, [pc, #172]	@ (800c68c <TIM_OC2_SetConfig+0x114>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d003      	beq.n	800c5ec <TIM_OC2_SetConfig+0x74>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	4a2a      	ldr	r2, [pc, #168]	@ (800c690 <TIM_OC2_SetConfig+0x118>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d10d      	bne.n	800c608 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c5ec:	697b      	ldr	r3, [r7, #20]
 800c5ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c5f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	68db      	ldr	r3, [r3, #12]
 800c5f8:	011b      	lsls	r3, r3, #4
 800c5fa:	697a      	ldr	r2, [r7, #20]
 800c5fc:	4313      	orrs	r3, r2
 800c5fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c600:	697b      	ldr	r3, [r7, #20]
 800c602:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c606:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	4a1f      	ldr	r2, [pc, #124]	@ (800c688 <TIM_OC2_SetConfig+0x110>)
 800c60c:	4293      	cmp	r3, r2
 800c60e:	d013      	beq.n	800c638 <TIM_OC2_SetConfig+0xc0>
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	4a1e      	ldr	r2, [pc, #120]	@ (800c68c <TIM_OC2_SetConfig+0x114>)
 800c614:	4293      	cmp	r3, r2
 800c616:	d00f      	beq.n	800c638 <TIM_OC2_SetConfig+0xc0>
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	4a1e      	ldr	r2, [pc, #120]	@ (800c694 <TIM_OC2_SetConfig+0x11c>)
 800c61c:	4293      	cmp	r3, r2
 800c61e:	d00b      	beq.n	800c638 <TIM_OC2_SetConfig+0xc0>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	4a1d      	ldr	r2, [pc, #116]	@ (800c698 <TIM_OC2_SetConfig+0x120>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d007      	beq.n	800c638 <TIM_OC2_SetConfig+0xc0>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	4a1c      	ldr	r2, [pc, #112]	@ (800c69c <TIM_OC2_SetConfig+0x124>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d003      	beq.n	800c638 <TIM_OC2_SetConfig+0xc0>
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	4a17      	ldr	r2, [pc, #92]	@ (800c690 <TIM_OC2_SetConfig+0x118>)
 800c634:	4293      	cmp	r3, r2
 800c636:	d113      	bne.n	800c660 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c63e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c640:	693b      	ldr	r3, [r7, #16]
 800c642:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c646:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	695b      	ldr	r3, [r3, #20]
 800c64c:	009b      	lsls	r3, r3, #2
 800c64e:	693a      	ldr	r2, [r7, #16]
 800c650:	4313      	orrs	r3, r2
 800c652:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	699b      	ldr	r3, [r3, #24]
 800c658:	009b      	lsls	r3, r3, #2
 800c65a:	693a      	ldr	r2, [r7, #16]
 800c65c:	4313      	orrs	r3, r2
 800c65e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	693a      	ldr	r2, [r7, #16]
 800c664:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	68fa      	ldr	r2, [r7, #12]
 800c66a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	685a      	ldr	r2, [r3, #4]
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	697a      	ldr	r2, [r7, #20]
 800c678:	621a      	str	r2, [r3, #32]
}
 800c67a:	bf00      	nop
 800c67c:	371c      	adds	r7, #28
 800c67e:	46bd      	mov	sp, r7
 800c680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c684:	4770      	bx	lr
 800c686:	bf00      	nop
 800c688:	40012c00 	.word	0x40012c00
 800c68c:	40013400 	.word	0x40013400
 800c690:	40015000 	.word	0x40015000
 800c694:	40014000 	.word	0x40014000
 800c698:	40014400 	.word	0x40014400
 800c69c:	40014800 	.word	0x40014800

0800c6a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b087      	sub	sp, #28
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
 800c6a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6a1b      	ldr	r3, [r3, #32]
 800c6ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6a1b      	ldr	r3, [r3, #32]
 800c6b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	685b      	ldr	r3, [r3, #4]
 800c6c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	69db      	ldr	r3, [r3, #28]
 800c6c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	f023 0303 	bic.w	r3, r3, #3
 800c6da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	68fa      	ldr	r2, [r7, #12]
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c6ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	689b      	ldr	r3, [r3, #8]
 800c6f2:	021b      	lsls	r3, r3, #8
 800c6f4:	697a      	ldr	r2, [r7, #20]
 800c6f6:	4313      	orrs	r3, r2
 800c6f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	4a2b      	ldr	r2, [pc, #172]	@ (800c7ac <TIM_OC3_SetConfig+0x10c>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	d007      	beq.n	800c712 <TIM_OC3_SetConfig+0x72>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	4a2a      	ldr	r2, [pc, #168]	@ (800c7b0 <TIM_OC3_SetConfig+0x110>)
 800c706:	4293      	cmp	r3, r2
 800c708:	d003      	beq.n	800c712 <TIM_OC3_SetConfig+0x72>
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	4a29      	ldr	r2, [pc, #164]	@ (800c7b4 <TIM_OC3_SetConfig+0x114>)
 800c70e:	4293      	cmp	r3, r2
 800c710:	d10d      	bne.n	800c72e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c712:	697b      	ldr	r3, [r7, #20]
 800c714:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c718:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c71a:	683b      	ldr	r3, [r7, #0]
 800c71c:	68db      	ldr	r3, [r3, #12]
 800c71e:	021b      	lsls	r3, r3, #8
 800c720:	697a      	ldr	r2, [r7, #20]
 800c722:	4313      	orrs	r3, r2
 800c724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c726:	697b      	ldr	r3, [r7, #20]
 800c728:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c72c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	4a1e      	ldr	r2, [pc, #120]	@ (800c7ac <TIM_OC3_SetConfig+0x10c>)
 800c732:	4293      	cmp	r3, r2
 800c734:	d013      	beq.n	800c75e <TIM_OC3_SetConfig+0xbe>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	4a1d      	ldr	r2, [pc, #116]	@ (800c7b0 <TIM_OC3_SetConfig+0x110>)
 800c73a:	4293      	cmp	r3, r2
 800c73c:	d00f      	beq.n	800c75e <TIM_OC3_SetConfig+0xbe>
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	4a1d      	ldr	r2, [pc, #116]	@ (800c7b8 <TIM_OC3_SetConfig+0x118>)
 800c742:	4293      	cmp	r3, r2
 800c744:	d00b      	beq.n	800c75e <TIM_OC3_SetConfig+0xbe>
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	4a1c      	ldr	r2, [pc, #112]	@ (800c7bc <TIM_OC3_SetConfig+0x11c>)
 800c74a:	4293      	cmp	r3, r2
 800c74c:	d007      	beq.n	800c75e <TIM_OC3_SetConfig+0xbe>
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	4a1b      	ldr	r2, [pc, #108]	@ (800c7c0 <TIM_OC3_SetConfig+0x120>)
 800c752:	4293      	cmp	r3, r2
 800c754:	d003      	beq.n	800c75e <TIM_OC3_SetConfig+0xbe>
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	4a16      	ldr	r2, [pc, #88]	@ (800c7b4 <TIM_OC3_SetConfig+0x114>)
 800c75a:	4293      	cmp	r3, r2
 800c75c:	d113      	bne.n	800c786 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c75e:	693b      	ldr	r3, [r7, #16]
 800c760:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c764:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c766:	693b      	ldr	r3, [r7, #16]
 800c768:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c76c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	695b      	ldr	r3, [r3, #20]
 800c772:	011b      	lsls	r3, r3, #4
 800c774:	693a      	ldr	r2, [r7, #16]
 800c776:	4313      	orrs	r3, r2
 800c778:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	699b      	ldr	r3, [r3, #24]
 800c77e:	011b      	lsls	r3, r3, #4
 800c780:	693a      	ldr	r2, [r7, #16]
 800c782:	4313      	orrs	r3, r2
 800c784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	693a      	ldr	r2, [r7, #16]
 800c78a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	68fa      	ldr	r2, [r7, #12]
 800c790:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	685a      	ldr	r2, [r3, #4]
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	697a      	ldr	r2, [r7, #20]
 800c79e:	621a      	str	r2, [r3, #32]
}
 800c7a0:	bf00      	nop
 800c7a2:	371c      	adds	r7, #28
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7aa:	4770      	bx	lr
 800c7ac:	40012c00 	.word	0x40012c00
 800c7b0:	40013400 	.word	0x40013400
 800c7b4:	40015000 	.word	0x40015000
 800c7b8:	40014000 	.word	0x40014000
 800c7bc:	40014400 	.word	0x40014400
 800c7c0:	40014800 	.word	0x40014800

0800c7c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b087      	sub	sp, #28
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6a1b      	ldr	r3, [r3, #32]
 800c7d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	6a1b      	ldr	r3, [r3, #32]
 800c7d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	685b      	ldr	r3, [r3, #4]
 800c7e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	69db      	ldr	r3, [r3, #28]
 800c7ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c7f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c7fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	021b      	lsls	r3, r3, #8
 800c806:	68fa      	ldr	r2, [r7, #12]
 800c808:	4313      	orrs	r3, r2
 800c80a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	689b      	ldr	r3, [r3, #8]
 800c818:	031b      	lsls	r3, r3, #12
 800c81a:	697a      	ldr	r2, [r7, #20]
 800c81c:	4313      	orrs	r3, r2
 800c81e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	4a2c      	ldr	r2, [pc, #176]	@ (800c8d4 <TIM_OC4_SetConfig+0x110>)
 800c824:	4293      	cmp	r3, r2
 800c826:	d007      	beq.n	800c838 <TIM_OC4_SetConfig+0x74>
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	4a2b      	ldr	r2, [pc, #172]	@ (800c8d8 <TIM_OC4_SetConfig+0x114>)
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d003      	beq.n	800c838 <TIM_OC4_SetConfig+0x74>
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	4a2a      	ldr	r2, [pc, #168]	@ (800c8dc <TIM_OC4_SetConfig+0x118>)
 800c834:	4293      	cmp	r3, r2
 800c836:	d10d      	bne.n	800c854 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c838:	697b      	ldr	r3, [r7, #20]
 800c83a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c83e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	68db      	ldr	r3, [r3, #12]
 800c844:	031b      	lsls	r3, r3, #12
 800c846:	697a      	ldr	r2, [r7, #20]
 800c848:	4313      	orrs	r3, r2
 800c84a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c852:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	4a1f      	ldr	r2, [pc, #124]	@ (800c8d4 <TIM_OC4_SetConfig+0x110>)
 800c858:	4293      	cmp	r3, r2
 800c85a:	d013      	beq.n	800c884 <TIM_OC4_SetConfig+0xc0>
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	4a1e      	ldr	r2, [pc, #120]	@ (800c8d8 <TIM_OC4_SetConfig+0x114>)
 800c860:	4293      	cmp	r3, r2
 800c862:	d00f      	beq.n	800c884 <TIM_OC4_SetConfig+0xc0>
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	4a1e      	ldr	r2, [pc, #120]	@ (800c8e0 <TIM_OC4_SetConfig+0x11c>)
 800c868:	4293      	cmp	r3, r2
 800c86a:	d00b      	beq.n	800c884 <TIM_OC4_SetConfig+0xc0>
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	4a1d      	ldr	r2, [pc, #116]	@ (800c8e4 <TIM_OC4_SetConfig+0x120>)
 800c870:	4293      	cmp	r3, r2
 800c872:	d007      	beq.n	800c884 <TIM_OC4_SetConfig+0xc0>
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	4a1c      	ldr	r2, [pc, #112]	@ (800c8e8 <TIM_OC4_SetConfig+0x124>)
 800c878:	4293      	cmp	r3, r2
 800c87a:	d003      	beq.n	800c884 <TIM_OC4_SetConfig+0xc0>
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	4a17      	ldr	r2, [pc, #92]	@ (800c8dc <TIM_OC4_SetConfig+0x118>)
 800c880:	4293      	cmp	r3, r2
 800c882:	d113      	bne.n	800c8ac <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c884:	693b      	ldr	r3, [r7, #16]
 800c886:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c88a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c88c:	693b      	ldr	r3, [r7, #16]
 800c88e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c892:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	695b      	ldr	r3, [r3, #20]
 800c898:	019b      	lsls	r3, r3, #6
 800c89a:	693a      	ldr	r2, [r7, #16]
 800c89c:	4313      	orrs	r3, r2
 800c89e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	699b      	ldr	r3, [r3, #24]
 800c8a4:	019b      	lsls	r3, r3, #6
 800c8a6:	693a      	ldr	r2, [r7, #16]
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	693a      	ldr	r2, [r7, #16]
 800c8b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	68fa      	ldr	r2, [r7, #12]
 800c8b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	685a      	ldr	r2, [r3, #4]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	697a      	ldr	r2, [r7, #20]
 800c8c4:	621a      	str	r2, [r3, #32]
}
 800c8c6:	bf00      	nop
 800c8c8:	371c      	adds	r7, #28
 800c8ca:	46bd      	mov	sp, r7
 800c8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d0:	4770      	bx	lr
 800c8d2:	bf00      	nop
 800c8d4:	40012c00 	.word	0x40012c00
 800c8d8:	40013400 	.word	0x40013400
 800c8dc:	40015000 	.word	0x40015000
 800c8e0:	40014000 	.word	0x40014000
 800c8e4:	40014400 	.word	0x40014400
 800c8e8:	40014800 	.word	0x40014800

0800c8ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b087      	sub	sp, #28
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
 800c8f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	6a1b      	ldr	r3, [r3, #32]
 800c8fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	6a1b      	ldr	r3, [r3, #32]
 800c900:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	685b      	ldr	r3, [r3, #4]
 800c90c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c91a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c91e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	68fa      	ldr	r2, [r7, #12]
 800c926:	4313      	orrs	r3, r2
 800c928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c92a:	693b      	ldr	r3, [r7, #16]
 800c92c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c930:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	689b      	ldr	r3, [r3, #8]
 800c936:	041b      	lsls	r3, r3, #16
 800c938:	693a      	ldr	r2, [r7, #16]
 800c93a:	4313      	orrs	r3, r2
 800c93c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	4a19      	ldr	r2, [pc, #100]	@ (800c9a8 <TIM_OC5_SetConfig+0xbc>)
 800c942:	4293      	cmp	r3, r2
 800c944:	d013      	beq.n	800c96e <TIM_OC5_SetConfig+0x82>
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	4a18      	ldr	r2, [pc, #96]	@ (800c9ac <TIM_OC5_SetConfig+0xc0>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d00f      	beq.n	800c96e <TIM_OC5_SetConfig+0x82>
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	4a17      	ldr	r2, [pc, #92]	@ (800c9b0 <TIM_OC5_SetConfig+0xc4>)
 800c952:	4293      	cmp	r3, r2
 800c954:	d00b      	beq.n	800c96e <TIM_OC5_SetConfig+0x82>
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	4a16      	ldr	r2, [pc, #88]	@ (800c9b4 <TIM_OC5_SetConfig+0xc8>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d007      	beq.n	800c96e <TIM_OC5_SetConfig+0x82>
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	4a15      	ldr	r2, [pc, #84]	@ (800c9b8 <TIM_OC5_SetConfig+0xcc>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d003      	beq.n	800c96e <TIM_OC5_SetConfig+0x82>
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	4a14      	ldr	r2, [pc, #80]	@ (800c9bc <TIM_OC5_SetConfig+0xd0>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d109      	bne.n	800c982 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c974:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	695b      	ldr	r3, [r3, #20]
 800c97a:	021b      	lsls	r3, r3, #8
 800c97c:	697a      	ldr	r2, [r7, #20]
 800c97e:	4313      	orrs	r3, r2
 800c980:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	697a      	ldr	r2, [r7, #20]
 800c986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	68fa      	ldr	r2, [r7, #12]
 800c98c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	685a      	ldr	r2, [r3, #4]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	693a      	ldr	r2, [r7, #16]
 800c99a:	621a      	str	r2, [r3, #32]
}
 800c99c:	bf00      	nop
 800c99e:	371c      	adds	r7, #28
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a6:	4770      	bx	lr
 800c9a8:	40012c00 	.word	0x40012c00
 800c9ac:	40013400 	.word	0x40013400
 800c9b0:	40014000 	.word	0x40014000
 800c9b4:	40014400 	.word	0x40014400
 800c9b8:	40014800 	.word	0x40014800
 800c9bc:	40015000 	.word	0x40015000

0800c9c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b087      	sub	sp, #28
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6a1b      	ldr	r3, [r3, #32]
 800c9ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6a1b      	ldr	r3, [r3, #32]
 800c9d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	685b      	ldr	r3, [r3, #4]
 800c9e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c9e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c9ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	021b      	lsls	r3, r3, #8
 800c9fa:	68fa      	ldr	r2, [r7, #12]
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ca06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	689b      	ldr	r3, [r3, #8]
 800ca0c:	051b      	lsls	r3, r3, #20
 800ca0e:	693a      	ldr	r2, [r7, #16]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	4a1a      	ldr	r2, [pc, #104]	@ (800ca80 <TIM_OC6_SetConfig+0xc0>)
 800ca18:	4293      	cmp	r3, r2
 800ca1a:	d013      	beq.n	800ca44 <TIM_OC6_SetConfig+0x84>
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	4a19      	ldr	r2, [pc, #100]	@ (800ca84 <TIM_OC6_SetConfig+0xc4>)
 800ca20:	4293      	cmp	r3, r2
 800ca22:	d00f      	beq.n	800ca44 <TIM_OC6_SetConfig+0x84>
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	4a18      	ldr	r2, [pc, #96]	@ (800ca88 <TIM_OC6_SetConfig+0xc8>)
 800ca28:	4293      	cmp	r3, r2
 800ca2a:	d00b      	beq.n	800ca44 <TIM_OC6_SetConfig+0x84>
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	4a17      	ldr	r2, [pc, #92]	@ (800ca8c <TIM_OC6_SetConfig+0xcc>)
 800ca30:	4293      	cmp	r3, r2
 800ca32:	d007      	beq.n	800ca44 <TIM_OC6_SetConfig+0x84>
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	4a16      	ldr	r2, [pc, #88]	@ (800ca90 <TIM_OC6_SetConfig+0xd0>)
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	d003      	beq.n	800ca44 <TIM_OC6_SetConfig+0x84>
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	4a15      	ldr	r2, [pc, #84]	@ (800ca94 <TIM_OC6_SetConfig+0xd4>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d109      	bne.n	800ca58 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ca44:	697b      	ldr	r3, [r7, #20]
 800ca46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ca4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	695b      	ldr	r3, [r3, #20]
 800ca50:	029b      	lsls	r3, r3, #10
 800ca52:	697a      	ldr	r2, [r7, #20]
 800ca54:	4313      	orrs	r3, r2
 800ca56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	697a      	ldr	r2, [r7, #20]
 800ca5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	68fa      	ldr	r2, [r7, #12]
 800ca62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	685a      	ldr	r2, [r3, #4]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	693a      	ldr	r2, [r7, #16]
 800ca70:	621a      	str	r2, [r3, #32]
}
 800ca72:	bf00      	nop
 800ca74:	371c      	adds	r7, #28
 800ca76:	46bd      	mov	sp, r7
 800ca78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7c:	4770      	bx	lr
 800ca7e:	bf00      	nop
 800ca80:	40012c00 	.word	0x40012c00
 800ca84:	40013400 	.word	0x40013400
 800ca88:	40014000 	.word	0x40014000
 800ca8c:	40014400 	.word	0x40014400
 800ca90:	40014800 	.word	0x40014800
 800ca94:	40015000 	.word	0x40015000

0800ca98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b087      	sub	sp, #28
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	60f8      	str	r0, [r7, #12]
 800caa0:	60b9      	str	r1, [r7, #8]
 800caa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	6a1b      	ldr	r3, [r3, #32]
 800caa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	6a1b      	ldr	r3, [r3, #32]
 800caae:	f023 0201 	bic.w	r2, r3, #1
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	699b      	ldr	r3, [r3, #24]
 800caba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cabc:	693b      	ldr	r3, [r7, #16]
 800cabe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cac2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	011b      	lsls	r3, r3, #4
 800cac8:	693a      	ldr	r2, [r7, #16]
 800caca:	4313      	orrs	r3, r2
 800cacc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cace:	697b      	ldr	r3, [r7, #20]
 800cad0:	f023 030a 	bic.w	r3, r3, #10
 800cad4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cad6:	697a      	ldr	r2, [r7, #20]
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	4313      	orrs	r3, r2
 800cadc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	693a      	ldr	r2, [r7, #16]
 800cae2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	697a      	ldr	r2, [r7, #20]
 800cae8:	621a      	str	r2, [r3, #32]
}
 800caea:	bf00      	nop
 800caec:	371c      	adds	r7, #28
 800caee:	46bd      	mov	sp, r7
 800caf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf4:	4770      	bx	lr

0800caf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800caf6:	b480      	push	{r7}
 800caf8:	b087      	sub	sp, #28
 800cafa:	af00      	add	r7, sp, #0
 800cafc:	60f8      	str	r0, [r7, #12]
 800cafe:	60b9      	str	r1, [r7, #8]
 800cb00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	6a1b      	ldr	r3, [r3, #32]
 800cb06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	6a1b      	ldr	r3, [r3, #32]
 800cb0c:	f023 0210 	bic.w	r2, r3, #16
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	699b      	ldr	r3, [r3, #24]
 800cb18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cb20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	031b      	lsls	r3, r3, #12
 800cb26:	693a      	ldr	r2, [r7, #16]
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cb2c:	697b      	ldr	r3, [r7, #20]
 800cb2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cb32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	011b      	lsls	r3, r3, #4
 800cb38:	697a      	ldr	r2, [r7, #20]
 800cb3a:	4313      	orrs	r3, r2
 800cb3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	693a      	ldr	r2, [r7, #16]
 800cb42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	697a      	ldr	r2, [r7, #20]
 800cb48:	621a      	str	r2, [r3, #32]
}
 800cb4a:	bf00      	nop
 800cb4c:	371c      	adds	r7, #28
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb54:	4770      	bx	lr

0800cb56 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cb56:	b480      	push	{r7}
 800cb58:	b085      	sub	sp, #20
 800cb5a:	af00      	add	r7, sp, #0
 800cb5c:	6078      	str	r0, [r7, #4]
 800cb5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	689b      	ldr	r3, [r3, #8]
 800cb64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800cb6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cb72:	683a      	ldr	r2, [r7, #0]
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	4313      	orrs	r3, r2
 800cb78:	f043 0307 	orr.w	r3, r3, #7
 800cb7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	609a      	str	r2, [r3, #8]
}
 800cb84:	bf00      	nop
 800cb86:	3714      	adds	r7, #20
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8e:	4770      	bx	lr

0800cb90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cb90:	b480      	push	{r7}
 800cb92:	b087      	sub	sp, #28
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	60b9      	str	r1, [r7, #8]
 800cb9a:	607a      	str	r2, [r7, #4]
 800cb9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	689b      	ldr	r3, [r3, #8]
 800cba2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cbaa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	021a      	lsls	r2, r3, #8
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	431a      	orrs	r2, r3
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	4313      	orrs	r3, r2
 800cbb8:	697a      	ldr	r2, [r7, #20]
 800cbba:	4313      	orrs	r3, r2
 800cbbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	697a      	ldr	r2, [r7, #20]
 800cbc2:	609a      	str	r2, [r3, #8]
}
 800cbc4:	bf00      	nop
 800cbc6:	371c      	adds	r7, #28
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbce:	4770      	bx	lr

0800cbd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cbd0:	b480      	push	{r7}
 800cbd2:	b087      	sub	sp, #28
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	60f8      	str	r0, [r7, #12]
 800cbd8:	60b9      	str	r1, [r7, #8]
 800cbda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cbdc:	68bb      	ldr	r3, [r7, #8]
 800cbde:	f003 031f 	and.w	r3, r3, #31
 800cbe2:	2201      	movs	r2, #1
 800cbe4:	fa02 f303 	lsl.w	r3, r2, r3
 800cbe8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	6a1a      	ldr	r2, [r3, #32]
 800cbee:	697b      	ldr	r3, [r7, #20]
 800cbf0:	43db      	mvns	r3, r3
 800cbf2:	401a      	ands	r2, r3
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	6a1a      	ldr	r2, [r3, #32]
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	f003 031f 	and.w	r3, r3, #31
 800cc02:	6879      	ldr	r1, [r7, #4]
 800cc04:	fa01 f303 	lsl.w	r3, r1, r3
 800cc08:	431a      	orrs	r2, r3
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	621a      	str	r2, [r3, #32]
}
 800cc0e:	bf00      	nop
 800cc10:	371c      	adds	r7, #28
 800cc12:	46bd      	mov	sp, r7
 800cc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc18:	4770      	bx	lr
	...

0800cc1c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	b083      	sub	sp, #12
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	4a26      	ldr	r2, [pc, #152]	@ (800ccc0 <TIM_ResetCallback+0xa4>)
 800cc28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	4a25      	ldr	r2, [pc, #148]	@ (800ccc4 <TIM_ResetCallback+0xa8>)
 800cc30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	4a24      	ldr	r2, [pc, #144]	@ (800ccc8 <TIM_ResetCallback+0xac>)
 800cc38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	4a23      	ldr	r2, [pc, #140]	@ (800cccc <TIM_ResetCallback+0xb0>)
 800cc40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	4a22      	ldr	r2, [pc, #136]	@ (800ccd0 <TIM_ResetCallback+0xb4>)
 800cc48:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	4a21      	ldr	r2, [pc, #132]	@ (800ccd4 <TIM_ResetCallback+0xb8>)
 800cc50:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	4a20      	ldr	r2, [pc, #128]	@ (800ccd8 <TIM_ResetCallback+0xbc>)
 800cc58:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	4a1f      	ldr	r2, [pc, #124]	@ (800ccdc <TIM_ResetCallback+0xc0>)
 800cc60:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	4a1e      	ldr	r2, [pc, #120]	@ (800cce0 <TIM_ResetCallback+0xc4>)
 800cc68:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	4a1d      	ldr	r2, [pc, #116]	@ (800cce4 <TIM_ResetCallback+0xc8>)
 800cc70:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	4a1c      	ldr	r2, [pc, #112]	@ (800cce8 <TIM_ResetCallback+0xcc>)
 800cc78:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	4a1b      	ldr	r2, [pc, #108]	@ (800ccec <TIM_ResetCallback+0xd0>)
 800cc80:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	4a1a      	ldr	r2, [pc, #104]	@ (800ccf0 <TIM_ResetCallback+0xd4>)
 800cc88:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	4a19      	ldr	r2, [pc, #100]	@ (800ccf4 <TIM_ResetCallback+0xd8>)
 800cc90:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	4a18      	ldr	r2, [pc, #96]	@ (800ccf8 <TIM_ResetCallback+0xdc>)
 800cc98:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	4a17      	ldr	r2, [pc, #92]	@ (800ccfc <TIM_ResetCallback+0xe0>)
 800cca0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	4a16      	ldr	r2, [pc, #88]	@ (800cd00 <TIM_ResetCallback+0xe4>)
 800cca8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	4a15      	ldr	r2, [pc, #84]	@ (800cd04 <TIM_ResetCallback+0xe8>)
 800ccb0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800ccb4:	bf00      	nop
 800ccb6:	370c      	adds	r7, #12
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbe:	4770      	bx	lr
 800ccc0:	08005a99 	.word	0x08005a99
 800ccc4:	0800bf69 	.word	0x0800bf69
 800ccc8:	0800bfe1 	.word	0x0800bfe1
 800cccc:	0800bff5 	.word	0x0800bff5
 800ccd0:	0800bf91 	.word	0x0800bf91
 800ccd4:	0800bfa5 	.word	0x0800bfa5
 800ccd8:	0800bf7d 	.word	0x0800bf7d
 800ccdc:	0800bfb9 	.word	0x0800bfb9
 800cce0:	0800bfcd 	.word	0x0800bfcd
 800cce4:	0800c009 	.word	0x0800c009
 800cce8:	0800cf5d 	.word	0x0800cf5d
 800ccec:	0800cf71 	.word	0x0800cf71
 800ccf0:	0800cf85 	.word	0x0800cf85
 800ccf4:	0800cf99 	.word	0x0800cf99
 800ccf8:	0800cfad 	.word	0x0800cfad
 800ccfc:	0800cfc1 	.word	0x0800cfc1
 800cd00:	0800cfd5 	.word	0x0800cfd5
 800cd04:	0800cfe9 	.word	0x0800cfe9

0800cd08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b085      	sub	sp, #20
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
 800cd10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd18:	2b01      	cmp	r3, #1
 800cd1a:	d101      	bne.n	800cd20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cd1c:	2302      	movs	r3, #2
 800cd1e:	e074      	b.n	800ce0a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2201      	movs	r2, #1
 800cd24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2202      	movs	r2, #2
 800cd2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	685b      	ldr	r3, [r3, #4]
 800cd36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	689b      	ldr	r3, [r3, #8]
 800cd3e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	4a34      	ldr	r2, [pc, #208]	@ (800ce18 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d009      	beq.n	800cd5e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	4a33      	ldr	r2, [pc, #204]	@ (800ce1c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cd50:	4293      	cmp	r3, r2
 800cd52:	d004      	beq.n	800cd5e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	4a31      	ldr	r2, [pc, #196]	@ (800ce20 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cd5a:	4293      	cmp	r3, r2
 800cd5c:	d108      	bne.n	800cd70 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cd64:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	685b      	ldr	r3, [r3, #4]
 800cd6a:	68fa      	ldr	r2, [r7, #12]
 800cd6c:	4313      	orrs	r3, r2
 800cd6e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800cd76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	68fa      	ldr	r2, [r7, #12]
 800cd82:	4313      	orrs	r3, r2
 800cd84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	68fa      	ldr	r2, [r7, #12]
 800cd8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4a21      	ldr	r2, [pc, #132]	@ (800ce18 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d022      	beq.n	800cdde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cda0:	d01d      	beq.n	800cdde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4a1f      	ldr	r2, [pc, #124]	@ (800ce24 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800cda8:	4293      	cmp	r3, r2
 800cdaa:	d018      	beq.n	800cdde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	4a1d      	ldr	r2, [pc, #116]	@ (800ce28 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800cdb2:	4293      	cmp	r3, r2
 800cdb4:	d013      	beq.n	800cdde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	4a1c      	ldr	r2, [pc, #112]	@ (800ce2c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800cdbc:	4293      	cmp	r3, r2
 800cdbe:	d00e      	beq.n	800cdde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	4a15      	ldr	r2, [pc, #84]	@ (800ce1c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	d009      	beq.n	800cdde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	4a18      	ldr	r2, [pc, #96]	@ (800ce30 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800cdd0:	4293      	cmp	r3, r2
 800cdd2:	d004      	beq.n	800cdde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	4a11      	ldr	r2, [pc, #68]	@ (800ce20 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d10c      	bne.n	800cdf8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cde4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	689b      	ldr	r3, [r3, #8]
 800cdea:	68ba      	ldr	r2, [r7, #8]
 800cdec:	4313      	orrs	r3, r2
 800cdee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	68ba      	ldr	r2, [r7, #8]
 800cdf6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2200      	movs	r2, #0
 800ce04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ce08:	2300      	movs	r3, #0
}
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	3714      	adds	r7, #20
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce14:	4770      	bx	lr
 800ce16:	bf00      	nop
 800ce18:	40012c00 	.word	0x40012c00
 800ce1c:	40013400 	.word	0x40013400
 800ce20:	40015000 	.word	0x40015000
 800ce24:	40000400 	.word	0x40000400
 800ce28:	40000800 	.word	0x40000800
 800ce2c:	40000c00 	.word	0x40000c00
 800ce30:	40014000 	.word	0x40014000

0800ce34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b085      	sub	sp, #20
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
 800ce3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce48:	2b01      	cmp	r3, #1
 800ce4a:	d101      	bne.n	800ce50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ce4c:	2302      	movs	r3, #2
 800ce4e:	e078      	b.n	800cf42 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2201      	movs	r2, #1
 800ce54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	68db      	ldr	r3, [r3, #12]
 800ce62:	4313      	orrs	r3, r2
 800ce64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	689b      	ldr	r3, [r3, #8]
 800ce70:	4313      	orrs	r3, r2
 800ce72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ce7a:	683b      	ldr	r3, [r7, #0]
 800ce7c:	685b      	ldr	r3, [r3, #4]
 800ce7e:	4313      	orrs	r3, r2
 800ce80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	4313      	orrs	r3, r2
 800ce8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	691b      	ldr	r3, [r3, #16]
 800ce9a:	4313      	orrs	r3, r2
 800ce9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	695b      	ldr	r3, [r3, #20]
 800cea8:	4313      	orrs	r3, r2
 800ceaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ceb6:	4313      	orrs	r3, r2
 800ceb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	699b      	ldr	r3, [r3, #24]
 800cec4:	041b      	lsls	r3, r3, #16
 800cec6:	4313      	orrs	r3, r2
 800cec8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	69db      	ldr	r3, [r3, #28]
 800ced4:	4313      	orrs	r3, r2
 800ced6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	4a1c      	ldr	r2, [pc, #112]	@ (800cf50 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800cede:	4293      	cmp	r3, r2
 800cee0:	d009      	beq.n	800cef6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	4a1b      	ldr	r2, [pc, #108]	@ (800cf54 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800cee8:	4293      	cmp	r3, r2
 800ceea:	d004      	beq.n	800cef6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	4a19      	ldr	r2, [pc, #100]	@ (800cf58 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800cef2:	4293      	cmp	r3, r2
 800cef4:	d11c      	bne.n	800cf30 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf00:	051b      	lsls	r3, r3, #20
 800cf02:	4313      	orrs	r3, r2
 800cf04:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	6a1b      	ldr	r3, [r3, #32]
 800cf10:	4313      	orrs	r3, r2
 800cf12:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800cf1a:	683b      	ldr	r3, [r7, #0]
 800cf1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf1e:	4313      	orrs	r3, r2
 800cf20:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf2c:	4313      	orrs	r3, r2
 800cf2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	68fa      	ldr	r2, [r7, #12]
 800cf36:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cf40:	2300      	movs	r3, #0
}
 800cf42:	4618      	mov	r0, r3
 800cf44:	3714      	adds	r7, #20
 800cf46:	46bd      	mov	sp, r7
 800cf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf4c:	4770      	bx	lr
 800cf4e:	bf00      	nop
 800cf50:	40012c00 	.word	0x40012c00
 800cf54:	40013400 	.word	0x40013400
 800cf58:	40015000 	.word	0x40015000

0800cf5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b083      	sub	sp, #12
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cf64:	bf00      	nop
 800cf66:	370c      	adds	r7, #12
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6e:	4770      	bx	lr

0800cf70 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800cf70:	b480      	push	{r7}
 800cf72:	b083      	sub	sp, #12
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800cf78:	bf00      	nop
 800cf7a:	370c      	adds	r7, #12
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf82:	4770      	bx	lr

0800cf84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cf84:	b480      	push	{r7}
 800cf86:	b083      	sub	sp, #12
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cf8c:	bf00      	nop
 800cf8e:	370c      	adds	r7, #12
 800cf90:	46bd      	mov	sp, r7
 800cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf96:	4770      	bx	lr

0800cf98 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b083      	sub	sp, #12
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cfa0:	bf00      	nop
 800cfa2:	370c      	adds	r7, #12
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr

0800cfac <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800cfac:	b480      	push	{r7}
 800cfae:	b083      	sub	sp, #12
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800cfb4:	bf00      	nop
 800cfb6:	370c      	adds	r7, #12
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbe:	4770      	bx	lr

0800cfc0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800cfc0:	b480      	push	{r7}
 800cfc2:	b083      	sub	sp, #12
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800cfc8:	bf00      	nop
 800cfca:	370c      	adds	r7, #12
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd2:	4770      	bx	lr

0800cfd4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800cfd4:	b480      	push	{r7}
 800cfd6:	b083      	sub	sp, #12
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800cfdc:	bf00      	nop
 800cfde:	370c      	adds	r7, #12
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe6:	4770      	bx	lr

0800cfe8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800cfe8:	b480      	push	{r7}
 800cfea:	b083      	sub	sp, #12
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800cff0:	bf00      	nop
 800cff2:	370c      	adds	r7, #12
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr

0800cffc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b082      	sub	sp, #8
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d101      	bne.n	800d00e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d00a:	2301      	movs	r3, #1
 800d00c:	e050      	b.n	800d0b0 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d014:	2b00      	cmp	r3, #0
 800d016:	d114      	bne.n	800d042 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	2200      	movs	r2, #0
 800d01c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f000 fd5b 	bl	800dadc <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d103      	bne.n	800d038 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	4a21      	ldr	r2, [pc, #132]	@ (800d0b8 <HAL_UART_Init+0xbc>)
 800d034:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2224      	movs	r2, #36	@ 0x24
 800d046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	681a      	ldr	r2, [r3, #0]
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	f022 0201 	bic.w	r2, r2, #1
 800d058:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d002      	beq.n	800d068 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800d062:	6878      	ldr	r0, [r7, #4]
 800d064:	f001 f888 	bl	800e178 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d068:	6878      	ldr	r0, [r7, #4]
 800d06a:	f000 fd89 	bl	800db80 <UART_SetConfig>
 800d06e:	4603      	mov	r3, r0
 800d070:	2b01      	cmp	r3, #1
 800d072:	d101      	bne.n	800d078 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800d074:	2301      	movs	r3, #1
 800d076:	e01b      	b.n	800d0b0 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	685a      	ldr	r2, [r3, #4]
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d086:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	689a      	ldr	r2, [r3, #8]
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d096:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	681a      	ldr	r2, [r3, #0]
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f042 0201 	orr.w	r2, r2, #1
 800d0a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f001 f907 	bl	800e2bc <UART_CheckIdleState>
 800d0ae:	4603      	mov	r3, r0
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3708      	adds	r7, #8
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}
 800d0b8:	080074d1 	.word	0x080074d1

0800d0bc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b087      	sub	sp, #28
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	60f8      	str	r0, [r7, #12]
 800d0c4:	460b      	mov	r3, r1
 800d0c6:	607a      	str	r2, [r7, #4]
 800d0c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d109      	bne.n	800d0e8 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800d0e4:	2301      	movs	r3, #1
 800d0e6:	e09c      	b.n	800d222 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0ee:	2b20      	cmp	r3, #32
 800d0f0:	d16c      	bne.n	800d1cc <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800d0f2:	7afb      	ldrb	r3, [r7, #11]
 800d0f4:	2b0c      	cmp	r3, #12
 800d0f6:	d85e      	bhi.n	800d1b6 <HAL_UART_RegisterCallback+0xfa>
 800d0f8:	a201      	add	r2, pc, #4	@ (adr r2, 800d100 <HAL_UART_RegisterCallback+0x44>)
 800d0fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0fe:	bf00      	nop
 800d100:	0800d135 	.word	0x0800d135
 800d104:	0800d13f 	.word	0x0800d13f
 800d108:	0800d149 	.word	0x0800d149
 800d10c:	0800d153 	.word	0x0800d153
 800d110:	0800d15d 	.word	0x0800d15d
 800d114:	0800d167 	.word	0x0800d167
 800d118:	0800d171 	.word	0x0800d171
 800d11c:	0800d17b 	.word	0x0800d17b
 800d120:	0800d185 	.word	0x0800d185
 800d124:	0800d18f 	.word	0x0800d18f
 800d128:	0800d199 	.word	0x0800d199
 800d12c:	0800d1a3 	.word	0x0800d1a3
 800d130:	0800d1ad 	.word	0x0800d1ad
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	687a      	ldr	r2, [r7, #4]
 800d138:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800d13c:	e070      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	687a      	ldr	r2, [r7, #4]
 800d142:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800d146:	e06b      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	687a      	ldr	r2, [r7, #4]
 800d14c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800d150:	e066      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	687a      	ldr	r2, [r7, #4]
 800d156:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800d15a:	e061      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	687a      	ldr	r2, [r7, #4]
 800d160:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800d164:	e05c      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	687a      	ldr	r2, [r7, #4]
 800d16a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800d16e:	e057      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	687a      	ldr	r2, [r7, #4]
 800d174:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800d178:	e052      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	687a      	ldr	r2, [r7, #4]
 800d17e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800d182:	e04d      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	687a      	ldr	r2, [r7, #4]
 800d188:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800d18c:	e048      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	687a      	ldr	r2, [r7, #4]
 800d192:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800d196:	e043      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	687a      	ldr	r2, [r7, #4]
 800d19c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800d1a0:	e03e      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	687a      	ldr	r2, [r7, #4]
 800d1a6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800d1aa:	e039      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	687a      	ldr	r2, [r7, #4]
 800d1b0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800d1b4:	e034      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800d1c6:	2301      	movs	r3, #1
 800d1c8:	75fb      	strb	r3, [r7, #23]
        break;
 800d1ca:	e029      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d11a      	bne.n	800d20c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800d1d6:	7afb      	ldrb	r3, [r7, #11]
 800d1d8:	2b0b      	cmp	r3, #11
 800d1da:	d002      	beq.n	800d1e2 <HAL_UART_RegisterCallback+0x126>
 800d1dc:	2b0c      	cmp	r3, #12
 800d1de:	d005      	beq.n	800d1ec <HAL_UART_RegisterCallback+0x130>
 800d1e0:	e009      	b.n	800d1f6 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	687a      	ldr	r2, [r7, #4]
 800d1e6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800d1ea:	e019      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	687a      	ldr	r2, [r7, #4]
 800d1f0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800d1f4:	e014      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800d206:	2301      	movs	r3, #1
 800d208:	75fb      	strb	r3, [r7, #23]
        break;
 800d20a:	e009      	b.n	800d220 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d212:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800d21c:	2301      	movs	r3, #1
 800d21e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800d220:	7dfb      	ldrb	r3, [r7, #23]
}
 800d222:	4618      	mov	r0, r3
 800d224:	371c      	adds	r7, #28
 800d226:	46bd      	mov	sp, r7
 800d228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22c:	4770      	bx	lr
 800d22e:	bf00      	nop

0800d230 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b08a      	sub	sp, #40	@ 0x28
 800d234:	af00      	add	r7, sp, #0
 800d236:	60f8      	str	r0, [r7, #12]
 800d238:	60b9      	str	r1, [r7, #8]
 800d23a:	4613      	mov	r3, r2
 800d23c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d244:	2b20      	cmp	r3, #32
 800d246:	d137      	bne.n	800d2b8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d002      	beq.n	800d254 <HAL_UART_Receive_DMA+0x24>
 800d24e:	88fb      	ldrh	r3, [r7, #6]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d101      	bne.n	800d258 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d254:	2301      	movs	r3, #1
 800d256:	e030      	b.n	800d2ba <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	2200      	movs	r2, #0
 800d25c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	4a18      	ldr	r2, [pc, #96]	@ (800d2c4 <HAL_UART_Receive_DMA+0x94>)
 800d264:	4293      	cmp	r3, r2
 800d266:	d01f      	beq.n	800d2a8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d272:	2b00      	cmp	r3, #0
 800d274:	d018      	beq.n	800d2a8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d27c:	697b      	ldr	r3, [r7, #20]
 800d27e:	e853 3f00 	ldrex	r3, [r3]
 800d282:	613b      	str	r3, [r7, #16]
   return(result);
 800d284:	693b      	ldr	r3, [r7, #16]
 800d286:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d28a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	461a      	mov	r2, r3
 800d292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d294:	623b      	str	r3, [r7, #32]
 800d296:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d298:	69f9      	ldr	r1, [r7, #28]
 800d29a:	6a3a      	ldr	r2, [r7, #32]
 800d29c:	e841 2300 	strex	r3, r2, [r1]
 800d2a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800d2a2:	69bb      	ldr	r3, [r7, #24]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d1e6      	bne.n	800d276 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d2a8:	88fb      	ldrh	r3, [r7, #6]
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	68b9      	ldr	r1, [r7, #8]
 800d2ae:	68f8      	ldr	r0, [r7, #12]
 800d2b0:	f001 f91c 	bl	800e4ec <UART_Start_Receive_DMA>
 800d2b4:	4603      	mov	r3, r0
 800d2b6:	e000      	b.n	800d2ba <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d2b8:	2302      	movs	r3, #2
  }
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3728      	adds	r7, #40	@ 0x28
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
 800d2c2:	bf00      	nop
 800d2c4:	40008000 	.word	0x40008000

0800d2c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b0ba      	sub	sp, #232	@ 0xe8
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	69db      	ldr	r3, [r3, #28]
 800d2d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	689b      	ldr	r3, [r3, #8]
 800d2ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d2ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d2f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d2f6:	4013      	ands	r3, r2
 800d2f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d2fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d300:	2b00      	cmp	r3, #0
 800d302:	d11b      	bne.n	800d33c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d308:	f003 0320 	and.w	r3, r3, #32
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d015      	beq.n	800d33c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d314:	f003 0320 	and.w	r3, r3, #32
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d105      	bne.n	800d328 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d31c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d324:	2b00      	cmp	r3, #0
 800d326:	d009      	beq.n	800d33c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	f000 8312 	beq.w	800d956 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	4798      	blx	r3
      }
      return;
 800d33a:	e30c      	b.n	800d956 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d33c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d340:	2b00      	cmp	r3, #0
 800d342:	f000 8129 	beq.w	800d598 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d346:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d34a:	4b90      	ldr	r3, [pc, #576]	@ (800d58c <HAL_UART_IRQHandler+0x2c4>)
 800d34c:	4013      	ands	r3, r2
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d106      	bne.n	800d360 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d352:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d356:	4b8e      	ldr	r3, [pc, #568]	@ (800d590 <HAL_UART_IRQHandler+0x2c8>)
 800d358:	4013      	ands	r3, r2
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	f000 811c 	beq.w	800d598 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d364:	f003 0301 	and.w	r3, r3, #1
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d011      	beq.n	800d390 <HAL_UART_IRQHandler+0xc8>
 800d36c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d374:	2b00      	cmp	r3, #0
 800d376:	d00b      	beq.n	800d390 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	2201      	movs	r2, #1
 800d37e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d386:	f043 0201 	orr.w	r2, r3, #1
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d394:	f003 0302 	and.w	r3, r3, #2
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d011      	beq.n	800d3c0 <HAL_UART_IRQHandler+0xf8>
 800d39c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d3a0:	f003 0301 	and.w	r3, r3, #1
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d00b      	beq.n	800d3c0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	2202      	movs	r2, #2
 800d3ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3b6:	f043 0204 	orr.w	r2, r3, #4
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d3c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d3c4:	f003 0304 	and.w	r3, r3, #4
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d011      	beq.n	800d3f0 <HAL_UART_IRQHandler+0x128>
 800d3cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d3d0:	f003 0301 	and.w	r3, r3, #1
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d00b      	beq.n	800d3f0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	2204      	movs	r2, #4
 800d3de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3e6:	f043 0202 	orr.w	r2, r3, #2
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d3f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d3f4:	f003 0308 	and.w	r3, r3, #8
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d017      	beq.n	800d42c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d3fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d400:	f003 0320 	and.w	r3, r3, #32
 800d404:	2b00      	cmp	r3, #0
 800d406:	d105      	bne.n	800d414 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d408:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d40c:	4b5f      	ldr	r3, [pc, #380]	@ (800d58c <HAL_UART_IRQHandler+0x2c4>)
 800d40e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d410:	2b00      	cmp	r3, #0
 800d412:	d00b      	beq.n	800d42c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	2208      	movs	r2, #8
 800d41a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d422:	f043 0208 	orr.w	r2, r3, #8
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d42c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d434:	2b00      	cmp	r3, #0
 800d436:	d012      	beq.n	800d45e <HAL_UART_IRQHandler+0x196>
 800d438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d43c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d440:	2b00      	cmp	r3, #0
 800d442:	d00c      	beq.n	800d45e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d44c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d454:	f043 0220 	orr.w	r2, r3, #32
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d464:	2b00      	cmp	r3, #0
 800d466:	f000 8278 	beq.w	800d95a <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d46a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d46e:	f003 0320 	and.w	r3, r3, #32
 800d472:	2b00      	cmp	r3, #0
 800d474:	d013      	beq.n	800d49e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d476:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d47a:	f003 0320 	and.w	r3, r3, #32
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d105      	bne.n	800d48e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d482:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d007      	beq.n	800d49e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d492:	2b00      	cmp	r3, #0
 800d494:	d003      	beq.n	800d49e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d49a:	6878      	ldr	r0, [r7, #4]
 800d49c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d4a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	689b      	ldr	r3, [r3, #8]
 800d4ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4b2:	2b40      	cmp	r3, #64	@ 0x40
 800d4b4:	d005      	beq.n	800d4c2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d4b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d4ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d058      	beq.n	800d574 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f001 f8f9 	bl	800e6ba <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	689b      	ldr	r3, [r3, #8]
 800d4ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4d2:	2b40      	cmp	r3, #64	@ 0x40
 800d4d4:	d148      	bne.n	800d568 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	3308      	adds	r3, #8
 800d4dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d4e4:	e853 3f00 	ldrex	r3, [r3]
 800d4e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d4ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d4f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	3308      	adds	r3, #8
 800d4fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d502:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d506:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d50a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d50e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d512:	e841 2300 	strex	r3, r2, [r1]
 800d516:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d51a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d1d9      	bne.n	800d4d6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d017      	beq.n	800d55c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d532:	4a18      	ldr	r2, [pc, #96]	@ (800d594 <HAL_UART_IRQHandler+0x2cc>)
 800d534:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d53c:	4618      	mov	r0, r3
 800d53e:	f7fc f8c5 	bl	80096cc <HAL_DMA_Abort_IT>
 800d542:	4603      	mov	r3, r0
 800d544:	2b00      	cmp	r3, #0
 800d546:	d01f      	beq.n	800d588 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d54e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d550:	687a      	ldr	r2, [r7, #4]
 800d552:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d556:	4610      	mov	r0, r2
 800d558:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d55a:	e015      	b.n	800d588 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d566:	e00f      	b.n	800d588 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d56e:	6878      	ldr	r0, [r7, #4]
 800d570:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d572:	e009      	b.n	800d588 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	2200      	movs	r2, #0
 800d582:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d586:	e1e8      	b.n	800d95a <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d588:	bf00      	nop
    return;
 800d58a:	e1e6      	b.n	800d95a <HAL_UART_IRQHandler+0x692>
 800d58c:	10000001 	.word	0x10000001
 800d590:	04000120 	.word	0x04000120
 800d594:	0800e985 	.word	0x0800e985

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d59c:	2b01      	cmp	r3, #1
 800d59e:	f040 8176 	bne.w	800d88e <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d5a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5a6:	f003 0310 	and.w	r3, r3, #16
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	f000 816f 	beq.w	800d88e <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d5b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d5b4:	f003 0310 	and.w	r3, r3, #16
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	f000 8168 	beq.w	800d88e <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	2210      	movs	r2, #16
 800d5c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	689b      	ldr	r3, [r3, #8]
 800d5cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5d0:	2b40      	cmp	r3, #64	@ 0x40
 800d5d2:	f040 80dc 	bne.w	800d78e <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	685b      	ldr	r3, [r3, #4]
 800d5e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d5e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	f000 80b1 	beq.w	800d750 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d5f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d5f8:	429a      	cmp	r2, r3
 800d5fa:	f080 80a9 	bcs.w	800d750 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d604:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	f003 0320 	and.w	r3, r3, #32
 800d616:	2b00      	cmp	r3, #0
 800d618:	f040 8087 	bne.w	800d72a <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d624:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d628:	e853 3f00 	ldrex	r3, [r3]
 800d62c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d630:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d638:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	461a      	mov	r2, r3
 800d642:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d646:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d64a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d64e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d652:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d656:	e841 2300 	strex	r3, r2, [r1]
 800d65a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d65e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d662:	2b00      	cmp	r3, #0
 800d664:	d1da      	bne.n	800d61c <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	3308      	adds	r3, #8
 800d66c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d66e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d670:	e853 3f00 	ldrex	r3, [r3]
 800d674:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d676:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d678:	f023 0301 	bic.w	r3, r3, #1
 800d67c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	3308      	adds	r3, #8
 800d686:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d68a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d68e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d690:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d692:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d696:	e841 2300 	strex	r3, r2, [r1]
 800d69a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d69c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d1e1      	bne.n	800d666 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	3308      	adds	r3, #8
 800d6a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d6ac:	e853 3f00 	ldrex	r3, [r3]
 800d6b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d6b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d6b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	3308      	adds	r3, #8
 800d6c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d6c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d6c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d6cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d6ce:	e841 2300 	strex	r3, r2, [r1]
 800d6d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d6d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d1e3      	bne.n	800d6a2 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	2220      	movs	r2, #32
 800d6de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d6f0:	e853 3f00 	ldrex	r3, [r3]
 800d6f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d6f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d6f8:	f023 0310 	bic.w	r3, r3, #16
 800d6fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	461a      	mov	r2, r3
 800d706:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d70a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d70c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d70e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d710:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d712:	e841 2300 	strex	r3, r2, [r1]
 800d716:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d718:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d1e4      	bne.n	800d6e8 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d724:	4618      	mov	r0, r3
 800d726:	f7fb ff78 	bl	800961a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2202      	movs	r2, #2
 800d72e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d736:	687a      	ldr	r2, [r7, #4]
 800d738:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800d73c:	687a      	ldr	r2, [r7, #4]
 800d73e:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800d742:	b292      	uxth	r2, r2
 800d744:	1a8a      	subs	r2, r1, r2
 800d746:	b292      	uxth	r2, r2
 800d748:	4611      	mov	r1, r2
 800d74a:	6878      	ldr	r0, [r7, #4]
 800d74c:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d74e:	e106      	b.n	800d95e <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d756:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d75a:	429a      	cmp	r2, r3
 800d75c:	f040 80ff 	bne.w	800d95e <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	f003 0320 	and.w	r3, r3, #32
 800d76e:	2b20      	cmp	r3, #32
 800d770:	f040 80f5 	bne.w	800d95e <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2202      	movs	r2, #2
 800d778:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d780:	687a      	ldr	r2, [r7, #4]
 800d782:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800d786:	4611      	mov	r1, r2
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	4798      	blx	r3
      return;
 800d78c:	e0e7      	b.n	800d95e <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d79a:	b29b      	uxth	r3, r3
 800d79c:	1ad3      	subs	r3, r2, r3
 800d79e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d7a8:	b29b      	uxth	r3, r3
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	f000 80d9 	beq.w	800d962 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800d7b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	f000 80d4 	beq.w	800d962 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c2:	e853 3f00 	ldrex	r3, [r3]
 800d7c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d7c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d7ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	461a      	mov	r2, r3
 800d7d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d7dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d7e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d7e4:	e841 2300 	strex	r3, r2, [r1]
 800d7e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d7ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d1e4      	bne.n	800d7ba <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	3308      	adds	r3, #8
 800d7f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7fa:	e853 3f00 	ldrex	r3, [r3]
 800d7fe:	623b      	str	r3, [r7, #32]
   return(result);
 800d800:	6a3b      	ldr	r3, [r7, #32]
 800d802:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d806:	f023 0301 	bic.w	r3, r3, #1
 800d80a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	3308      	adds	r3, #8
 800d814:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d818:	633a      	str	r2, [r7, #48]	@ 0x30
 800d81a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d81c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d81e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d820:	e841 2300 	strex	r3, r2, [r1]
 800d824:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d1e1      	bne.n	800d7f0 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	2220      	movs	r2, #32
 800d830:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2200      	movs	r2, #0
 800d838:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	2200      	movs	r2, #0
 800d83e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d846:	693b      	ldr	r3, [r7, #16]
 800d848:	e853 3f00 	ldrex	r3, [r3]
 800d84c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	f023 0310 	bic.w	r3, r3, #16
 800d854:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	461a      	mov	r2, r3
 800d85e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d862:	61fb      	str	r3, [r7, #28]
 800d864:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d866:	69b9      	ldr	r1, [r7, #24]
 800d868:	69fa      	ldr	r2, [r7, #28]
 800d86a:	e841 2300 	strex	r3, r2, [r1]
 800d86e:	617b      	str	r3, [r7, #20]
   return(result);
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d1e4      	bne.n	800d840 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2202      	movs	r2, #2
 800d87a:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d882:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800d886:	4611      	mov	r1, r2
 800d888:	6878      	ldr	r0, [r7, #4]
 800d88a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d88c:	e069      	b.n	800d962 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d88e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d892:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d896:	2b00      	cmp	r3, #0
 800d898:	d010      	beq.n	800d8bc <HAL_UART_IRQHandler+0x5f4>
 800d89a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d89e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d00a      	beq.n	800d8bc <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d8ae:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d8b6:	6878      	ldr	r0, [r7, #4]
 800d8b8:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d8ba:	e055      	b.n	800d968 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d8bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d8c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d014      	beq.n	800d8f2 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d8c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d8cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d105      	bne.n	800d8e0 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d8d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d8d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d008      	beq.n	800d8f2 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d03e      	beq.n	800d966 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d8ec:	6878      	ldr	r0, [r7, #4]
 800d8ee:	4798      	blx	r3
    }
    return;
 800d8f0:	e039      	b.n	800d966 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d8f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d8f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d009      	beq.n	800d912 <HAL_UART_IRQHandler+0x64a>
 800d8fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d902:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d906:	2b00      	cmp	r3, #0
 800d908:	d003      	beq.n	800d912 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f001 f84e 	bl	800e9ac <UART_EndTransmit_IT>
    return;
 800d910:	e02a      	b.n	800d968 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d916:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d00b      	beq.n	800d936 <HAL_UART_IRQHandler+0x66e>
 800d91e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d922:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d926:	2b00      	cmp	r3, #0
 800d928:	d005      	beq.n	800d936 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d930:	6878      	ldr	r0, [r7, #4]
 800d932:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d934:	e018      	b.n	800d968 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d93a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d012      	beq.n	800d968 <HAL_UART_IRQHandler+0x6a0>
 800d942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d946:	2b00      	cmp	r3, #0
 800d948:	da0e      	bge.n	800d968 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d954:	e008      	b.n	800d968 <HAL_UART_IRQHandler+0x6a0>
      return;
 800d956:	bf00      	nop
 800d958:	e006      	b.n	800d968 <HAL_UART_IRQHandler+0x6a0>
    return;
 800d95a:	bf00      	nop
 800d95c:	e004      	b.n	800d968 <HAL_UART_IRQHandler+0x6a0>
      return;
 800d95e:	bf00      	nop
 800d960:	e002      	b.n	800d968 <HAL_UART_IRQHandler+0x6a0>
      return;
 800d962:	bf00      	nop
 800d964:	e000      	b.n	800d968 <HAL_UART_IRQHandler+0x6a0>
    return;
 800d966:	bf00      	nop
  }
}
 800d968:	37e8      	adds	r7, #232	@ 0xe8
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}
 800d96e:	bf00      	nop

0800d970 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d970:	b480      	push	{r7}
 800d972:	b083      	sub	sp, #12
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d978:	bf00      	nop
 800d97a:	370c      	adds	r7, #12
 800d97c:	46bd      	mov	sp, r7
 800d97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d982:	4770      	bx	lr

0800d984 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d984:	b480      	push	{r7}
 800d986:	b083      	sub	sp, #12
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d98c:	bf00      	nop
 800d98e:	370c      	adds	r7, #12
 800d990:	46bd      	mov	sp, r7
 800d992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d996:	4770      	bx	lr

0800d998 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d998:	b480      	push	{r7}
 800d99a:	b083      	sub	sp, #12
 800d99c:	af00      	add	r7, sp, #0
 800d99e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d9a0:	bf00      	nop
 800d9a2:	370c      	adds	r7, #12
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9aa:	4770      	bx	lr

0800d9ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b083      	sub	sp, #12
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d9b4:	bf00      	nop
 800d9b6:	370c      	adds	r7, #12
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9be:	4770      	bx	lr

0800d9c0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b083      	sub	sp, #12
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800d9c8:	bf00      	nop
 800d9ca:	370c      	adds	r7, #12
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d2:	4770      	bx	lr

0800d9d4 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b083      	sub	sp, #12
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800d9dc:	bf00      	nop
 800d9de:	370c      	adds	r7, #12
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e6:	4770      	bx	lr

0800d9e8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b083      	sub	sp, #12
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800d9f0:	bf00      	nop
 800d9f2:	370c      	adds	r7, #12
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fa:	4770      	bx	lr

0800d9fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d9fc:	b480      	push	{r7}
 800d9fe:	b083      	sub	sp, #12
 800da00:	af00      	add	r7, sp, #0
 800da02:	6078      	str	r0, [r7, #4]
 800da04:	460b      	mov	r3, r1
 800da06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800da08:	bf00      	nop
 800da0a:	370c      	adds	r7, #12
 800da0c:	46bd      	mov	sp, r7
 800da0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da12:	4770      	bx	lr

0800da14 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800da14:	b480      	push	{r7}
 800da16:	b083      	sub	sp, #12
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
 800da1c:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4a09      	ldr	r2, [pc, #36]	@ (800da48 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800da24:	4293      	cmp	r3, r2
 800da26:	d009      	beq.n	800da3c <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	695b      	ldr	r3, [r3, #20]
 800da2e:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	683a      	ldr	r2, [r7, #0]
 800da38:	430a      	orrs	r2, r1
 800da3a:	615a      	str	r2, [r3, #20]
  }
}
 800da3c:	bf00      	nop
 800da3e:	370c      	adds	r7, #12
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	4770      	bx	lr
 800da48:	40008000 	.word	0x40008000

0800da4c <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800da4c:	b480      	push	{r7}
 800da4e:	b083      	sub	sp, #12
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	4a18      	ldr	r2, [pc, #96]	@ (800dabc <HAL_UART_EnableReceiverTimeout+0x70>)
 800da5a:	4293      	cmp	r3, r2
 800da5c:	d027      	beq.n	800daae <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da64:	2b20      	cmp	r3, #32
 800da66:	d120      	bne.n	800daaa <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800da6e:	2b01      	cmp	r3, #1
 800da70:	d101      	bne.n	800da76 <HAL_UART_EnableReceiverTimeout+0x2a>
 800da72:	2302      	movs	r3, #2
 800da74:	e01c      	b.n	800dab0 <HAL_UART_EnableReceiverTimeout+0x64>
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	2201      	movs	r2, #1
 800da7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2224      	movs	r2, #36	@ 0x24
 800da82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	685a      	ldr	r2, [r3, #4]
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800da94:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2220      	movs	r2, #32
 800da9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2200      	movs	r2, #0
 800daa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800daa6:	2300      	movs	r3, #0
 800daa8:	e002      	b.n	800dab0 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800daaa:	2302      	movs	r3, #2
 800daac:	e000      	b.n	800dab0 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800daae:	2301      	movs	r3, #1
  }
}
 800dab0:	4618      	mov	r0, r3
 800dab2:	370c      	adds	r7, #12
 800dab4:	46bd      	mov	sp, r7
 800dab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daba:	4770      	bx	lr
 800dabc:	40008000 	.word	0x40008000

0800dac0 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800dac0:	b480      	push	{r7}
 800dac2:	b083      	sub	sp, #12
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800dace:	4618      	mov	r0, r3
 800dad0:	370c      	adds	r7, #12
 800dad2:	46bd      	mov	sp, r7
 800dad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad8:	4770      	bx	lr
	...

0800dadc <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800dadc:	b480      	push	{r7}
 800dade:	b083      	sub	sp, #12
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	4a1a      	ldr	r2, [pc, #104]	@ (800db50 <UART_InitCallbacksToDefault+0x74>)
 800dae8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	4a19      	ldr	r2, [pc, #100]	@ (800db54 <UART_InitCallbacksToDefault+0x78>)
 800daf0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	4a18      	ldr	r2, [pc, #96]	@ (800db58 <UART_InitCallbacksToDefault+0x7c>)
 800daf8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	4a17      	ldr	r2, [pc, #92]	@ (800db5c <UART_InitCallbacksToDefault+0x80>)
 800db00:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	4a16      	ldr	r2, [pc, #88]	@ (800db60 <UART_InitCallbacksToDefault+0x84>)
 800db08:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	4a15      	ldr	r2, [pc, #84]	@ (800db64 <UART_InitCallbacksToDefault+0x88>)
 800db10:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	4a14      	ldr	r2, [pc, #80]	@ (800db68 <UART_InitCallbacksToDefault+0x8c>)
 800db18:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	4a13      	ldr	r2, [pc, #76]	@ (800db6c <UART_InitCallbacksToDefault+0x90>)
 800db20:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	4a12      	ldr	r2, [pc, #72]	@ (800db70 <UART_InitCallbacksToDefault+0x94>)
 800db28:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	4a11      	ldr	r2, [pc, #68]	@ (800db74 <UART_InitCallbacksToDefault+0x98>)
 800db30:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	4a10      	ldr	r2, [pc, #64]	@ (800db78 <UART_InitCallbacksToDefault+0x9c>)
 800db38:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	4a0f      	ldr	r2, [pc, #60]	@ (800db7c <UART_InitCallbacksToDefault+0xa0>)
 800db40:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800db44:	bf00      	nop
 800db46:	370c      	adds	r7, #12
 800db48:	46bd      	mov	sp, r7
 800db4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db4e:	4770      	bx	lr
 800db50:	0800d985 	.word	0x0800d985
 800db54:	0800d971 	.word	0x0800d971
 800db58:	0800d999 	.word	0x0800d999
 800db5c:	08005a85 	.word	0x08005a85
 800db60:	0800d9ad 	.word	0x0800d9ad
 800db64:	0800d9c1 	.word	0x0800d9c1
 800db68:	0800d9d5 	.word	0x0800d9d5
 800db6c:	0800d9e9 	.word	0x0800d9e9
 800db70:	0800ea07 	.word	0x0800ea07
 800db74:	0800ea1b 	.word	0x0800ea1b
 800db78:	0800ea2f 	.word	0x0800ea2f
 800db7c:	0800d9fd 	.word	0x0800d9fd

0800db80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800db80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800db84:	b08c      	sub	sp, #48	@ 0x30
 800db86:	af00      	add	r7, sp, #0
 800db88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800db8a:	2300      	movs	r3, #0
 800db8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db90:	697b      	ldr	r3, [r7, #20]
 800db92:	689a      	ldr	r2, [r3, #8]
 800db94:	697b      	ldr	r3, [r7, #20]
 800db96:	691b      	ldr	r3, [r3, #16]
 800db98:	431a      	orrs	r2, r3
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	695b      	ldr	r3, [r3, #20]
 800db9e:	431a      	orrs	r2, r3
 800dba0:	697b      	ldr	r3, [r7, #20]
 800dba2:	69db      	ldr	r3, [r3, #28]
 800dba4:	4313      	orrs	r3, r2
 800dba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dba8:	697b      	ldr	r3, [r7, #20]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	681a      	ldr	r2, [r3, #0]
 800dbae:	4baa      	ldr	r3, [pc, #680]	@ (800de58 <UART_SetConfig+0x2d8>)
 800dbb0:	4013      	ands	r3, r2
 800dbb2:	697a      	ldr	r2, [r7, #20]
 800dbb4:	6812      	ldr	r2, [r2, #0]
 800dbb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dbb8:	430b      	orrs	r3, r1
 800dbba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dbbc:	697b      	ldr	r3, [r7, #20]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	685b      	ldr	r3, [r3, #4]
 800dbc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	68da      	ldr	r2, [r3, #12]
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	430a      	orrs	r2, r1
 800dbd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dbd2:	697b      	ldr	r3, [r7, #20]
 800dbd4:	699b      	ldr	r3, [r3, #24]
 800dbd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dbd8:	697b      	ldr	r3, [r7, #20]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	4a9f      	ldr	r2, [pc, #636]	@ (800de5c <UART_SetConfig+0x2dc>)
 800dbde:	4293      	cmp	r3, r2
 800dbe0:	d004      	beq.n	800dbec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dbe2:	697b      	ldr	r3, [r7, #20]
 800dbe4:	6a1b      	ldr	r3, [r3, #32]
 800dbe6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dbe8:	4313      	orrs	r3, r2
 800dbea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	689b      	ldr	r3, [r3, #8]
 800dbf2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800dbf6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800dbfa:	697a      	ldr	r2, [r7, #20]
 800dbfc:	6812      	ldr	r2, [r2, #0]
 800dbfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dc00:	430b      	orrs	r3, r1
 800dc02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dc04:	697b      	ldr	r3, [r7, #20]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc0a:	f023 010f 	bic.w	r1, r3, #15
 800dc0e:	697b      	ldr	r3, [r7, #20]
 800dc10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc12:	697b      	ldr	r3, [r7, #20]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	430a      	orrs	r2, r1
 800dc18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	4a90      	ldr	r2, [pc, #576]	@ (800de60 <UART_SetConfig+0x2e0>)
 800dc20:	4293      	cmp	r3, r2
 800dc22:	d125      	bne.n	800dc70 <UART_SetConfig+0xf0>
 800dc24:	4b8f      	ldr	r3, [pc, #572]	@ (800de64 <UART_SetConfig+0x2e4>)
 800dc26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc2a:	f003 0303 	and.w	r3, r3, #3
 800dc2e:	2b03      	cmp	r3, #3
 800dc30:	d81a      	bhi.n	800dc68 <UART_SetConfig+0xe8>
 800dc32:	a201      	add	r2, pc, #4	@ (adr r2, 800dc38 <UART_SetConfig+0xb8>)
 800dc34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc38:	0800dc49 	.word	0x0800dc49
 800dc3c:	0800dc59 	.word	0x0800dc59
 800dc40:	0800dc51 	.word	0x0800dc51
 800dc44:	0800dc61 	.word	0x0800dc61
 800dc48:	2301      	movs	r3, #1
 800dc4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dc4e:	e116      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dc50:	2302      	movs	r3, #2
 800dc52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dc56:	e112      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dc58:	2304      	movs	r3, #4
 800dc5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dc5e:	e10e      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dc60:	2308      	movs	r3, #8
 800dc62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dc66:	e10a      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dc68:	2310      	movs	r3, #16
 800dc6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dc6e:	e106      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dc70:	697b      	ldr	r3, [r7, #20]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	4a7c      	ldr	r2, [pc, #496]	@ (800de68 <UART_SetConfig+0x2e8>)
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d138      	bne.n	800dcec <UART_SetConfig+0x16c>
 800dc7a:	4b7a      	ldr	r3, [pc, #488]	@ (800de64 <UART_SetConfig+0x2e4>)
 800dc7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc80:	f003 030c 	and.w	r3, r3, #12
 800dc84:	2b0c      	cmp	r3, #12
 800dc86:	d82d      	bhi.n	800dce4 <UART_SetConfig+0x164>
 800dc88:	a201      	add	r2, pc, #4	@ (adr r2, 800dc90 <UART_SetConfig+0x110>)
 800dc8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc8e:	bf00      	nop
 800dc90:	0800dcc5 	.word	0x0800dcc5
 800dc94:	0800dce5 	.word	0x0800dce5
 800dc98:	0800dce5 	.word	0x0800dce5
 800dc9c:	0800dce5 	.word	0x0800dce5
 800dca0:	0800dcd5 	.word	0x0800dcd5
 800dca4:	0800dce5 	.word	0x0800dce5
 800dca8:	0800dce5 	.word	0x0800dce5
 800dcac:	0800dce5 	.word	0x0800dce5
 800dcb0:	0800dccd 	.word	0x0800dccd
 800dcb4:	0800dce5 	.word	0x0800dce5
 800dcb8:	0800dce5 	.word	0x0800dce5
 800dcbc:	0800dce5 	.word	0x0800dce5
 800dcc0:	0800dcdd 	.word	0x0800dcdd
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dcca:	e0d8      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dccc:	2302      	movs	r3, #2
 800dcce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dcd2:	e0d4      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dcd4:	2304      	movs	r3, #4
 800dcd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dcda:	e0d0      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dcdc:	2308      	movs	r3, #8
 800dcde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dce2:	e0cc      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dce4:	2310      	movs	r3, #16
 800dce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dcea:	e0c8      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dcec:	697b      	ldr	r3, [r7, #20]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	4a5e      	ldr	r2, [pc, #376]	@ (800de6c <UART_SetConfig+0x2ec>)
 800dcf2:	4293      	cmp	r3, r2
 800dcf4:	d125      	bne.n	800dd42 <UART_SetConfig+0x1c2>
 800dcf6:	4b5b      	ldr	r3, [pc, #364]	@ (800de64 <UART_SetConfig+0x2e4>)
 800dcf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcfc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800dd00:	2b30      	cmp	r3, #48	@ 0x30
 800dd02:	d016      	beq.n	800dd32 <UART_SetConfig+0x1b2>
 800dd04:	2b30      	cmp	r3, #48	@ 0x30
 800dd06:	d818      	bhi.n	800dd3a <UART_SetConfig+0x1ba>
 800dd08:	2b20      	cmp	r3, #32
 800dd0a:	d00a      	beq.n	800dd22 <UART_SetConfig+0x1a2>
 800dd0c:	2b20      	cmp	r3, #32
 800dd0e:	d814      	bhi.n	800dd3a <UART_SetConfig+0x1ba>
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d002      	beq.n	800dd1a <UART_SetConfig+0x19a>
 800dd14:	2b10      	cmp	r3, #16
 800dd16:	d008      	beq.n	800dd2a <UART_SetConfig+0x1aa>
 800dd18:	e00f      	b.n	800dd3a <UART_SetConfig+0x1ba>
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd20:	e0ad      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd22:	2302      	movs	r3, #2
 800dd24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd28:	e0a9      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd2a:	2304      	movs	r3, #4
 800dd2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd30:	e0a5      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd32:	2308      	movs	r3, #8
 800dd34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd38:	e0a1      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd3a:	2310      	movs	r3, #16
 800dd3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd40:	e09d      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd42:	697b      	ldr	r3, [r7, #20]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	4a4a      	ldr	r2, [pc, #296]	@ (800de70 <UART_SetConfig+0x2f0>)
 800dd48:	4293      	cmp	r3, r2
 800dd4a:	d125      	bne.n	800dd98 <UART_SetConfig+0x218>
 800dd4c:	4b45      	ldr	r3, [pc, #276]	@ (800de64 <UART_SetConfig+0x2e4>)
 800dd4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800dd56:	2bc0      	cmp	r3, #192	@ 0xc0
 800dd58:	d016      	beq.n	800dd88 <UART_SetConfig+0x208>
 800dd5a:	2bc0      	cmp	r3, #192	@ 0xc0
 800dd5c:	d818      	bhi.n	800dd90 <UART_SetConfig+0x210>
 800dd5e:	2b80      	cmp	r3, #128	@ 0x80
 800dd60:	d00a      	beq.n	800dd78 <UART_SetConfig+0x1f8>
 800dd62:	2b80      	cmp	r3, #128	@ 0x80
 800dd64:	d814      	bhi.n	800dd90 <UART_SetConfig+0x210>
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d002      	beq.n	800dd70 <UART_SetConfig+0x1f0>
 800dd6a:	2b40      	cmp	r3, #64	@ 0x40
 800dd6c:	d008      	beq.n	800dd80 <UART_SetConfig+0x200>
 800dd6e:	e00f      	b.n	800dd90 <UART_SetConfig+0x210>
 800dd70:	2300      	movs	r3, #0
 800dd72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd76:	e082      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd78:	2302      	movs	r3, #2
 800dd7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd7e:	e07e      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd80:	2304      	movs	r3, #4
 800dd82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd86:	e07a      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd88:	2308      	movs	r3, #8
 800dd8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd8e:	e076      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd90:	2310      	movs	r3, #16
 800dd92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd96:	e072      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dd98:	697b      	ldr	r3, [r7, #20]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	4a35      	ldr	r2, [pc, #212]	@ (800de74 <UART_SetConfig+0x2f4>)
 800dd9e:	4293      	cmp	r3, r2
 800dda0:	d12a      	bne.n	800ddf8 <UART_SetConfig+0x278>
 800dda2:	4b30      	ldr	r3, [pc, #192]	@ (800de64 <UART_SetConfig+0x2e4>)
 800dda4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dda8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ddac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ddb0:	d01a      	beq.n	800dde8 <UART_SetConfig+0x268>
 800ddb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ddb6:	d81b      	bhi.n	800ddf0 <UART_SetConfig+0x270>
 800ddb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ddbc:	d00c      	beq.n	800ddd8 <UART_SetConfig+0x258>
 800ddbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ddc2:	d815      	bhi.n	800ddf0 <UART_SetConfig+0x270>
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d003      	beq.n	800ddd0 <UART_SetConfig+0x250>
 800ddc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ddcc:	d008      	beq.n	800dde0 <UART_SetConfig+0x260>
 800ddce:	e00f      	b.n	800ddf0 <UART_SetConfig+0x270>
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddd6:	e052      	b.n	800de7e <UART_SetConfig+0x2fe>
 800ddd8:	2302      	movs	r3, #2
 800ddda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddde:	e04e      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dde0:	2304      	movs	r3, #4
 800dde2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dde6:	e04a      	b.n	800de7e <UART_SetConfig+0x2fe>
 800dde8:	2308      	movs	r3, #8
 800ddea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddee:	e046      	b.n	800de7e <UART_SetConfig+0x2fe>
 800ddf0:	2310      	movs	r3, #16
 800ddf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddf6:	e042      	b.n	800de7e <UART_SetConfig+0x2fe>
 800ddf8:	697b      	ldr	r3, [r7, #20]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	4a17      	ldr	r2, [pc, #92]	@ (800de5c <UART_SetConfig+0x2dc>)
 800ddfe:	4293      	cmp	r3, r2
 800de00:	d13a      	bne.n	800de78 <UART_SetConfig+0x2f8>
 800de02:	4b18      	ldr	r3, [pc, #96]	@ (800de64 <UART_SetConfig+0x2e4>)
 800de04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800de0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800de10:	d01a      	beq.n	800de48 <UART_SetConfig+0x2c8>
 800de12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800de16:	d81b      	bhi.n	800de50 <UART_SetConfig+0x2d0>
 800de18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800de1c:	d00c      	beq.n	800de38 <UART_SetConfig+0x2b8>
 800de1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800de22:	d815      	bhi.n	800de50 <UART_SetConfig+0x2d0>
 800de24:	2b00      	cmp	r3, #0
 800de26:	d003      	beq.n	800de30 <UART_SetConfig+0x2b0>
 800de28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800de2c:	d008      	beq.n	800de40 <UART_SetConfig+0x2c0>
 800de2e:	e00f      	b.n	800de50 <UART_SetConfig+0x2d0>
 800de30:	2300      	movs	r3, #0
 800de32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de36:	e022      	b.n	800de7e <UART_SetConfig+0x2fe>
 800de38:	2302      	movs	r3, #2
 800de3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de3e:	e01e      	b.n	800de7e <UART_SetConfig+0x2fe>
 800de40:	2304      	movs	r3, #4
 800de42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de46:	e01a      	b.n	800de7e <UART_SetConfig+0x2fe>
 800de48:	2308      	movs	r3, #8
 800de4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de4e:	e016      	b.n	800de7e <UART_SetConfig+0x2fe>
 800de50:	2310      	movs	r3, #16
 800de52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de56:	e012      	b.n	800de7e <UART_SetConfig+0x2fe>
 800de58:	cfff69f3 	.word	0xcfff69f3
 800de5c:	40008000 	.word	0x40008000
 800de60:	40013800 	.word	0x40013800
 800de64:	40021000 	.word	0x40021000
 800de68:	40004400 	.word	0x40004400
 800de6c:	40004800 	.word	0x40004800
 800de70:	40004c00 	.word	0x40004c00
 800de74:	40005000 	.word	0x40005000
 800de78:	2310      	movs	r3, #16
 800de7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800de7e:	697b      	ldr	r3, [r7, #20]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	4aae      	ldr	r2, [pc, #696]	@ (800e13c <UART_SetConfig+0x5bc>)
 800de84:	4293      	cmp	r3, r2
 800de86:	f040 8097 	bne.w	800dfb8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800de8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800de8e:	2b08      	cmp	r3, #8
 800de90:	d823      	bhi.n	800deda <UART_SetConfig+0x35a>
 800de92:	a201      	add	r2, pc, #4	@ (adr r2, 800de98 <UART_SetConfig+0x318>)
 800de94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de98:	0800debd 	.word	0x0800debd
 800de9c:	0800dedb 	.word	0x0800dedb
 800dea0:	0800dec5 	.word	0x0800dec5
 800dea4:	0800dedb 	.word	0x0800dedb
 800dea8:	0800decb 	.word	0x0800decb
 800deac:	0800dedb 	.word	0x0800dedb
 800deb0:	0800dedb 	.word	0x0800dedb
 800deb4:	0800dedb 	.word	0x0800dedb
 800deb8:	0800ded3 	.word	0x0800ded3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800debc:	f7fc fcf6 	bl	800a8ac <HAL_RCC_GetPCLK1Freq>
 800dec0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dec2:	e010      	b.n	800dee6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dec4:	4b9e      	ldr	r3, [pc, #632]	@ (800e140 <UART_SetConfig+0x5c0>)
 800dec6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dec8:	e00d      	b.n	800dee6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800deca:	f7fc fc81 	bl	800a7d0 <HAL_RCC_GetSysClockFreq>
 800dece:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ded0:	e009      	b.n	800dee6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ded2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ded6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ded8:	e005      	b.n	800dee6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800deda:	2300      	movs	r3, #0
 800dedc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dede:	2301      	movs	r3, #1
 800dee0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dee4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800dee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dee8:	2b00      	cmp	r3, #0
 800deea:	f000 8130 	beq.w	800e14e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800deee:	697b      	ldr	r3, [r7, #20]
 800def0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800def2:	4a94      	ldr	r2, [pc, #592]	@ (800e144 <UART_SetConfig+0x5c4>)
 800def4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800def8:	461a      	mov	r2, r3
 800defa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800defc:	fbb3 f3f2 	udiv	r3, r3, r2
 800df00:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800df02:	697b      	ldr	r3, [r7, #20]
 800df04:	685a      	ldr	r2, [r3, #4]
 800df06:	4613      	mov	r3, r2
 800df08:	005b      	lsls	r3, r3, #1
 800df0a:	4413      	add	r3, r2
 800df0c:	69ba      	ldr	r2, [r7, #24]
 800df0e:	429a      	cmp	r2, r3
 800df10:	d305      	bcc.n	800df1e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800df12:	697b      	ldr	r3, [r7, #20]
 800df14:	685b      	ldr	r3, [r3, #4]
 800df16:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800df18:	69ba      	ldr	r2, [r7, #24]
 800df1a:	429a      	cmp	r2, r3
 800df1c:	d903      	bls.n	800df26 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800df1e:	2301      	movs	r3, #1
 800df20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800df24:	e113      	b.n	800e14e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800df26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df28:	2200      	movs	r2, #0
 800df2a:	60bb      	str	r3, [r7, #8]
 800df2c:	60fa      	str	r2, [r7, #12]
 800df2e:	697b      	ldr	r3, [r7, #20]
 800df30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df32:	4a84      	ldr	r2, [pc, #528]	@ (800e144 <UART_SetConfig+0x5c4>)
 800df34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800df38:	b29b      	uxth	r3, r3
 800df3a:	2200      	movs	r2, #0
 800df3c:	603b      	str	r3, [r7, #0]
 800df3e:	607a      	str	r2, [r7, #4]
 800df40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800df48:	f7f2 fe54 	bl	8000bf4 <__aeabi_uldivmod>
 800df4c:	4602      	mov	r2, r0
 800df4e:	460b      	mov	r3, r1
 800df50:	4610      	mov	r0, r2
 800df52:	4619      	mov	r1, r3
 800df54:	f04f 0200 	mov.w	r2, #0
 800df58:	f04f 0300 	mov.w	r3, #0
 800df5c:	020b      	lsls	r3, r1, #8
 800df5e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800df62:	0202      	lsls	r2, r0, #8
 800df64:	6979      	ldr	r1, [r7, #20]
 800df66:	6849      	ldr	r1, [r1, #4]
 800df68:	0849      	lsrs	r1, r1, #1
 800df6a:	2000      	movs	r0, #0
 800df6c:	460c      	mov	r4, r1
 800df6e:	4605      	mov	r5, r0
 800df70:	eb12 0804 	adds.w	r8, r2, r4
 800df74:	eb43 0905 	adc.w	r9, r3, r5
 800df78:	697b      	ldr	r3, [r7, #20]
 800df7a:	685b      	ldr	r3, [r3, #4]
 800df7c:	2200      	movs	r2, #0
 800df7e:	469a      	mov	sl, r3
 800df80:	4693      	mov	fp, r2
 800df82:	4652      	mov	r2, sl
 800df84:	465b      	mov	r3, fp
 800df86:	4640      	mov	r0, r8
 800df88:	4649      	mov	r1, r9
 800df8a:	f7f2 fe33 	bl	8000bf4 <__aeabi_uldivmod>
 800df8e:	4602      	mov	r2, r0
 800df90:	460b      	mov	r3, r1
 800df92:	4613      	mov	r3, r2
 800df94:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800df96:	6a3b      	ldr	r3, [r7, #32]
 800df98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800df9c:	d308      	bcc.n	800dfb0 <UART_SetConfig+0x430>
 800df9e:	6a3b      	ldr	r3, [r7, #32]
 800dfa0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dfa4:	d204      	bcs.n	800dfb0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800dfa6:	697b      	ldr	r3, [r7, #20]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	6a3a      	ldr	r2, [r7, #32]
 800dfac:	60da      	str	r2, [r3, #12]
 800dfae:	e0ce      	b.n	800e14e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dfb6:	e0ca      	b.n	800e14e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dfb8:	697b      	ldr	r3, [r7, #20]
 800dfba:	69db      	ldr	r3, [r3, #28]
 800dfbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dfc0:	d166      	bne.n	800e090 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800dfc2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dfc6:	2b08      	cmp	r3, #8
 800dfc8:	d827      	bhi.n	800e01a <UART_SetConfig+0x49a>
 800dfca:	a201      	add	r2, pc, #4	@ (adr r2, 800dfd0 <UART_SetConfig+0x450>)
 800dfcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfd0:	0800dff5 	.word	0x0800dff5
 800dfd4:	0800dffd 	.word	0x0800dffd
 800dfd8:	0800e005 	.word	0x0800e005
 800dfdc:	0800e01b 	.word	0x0800e01b
 800dfe0:	0800e00b 	.word	0x0800e00b
 800dfe4:	0800e01b 	.word	0x0800e01b
 800dfe8:	0800e01b 	.word	0x0800e01b
 800dfec:	0800e01b 	.word	0x0800e01b
 800dff0:	0800e013 	.word	0x0800e013
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dff4:	f7fc fc5a 	bl	800a8ac <HAL_RCC_GetPCLK1Freq>
 800dff8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dffa:	e014      	b.n	800e026 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dffc:	f7fc fc6c 	bl	800a8d8 <HAL_RCC_GetPCLK2Freq>
 800e000:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e002:	e010      	b.n	800e026 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e004:	4b4e      	ldr	r3, [pc, #312]	@ (800e140 <UART_SetConfig+0x5c0>)
 800e006:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e008:	e00d      	b.n	800e026 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e00a:	f7fc fbe1 	bl	800a7d0 <HAL_RCC_GetSysClockFreq>
 800e00e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e010:	e009      	b.n	800e026 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e016:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e018:	e005      	b.n	800e026 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e01a:	2300      	movs	r3, #0
 800e01c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e01e:	2301      	movs	r3, #1
 800e020:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e024:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e028:	2b00      	cmp	r3, #0
 800e02a:	f000 8090 	beq.w	800e14e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e02e:	697b      	ldr	r3, [r7, #20]
 800e030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e032:	4a44      	ldr	r2, [pc, #272]	@ (800e144 <UART_SetConfig+0x5c4>)
 800e034:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e038:	461a      	mov	r2, r3
 800e03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e03c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e040:	005a      	lsls	r2, r3, #1
 800e042:	697b      	ldr	r3, [r7, #20]
 800e044:	685b      	ldr	r3, [r3, #4]
 800e046:	085b      	lsrs	r3, r3, #1
 800e048:	441a      	add	r2, r3
 800e04a:	697b      	ldr	r3, [r7, #20]
 800e04c:	685b      	ldr	r3, [r3, #4]
 800e04e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e052:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e054:	6a3b      	ldr	r3, [r7, #32]
 800e056:	2b0f      	cmp	r3, #15
 800e058:	d916      	bls.n	800e088 <UART_SetConfig+0x508>
 800e05a:	6a3b      	ldr	r3, [r7, #32]
 800e05c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e060:	d212      	bcs.n	800e088 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e062:	6a3b      	ldr	r3, [r7, #32]
 800e064:	b29b      	uxth	r3, r3
 800e066:	f023 030f 	bic.w	r3, r3, #15
 800e06a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e06c:	6a3b      	ldr	r3, [r7, #32]
 800e06e:	085b      	lsrs	r3, r3, #1
 800e070:	b29b      	uxth	r3, r3
 800e072:	f003 0307 	and.w	r3, r3, #7
 800e076:	b29a      	uxth	r2, r3
 800e078:	8bfb      	ldrh	r3, [r7, #30]
 800e07a:	4313      	orrs	r3, r2
 800e07c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e07e:	697b      	ldr	r3, [r7, #20]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	8bfa      	ldrh	r2, [r7, #30]
 800e084:	60da      	str	r2, [r3, #12]
 800e086:	e062      	b.n	800e14e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e088:	2301      	movs	r3, #1
 800e08a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e08e:	e05e      	b.n	800e14e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e090:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e094:	2b08      	cmp	r3, #8
 800e096:	d828      	bhi.n	800e0ea <UART_SetConfig+0x56a>
 800e098:	a201      	add	r2, pc, #4	@ (adr r2, 800e0a0 <UART_SetConfig+0x520>)
 800e09a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e09e:	bf00      	nop
 800e0a0:	0800e0c5 	.word	0x0800e0c5
 800e0a4:	0800e0cd 	.word	0x0800e0cd
 800e0a8:	0800e0d5 	.word	0x0800e0d5
 800e0ac:	0800e0eb 	.word	0x0800e0eb
 800e0b0:	0800e0db 	.word	0x0800e0db
 800e0b4:	0800e0eb 	.word	0x0800e0eb
 800e0b8:	0800e0eb 	.word	0x0800e0eb
 800e0bc:	0800e0eb 	.word	0x0800e0eb
 800e0c0:	0800e0e3 	.word	0x0800e0e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e0c4:	f7fc fbf2 	bl	800a8ac <HAL_RCC_GetPCLK1Freq>
 800e0c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e0ca:	e014      	b.n	800e0f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e0cc:	f7fc fc04 	bl	800a8d8 <HAL_RCC_GetPCLK2Freq>
 800e0d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e0d2:	e010      	b.n	800e0f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e0d4:	4b1a      	ldr	r3, [pc, #104]	@ (800e140 <UART_SetConfig+0x5c0>)
 800e0d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e0d8:	e00d      	b.n	800e0f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e0da:	f7fc fb79 	bl	800a7d0 <HAL_RCC_GetSysClockFreq>
 800e0de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e0e0:	e009      	b.n	800e0f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e0e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e0e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e0e8:	e005      	b.n	800e0f6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e0f4:	bf00      	nop
    }

    if (pclk != 0U)
 800e0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d028      	beq.n	800e14e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e0fc:	697b      	ldr	r3, [r7, #20]
 800e0fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e100:	4a10      	ldr	r2, [pc, #64]	@ (800e144 <UART_SetConfig+0x5c4>)
 800e102:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e106:	461a      	mov	r2, r3
 800e108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e10a:	fbb3 f2f2 	udiv	r2, r3, r2
 800e10e:	697b      	ldr	r3, [r7, #20]
 800e110:	685b      	ldr	r3, [r3, #4]
 800e112:	085b      	lsrs	r3, r3, #1
 800e114:	441a      	add	r2, r3
 800e116:	697b      	ldr	r3, [r7, #20]
 800e118:	685b      	ldr	r3, [r3, #4]
 800e11a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e11e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e120:	6a3b      	ldr	r3, [r7, #32]
 800e122:	2b0f      	cmp	r3, #15
 800e124:	d910      	bls.n	800e148 <UART_SetConfig+0x5c8>
 800e126:	6a3b      	ldr	r3, [r7, #32]
 800e128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e12c:	d20c      	bcs.n	800e148 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e12e:	6a3b      	ldr	r3, [r7, #32]
 800e130:	b29a      	uxth	r2, r3
 800e132:	697b      	ldr	r3, [r7, #20]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	60da      	str	r2, [r3, #12]
 800e138:	e009      	b.n	800e14e <UART_SetConfig+0x5ce>
 800e13a:	bf00      	nop
 800e13c:	40008000 	.word	0x40008000
 800e140:	00f42400 	.word	0x00f42400
 800e144:	08010ec0 	.word	0x08010ec0
      }
      else
      {
        ret = HAL_ERROR;
 800e148:	2301      	movs	r3, #1
 800e14a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	2201      	movs	r2, #1
 800e152:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e156:	697b      	ldr	r3, [r7, #20]
 800e158:	2201      	movs	r2, #1
 800e15a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e15e:	697b      	ldr	r3, [r7, #20]
 800e160:	2200      	movs	r2, #0
 800e162:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e164:	697b      	ldr	r3, [r7, #20]
 800e166:	2200      	movs	r2, #0
 800e168:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e16a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e16e:	4618      	mov	r0, r3
 800e170:	3730      	adds	r7, #48	@ 0x30
 800e172:	46bd      	mov	sp, r7
 800e174:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e178 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e178:	b480      	push	{r7}
 800e17a:	b083      	sub	sp, #12
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e184:	f003 0308 	and.w	r3, r3, #8
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d00a      	beq.n	800e1a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	685b      	ldr	r3, [r3, #4]
 800e192:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	430a      	orrs	r2, r1
 800e1a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1a6:	f003 0301 	and.w	r3, r3, #1
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d00a      	beq.n	800e1c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	685b      	ldr	r3, [r3, #4]
 800e1b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	430a      	orrs	r2, r1
 800e1c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1c8:	f003 0302 	and.w	r3, r3, #2
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d00a      	beq.n	800e1e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	685b      	ldr	r3, [r3, #4]
 800e1d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	430a      	orrs	r2, r1
 800e1e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1ea:	f003 0304 	and.w	r3, r3, #4
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d00a      	beq.n	800e208 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	685b      	ldr	r3, [r3, #4]
 800e1f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	430a      	orrs	r2, r1
 800e206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e20c:	f003 0310 	and.w	r3, r3, #16
 800e210:	2b00      	cmp	r3, #0
 800e212:	d00a      	beq.n	800e22a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	689b      	ldr	r3, [r3, #8]
 800e21a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	430a      	orrs	r2, r1
 800e228:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e22e:	f003 0320 	and.w	r3, r3, #32
 800e232:	2b00      	cmp	r3, #0
 800e234:	d00a      	beq.n	800e24c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	689b      	ldr	r3, [r3, #8]
 800e23c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	430a      	orrs	r2, r1
 800e24a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e254:	2b00      	cmp	r3, #0
 800e256:	d01a      	beq.n	800e28e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	685b      	ldr	r3, [r3, #4]
 800e25e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	430a      	orrs	r2, r1
 800e26c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e276:	d10a      	bne.n	800e28e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	685b      	ldr	r3, [r3, #4]
 800e27e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	430a      	orrs	r2, r1
 800e28c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e296:	2b00      	cmp	r3, #0
 800e298:	d00a      	beq.n	800e2b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	430a      	orrs	r2, r1
 800e2ae:	605a      	str	r2, [r3, #4]
  }
}
 800e2b0:	bf00      	nop
 800e2b2:	370c      	adds	r7, #12
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ba:	4770      	bx	lr

0800e2bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b098      	sub	sp, #96	@ 0x60
 800e2c0:	af02      	add	r7, sp, #8
 800e2c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e2cc:	f7f9 faee 	bl	80078ac <HAL_GetTick>
 800e2d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	f003 0308 	and.w	r3, r3, #8
 800e2dc:	2b08      	cmp	r3, #8
 800e2de:	d12f      	bne.n	800e340 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e2e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e2e4:	9300      	str	r3, [sp, #0]
 800e2e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 f88e 	bl	800e410 <UART_WaitOnFlagUntilTimeout>
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d022      	beq.n	800e340 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e302:	e853 3f00 	ldrex	r3, [r3]
 800e306:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e30a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e30e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	461a      	mov	r2, r3
 800e316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e318:	647b      	str	r3, [r7, #68]	@ 0x44
 800e31a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e31c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e31e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e320:	e841 2300 	strex	r3, r2, [r1]
 800e324:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d1e6      	bne.n	800e2fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	2220      	movs	r2, #32
 800e330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	2200      	movs	r2, #0
 800e338:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e33c:	2303      	movs	r3, #3
 800e33e:	e063      	b.n	800e408 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	f003 0304 	and.w	r3, r3, #4
 800e34a:	2b04      	cmp	r3, #4
 800e34c:	d149      	bne.n	800e3e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e34e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e352:	9300      	str	r3, [sp, #0]
 800e354:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e356:	2200      	movs	r2, #0
 800e358:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e35c:	6878      	ldr	r0, [r7, #4]
 800e35e:	f000 f857 	bl	800e410 <UART_WaitOnFlagUntilTimeout>
 800e362:	4603      	mov	r3, r0
 800e364:	2b00      	cmp	r3, #0
 800e366:	d03c      	beq.n	800e3e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e370:	e853 3f00 	ldrex	r3, [r3]
 800e374:	623b      	str	r3, [r7, #32]
   return(result);
 800e376:	6a3b      	ldr	r3, [r7, #32]
 800e378:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e37c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	461a      	mov	r2, r3
 800e384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e386:	633b      	str	r3, [r7, #48]	@ 0x30
 800e388:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e38a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e38c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e38e:	e841 2300 	strex	r3, r2, [r1]
 800e392:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e396:	2b00      	cmp	r3, #0
 800e398:	d1e6      	bne.n	800e368 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	3308      	adds	r3, #8
 800e3a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3a2:	693b      	ldr	r3, [r7, #16]
 800e3a4:	e853 3f00 	ldrex	r3, [r3]
 800e3a8:	60fb      	str	r3, [r7, #12]
   return(result);
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	f023 0301 	bic.w	r3, r3, #1
 800e3b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	3308      	adds	r3, #8
 800e3b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e3ba:	61fa      	str	r2, [r7, #28]
 800e3bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3be:	69b9      	ldr	r1, [r7, #24]
 800e3c0:	69fa      	ldr	r2, [r7, #28]
 800e3c2:	e841 2300 	strex	r3, r2, [r1]
 800e3c6:	617b      	str	r3, [r7, #20]
   return(result);
 800e3c8:	697b      	ldr	r3, [r7, #20]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d1e5      	bne.n	800e39a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	2220      	movs	r2, #32
 800e3d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	2200      	movs	r2, #0
 800e3da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e3de:	2303      	movs	r3, #3
 800e3e0:	e012      	b.n	800e408 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	2220      	movs	r2, #32
 800e3e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	2220      	movs	r2, #32
 800e3ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	2200      	movs	r2, #0
 800e402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e406:	2300      	movs	r3, #0
}
 800e408:	4618      	mov	r0, r3
 800e40a:	3758      	adds	r7, #88	@ 0x58
 800e40c:	46bd      	mov	sp, r7
 800e40e:	bd80      	pop	{r7, pc}

0800e410 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b084      	sub	sp, #16
 800e414:	af00      	add	r7, sp, #0
 800e416:	60f8      	str	r0, [r7, #12]
 800e418:	60b9      	str	r1, [r7, #8]
 800e41a:	603b      	str	r3, [r7, #0]
 800e41c:	4613      	mov	r3, r2
 800e41e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e420:	e04f      	b.n	800e4c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e422:	69bb      	ldr	r3, [r7, #24]
 800e424:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e428:	d04b      	beq.n	800e4c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e42a:	f7f9 fa3f 	bl	80078ac <HAL_GetTick>
 800e42e:	4602      	mov	r2, r0
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	1ad3      	subs	r3, r2, r3
 800e434:	69ba      	ldr	r2, [r7, #24]
 800e436:	429a      	cmp	r2, r3
 800e438:	d302      	bcc.n	800e440 <UART_WaitOnFlagUntilTimeout+0x30>
 800e43a:	69bb      	ldr	r3, [r7, #24]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d101      	bne.n	800e444 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e440:	2303      	movs	r3, #3
 800e442:	e04e      	b.n	800e4e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	f003 0304 	and.w	r3, r3, #4
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d037      	beq.n	800e4c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e452:	68bb      	ldr	r3, [r7, #8]
 800e454:	2b80      	cmp	r3, #128	@ 0x80
 800e456:	d034      	beq.n	800e4c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	2b40      	cmp	r3, #64	@ 0x40
 800e45c:	d031      	beq.n	800e4c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	69db      	ldr	r3, [r3, #28]
 800e464:	f003 0308 	and.w	r3, r3, #8
 800e468:	2b08      	cmp	r3, #8
 800e46a:	d110      	bne.n	800e48e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	2208      	movs	r2, #8
 800e472:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e474:	68f8      	ldr	r0, [r7, #12]
 800e476:	f000 f920 	bl	800e6ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	2208      	movs	r2, #8
 800e47e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	2200      	movs	r2, #0
 800e486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e48a:	2301      	movs	r3, #1
 800e48c:	e029      	b.n	800e4e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	69db      	ldr	r3, [r3, #28]
 800e494:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e49c:	d111      	bne.n	800e4c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e4a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e4a8:	68f8      	ldr	r0, [r7, #12]
 800e4aa:	f000 f906 	bl	800e6ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	2220      	movs	r2, #32
 800e4b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e4be:	2303      	movs	r3, #3
 800e4c0:	e00f      	b.n	800e4e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	69da      	ldr	r2, [r3, #28]
 800e4c8:	68bb      	ldr	r3, [r7, #8]
 800e4ca:	4013      	ands	r3, r2
 800e4cc:	68ba      	ldr	r2, [r7, #8]
 800e4ce:	429a      	cmp	r2, r3
 800e4d0:	bf0c      	ite	eq
 800e4d2:	2301      	moveq	r3, #1
 800e4d4:	2300      	movne	r3, #0
 800e4d6:	b2db      	uxtb	r3, r3
 800e4d8:	461a      	mov	r2, r3
 800e4da:	79fb      	ldrb	r3, [r7, #7]
 800e4dc:	429a      	cmp	r2, r3
 800e4de:	d0a0      	beq.n	800e422 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e4e0:	2300      	movs	r3, #0
}
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	3710      	adds	r7, #16
 800e4e6:	46bd      	mov	sp, r7
 800e4e8:	bd80      	pop	{r7, pc}
	...

0800e4ec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b096      	sub	sp, #88	@ 0x58
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	60f8      	str	r0, [r7, #12]
 800e4f4:	60b9      	str	r1, [r7, #8]
 800e4f6:	4613      	mov	r3, r2
 800e4f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	68ba      	ldr	r2, [r7, #8]
 800e4fe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	88fa      	ldrh	r2, [r7, #6]
 800e504:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	2200      	movs	r2, #0
 800e50c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	2222      	movs	r2, #34	@ 0x22
 800e514:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d02d      	beq.n	800e57e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e528:	4a40      	ldr	r2, [pc, #256]	@ (800e62c <UART_Start_Receive_DMA+0x140>)
 800e52a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e532:	4a3f      	ldr	r2, [pc, #252]	@ (800e630 <UART_Start_Receive_DMA+0x144>)
 800e534:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e53c:	4a3d      	ldr	r2, [pc, #244]	@ (800e634 <UART_Start_Receive_DMA+0x148>)
 800e53e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e546:	2200      	movs	r2, #0
 800e548:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	3324      	adds	r3, #36	@ 0x24
 800e556:	4619      	mov	r1, r3
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e55c:	461a      	mov	r2, r3
 800e55e:	88fb      	ldrh	r3, [r7, #6]
 800e560:	f7fa ffe0 	bl	8009524 <HAL_DMA_Start_IT>
 800e564:	4603      	mov	r3, r0
 800e566:	2b00      	cmp	r3, #0
 800e568:	d009      	beq.n	800e57e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	2210      	movs	r2, #16
 800e56e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	2220      	movs	r2, #32
 800e576:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800e57a:	2301      	movs	r3, #1
 800e57c:	e051      	b.n	800e622 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	691b      	ldr	r3, [r3, #16]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d018      	beq.n	800e5b8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e58c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e58e:	e853 3f00 	ldrex	r3, [r3]
 800e592:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e59a:	657b      	str	r3, [r7, #84]	@ 0x54
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	461a      	mov	r2, r3
 800e5a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e5a6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5a8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e5aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e5ac:	e841 2300 	strex	r3, r2, [r1]
 800e5b0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e5b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d1e6      	bne.n	800e586 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	3308      	adds	r3, #8
 800e5be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5c2:	e853 3f00 	ldrex	r3, [r3]
 800e5c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e5c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5ca:	f043 0301 	orr.w	r3, r3, #1
 800e5ce:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	3308      	adds	r3, #8
 800e5d6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e5d8:	637a      	str	r2, [r7, #52]	@ 0x34
 800e5da:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e5de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e5e0:	e841 2300 	strex	r3, r2, [r1]
 800e5e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e5e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d1e5      	bne.n	800e5b8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	3308      	adds	r3, #8
 800e5f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5f4:	697b      	ldr	r3, [r7, #20]
 800e5f6:	e853 3f00 	ldrex	r3, [r3]
 800e5fa:	613b      	str	r3, [r7, #16]
   return(result);
 800e5fc:	693b      	ldr	r3, [r7, #16]
 800e5fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e602:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	3308      	adds	r3, #8
 800e60a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e60c:	623a      	str	r2, [r7, #32]
 800e60e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e610:	69f9      	ldr	r1, [r7, #28]
 800e612:	6a3a      	ldr	r2, [r7, #32]
 800e614:	e841 2300 	strex	r3, r2, [r1]
 800e618:	61bb      	str	r3, [r7, #24]
   return(result);
 800e61a:	69bb      	ldr	r3, [r7, #24]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d1e5      	bne.n	800e5ec <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800e620:	2300      	movs	r3, #0
}
 800e622:	4618      	mov	r0, r3
 800e624:	3758      	adds	r7, #88	@ 0x58
 800e626:	46bd      	mov	sp, r7
 800e628:	bd80      	pop	{r7, pc}
 800e62a:	bf00      	nop
 800e62c:	0800e787 	.word	0x0800e787
 800e630:	0800e8bb 	.word	0x0800e8bb
 800e634:	0800e901 	.word	0x0800e901

0800e638 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e638:	b480      	push	{r7}
 800e63a:	b08f      	sub	sp, #60	@ 0x3c
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e646:	6a3b      	ldr	r3, [r7, #32]
 800e648:	e853 3f00 	ldrex	r3, [r3]
 800e64c:	61fb      	str	r3, [r7, #28]
   return(result);
 800e64e:	69fb      	ldr	r3, [r7, #28]
 800e650:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e654:	637b      	str	r3, [r7, #52]	@ 0x34
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	461a      	mov	r2, r3
 800e65c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e65e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e660:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e662:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e664:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e666:	e841 2300 	strex	r3, r2, [r1]
 800e66a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d1e6      	bne.n	800e640 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	3308      	adds	r3, #8
 800e678:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	e853 3f00 	ldrex	r3, [r3]
 800e680:	60bb      	str	r3, [r7, #8]
   return(result);
 800e682:	68bb      	ldr	r3, [r7, #8]
 800e684:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e688:	633b      	str	r3, [r7, #48]	@ 0x30
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	3308      	adds	r3, #8
 800e690:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e692:	61ba      	str	r2, [r7, #24]
 800e694:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e696:	6979      	ldr	r1, [r7, #20]
 800e698:	69ba      	ldr	r2, [r7, #24]
 800e69a:	e841 2300 	strex	r3, r2, [r1]
 800e69e:	613b      	str	r3, [r7, #16]
   return(result);
 800e6a0:	693b      	ldr	r3, [r7, #16]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d1e5      	bne.n	800e672 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	2220      	movs	r2, #32
 800e6aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800e6ae:	bf00      	nop
 800e6b0:	373c      	adds	r7, #60	@ 0x3c
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b8:	4770      	bx	lr

0800e6ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e6ba:	b480      	push	{r7}
 800e6bc:	b095      	sub	sp, #84	@ 0x54
 800e6be:	af00      	add	r7, sp, #0
 800e6c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6ca:	e853 3f00 	ldrex	r3, [r3]
 800e6ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e6d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e6d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	461a      	mov	r2, r3
 800e6de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e6e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800e6e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e6e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e6e8:	e841 2300 	strex	r3, r2, [r1]
 800e6ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e6ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d1e6      	bne.n	800e6c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	3308      	adds	r3, #8
 800e6fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6fc:	6a3b      	ldr	r3, [r7, #32]
 800e6fe:	e853 3f00 	ldrex	r3, [r3]
 800e702:	61fb      	str	r3, [r7, #28]
   return(result);
 800e704:	69fb      	ldr	r3, [r7, #28]
 800e706:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e70a:	f023 0301 	bic.w	r3, r3, #1
 800e70e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	3308      	adds	r3, #8
 800e716:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e718:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e71a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e71c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e71e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e720:	e841 2300 	strex	r3, r2, [r1]
 800e724:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d1e3      	bne.n	800e6f4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e730:	2b01      	cmp	r3, #1
 800e732:	d118      	bne.n	800e766 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	e853 3f00 	ldrex	r3, [r3]
 800e740:	60bb      	str	r3, [r7, #8]
   return(result);
 800e742:	68bb      	ldr	r3, [r7, #8]
 800e744:	f023 0310 	bic.w	r3, r3, #16
 800e748:	647b      	str	r3, [r7, #68]	@ 0x44
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	461a      	mov	r2, r3
 800e750:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e752:	61bb      	str	r3, [r7, #24]
 800e754:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e756:	6979      	ldr	r1, [r7, #20]
 800e758:	69ba      	ldr	r2, [r7, #24]
 800e75a:	e841 2300 	strex	r3, r2, [r1]
 800e75e:	613b      	str	r3, [r7, #16]
   return(result);
 800e760:	693b      	ldr	r3, [r7, #16]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d1e6      	bne.n	800e734 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	2220      	movs	r2, #32
 800e76a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2200      	movs	r2, #0
 800e772:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	2200      	movs	r2, #0
 800e778:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e77a:	bf00      	nop
 800e77c:	3754      	adds	r7, #84	@ 0x54
 800e77e:	46bd      	mov	sp, r7
 800e780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e784:	4770      	bx	lr

0800e786 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e786:	b580      	push	{r7, lr}
 800e788:	b09c      	sub	sp, #112	@ 0x70
 800e78a:	af00      	add	r7, sp, #0
 800e78c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e792:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	f003 0320 	and.w	r3, r3, #32
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d171      	bne.n	800e886 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800e7a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e7aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7b2:	e853 3f00 	ldrex	r3, [r3]
 800e7b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e7b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e7ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e7be:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e7c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	461a      	mov	r2, r3
 800e7c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e7c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e7ca:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e7ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e7d0:	e841 2300 	strex	r3, r2, [r1]
 800e7d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e7d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d1e6      	bne.n	800e7aa <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	3308      	adds	r3, #8
 800e7e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7e6:	e853 3f00 	ldrex	r3, [r3]
 800e7ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e7ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7ee:	f023 0301 	bic.w	r3, r3, #1
 800e7f2:	667b      	str	r3, [r7, #100]	@ 0x64
 800e7f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	3308      	adds	r3, #8
 800e7fa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e7fc:	647a      	str	r2, [r7, #68]	@ 0x44
 800e7fe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e800:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e802:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e804:	e841 2300 	strex	r3, r2, [r1]
 800e808:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e80a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d1e5      	bne.n	800e7dc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e810:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	3308      	adds	r3, #8
 800e816:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e81a:	e853 3f00 	ldrex	r3, [r3]
 800e81e:	623b      	str	r3, [r7, #32]
   return(result);
 800e820:	6a3b      	ldr	r3, [r7, #32]
 800e822:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e826:	663b      	str	r3, [r7, #96]	@ 0x60
 800e828:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	3308      	adds	r3, #8
 800e82e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e830:	633a      	str	r2, [r7, #48]	@ 0x30
 800e832:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e834:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e838:	e841 2300 	strex	r3, r2, [r1]
 800e83c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e83e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e840:	2b00      	cmp	r3, #0
 800e842:	d1e5      	bne.n	800e810 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e846:	2220      	movs	r2, #32
 800e848:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e84c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e84e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e850:	2b01      	cmp	r3, #1
 800e852:	d118      	bne.n	800e886 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e85a:	693b      	ldr	r3, [r7, #16]
 800e85c:	e853 3f00 	ldrex	r3, [r3]
 800e860:	60fb      	str	r3, [r7, #12]
   return(result);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	f023 0310 	bic.w	r3, r3, #16
 800e868:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e86a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	461a      	mov	r2, r3
 800e870:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e872:	61fb      	str	r3, [r7, #28]
 800e874:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e876:	69b9      	ldr	r1, [r7, #24]
 800e878:	69fa      	ldr	r2, [r7, #28]
 800e87a:	e841 2300 	strex	r3, r2, [r1]
 800e87e:	617b      	str	r3, [r7, #20]
   return(result);
 800e880:	697b      	ldr	r3, [r7, #20]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d1e6      	bne.n	800e854 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e888:	2200      	movs	r2, #0
 800e88a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e88c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e88e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e890:	2b01      	cmp	r3, #1
 800e892:	d109      	bne.n	800e8a8 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800e894:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e896:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e89a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e89c:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e8a0:	4611      	mov	r1, r2
 800e8a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e8a4:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e8a6:	e004      	b.n	800e8b2 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800e8a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e8aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e8ae:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e8b0:	4798      	blx	r3
}
 800e8b2:	bf00      	nop
 800e8b4:	3770      	adds	r7, #112	@ 0x70
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	bd80      	pop	{r7, pc}

0800e8ba <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e8ba:	b580      	push	{r7, lr}
 800e8bc:	b084      	sub	sp, #16
 800e8be:	af00      	add	r7, sp, #0
 800e8c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8c6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	2201      	movs	r2, #1
 800e8cc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e8d2:	2b01      	cmp	r3, #1
 800e8d4:	d10b      	bne.n	800e8ee <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e8dc:	68fa      	ldr	r2, [r7, #12]
 800e8de:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e8e2:	0852      	lsrs	r2, r2, #1
 800e8e4:	b292      	uxth	r2, r2
 800e8e6:	4611      	mov	r1, r2
 800e8e8:	68f8      	ldr	r0, [r7, #12]
 800e8ea:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e8ec:	e004      	b.n	800e8f8 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e8f4:	68f8      	ldr	r0, [r7, #12]
 800e8f6:	4798      	blx	r3
}
 800e8f8:	bf00      	nop
 800e8fa:	3710      	adds	r7, #16
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bd80      	pop	{r7, pc}

0800e900 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e900:	b580      	push	{r7, lr}
 800e902:	b086      	sub	sp, #24
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e90c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e90e:	697b      	ldr	r3, [r7, #20]
 800e910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e914:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e916:	697b      	ldr	r3, [r7, #20]
 800e918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e91c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e91e:	697b      	ldr	r3, [r7, #20]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	689b      	ldr	r3, [r3, #8]
 800e924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e928:	2b80      	cmp	r3, #128	@ 0x80
 800e92a:	d109      	bne.n	800e940 <UART_DMAError+0x40>
 800e92c:	693b      	ldr	r3, [r7, #16]
 800e92e:	2b21      	cmp	r3, #33	@ 0x21
 800e930:	d106      	bne.n	800e940 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e932:	697b      	ldr	r3, [r7, #20]
 800e934:	2200      	movs	r2, #0
 800e936:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800e93a:	6978      	ldr	r0, [r7, #20]
 800e93c:	f7ff fe7c 	bl	800e638 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e940:	697b      	ldr	r3, [r7, #20]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	689b      	ldr	r3, [r3, #8]
 800e946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e94a:	2b40      	cmp	r3, #64	@ 0x40
 800e94c:	d109      	bne.n	800e962 <UART_DMAError+0x62>
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	2b22      	cmp	r3, #34	@ 0x22
 800e952:	d106      	bne.n	800e962 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e954:	697b      	ldr	r3, [r7, #20]
 800e956:	2200      	movs	r2, #0
 800e958:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e95c:	6978      	ldr	r0, [r7, #20]
 800e95e:	f7ff feac 	bl	800e6ba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e962:	697b      	ldr	r3, [r7, #20]
 800e964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e968:	f043 0210 	orr.w	r2, r3, #16
 800e96c:	697b      	ldr	r3, [r7, #20]
 800e96e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800e972:	697b      	ldr	r3, [r7, #20]
 800e974:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e978:	6978      	ldr	r0, [r7, #20]
 800e97a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e97c:	bf00      	nop
 800e97e:	3718      	adds	r7, #24
 800e980:	46bd      	mov	sp, r7
 800e982:	bd80      	pop	{r7, pc}

0800e984 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e984:	b580      	push	{r7, lr}
 800e986:	b084      	sub	sp, #16
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e990:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	2200      	movs	r2, #0
 800e996:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e9a0:	68f8      	ldr	r0, [r7, #12]
 800e9a2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e9a4:	bf00      	nop
 800e9a6:	3710      	adds	r7, #16
 800e9a8:	46bd      	mov	sp, r7
 800e9aa:	bd80      	pop	{r7, pc}

0800e9ac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e9ac:	b580      	push	{r7, lr}
 800e9ae:	b088      	sub	sp, #32
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	e853 3f00 	ldrex	r3, [r3]
 800e9c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e9c8:	61fb      	str	r3, [r7, #28]
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	461a      	mov	r2, r3
 800e9d0:	69fb      	ldr	r3, [r7, #28]
 800e9d2:	61bb      	str	r3, [r7, #24]
 800e9d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9d6:	6979      	ldr	r1, [r7, #20]
 800e9d8:	69ba      	ldr	r2, [r7, #24]
 800e9da:	e841 2300 	strex	r3, r2, [r1]
 800e9de:	613b      	str	r3, [r7, #16]
   return(result);
 800e9e0:	693b      	ldr	r3, [r7, #16]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d1e6      	bne.n	800e9b4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2220      	movs	r2, #32
 800e9ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e9fa:	6878      	ldr	r0, [r7, #4]
 800e9fc:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e9fe:	bf00      	nop
 800ea00:	3720      	adds	r7, #32
 800ea02:	46bd      	mov	sp, r7
 800ea04:	bd80      	pop	{r7, pc}

0800ea06 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ea06:	b480      	push	{r7}
 800ea08:	b083      	sub	sp, #12
 800ea0a:	af00      	add	r7, sp, #0
 800ea0c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ea0e:	bf00      	nop
 800ea10:	370c      	adds	r7, #12
 800ea12:	46bd      	mov	sp, r7
 800ea14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea18:	4770      	bx	lr

0800ea1a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ea1a:	b480      	push	{r7}
 800ea1c:	b083      	sub	sp, #12
 800ea1e:	af00      	add	r7, sp, #0
 800ea20:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ea22:	bf00      	nop
 800ea24:	370c      	adds	r7, #12
 800ea26:	46bd      	mov	sp, r7
 800ea28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2c:	4770      	bx	lr

0800ea2e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ea2e:	b480      	push	{r7}
 800ea30:	b083      	sub	sp, #12
 800ea32:	af00      	add	r7, sp, #0
 800ea34:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ea36:	bf00      	nop
 800ea38:	370c      	adds	r7, #12
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea40:	4770      	bx	lr

0800ea42 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ea42:	b480      	push	{r7}
 800ea44:	b085      	sub	sp, #20
 800ea46:	af00      	add	r7, sp, #0
 800ea48:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ea50:	2b01      	cmp	r3, #1
 800ea52:	d101      	bne.n	800ea58 <HAL_UARTEx_DisableFifoMode+0x16>
 800ea54:	2302      	movs	r3, #2
 800ea56:	e027      	b.n	800eaa8 <HAL_UARTEx_DisableFifoMode+0x66>
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2201      	movs	r2, #1
 800ea5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	2224      	movs	r2, #36	@ 0x24
 800ea64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	681a      	ldr	r2, [r3, #0]
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	f022 0201 	bic.w	r2, r2, #1
 800ea7e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ea86:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	68fa      	ldr	r2, [r7, #12]
 800ea94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2220      	movs	r2, #32
 800ea9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eaa6:	2300      	movs	r3, #0
}
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	3714      	adds	r7, #20
 800eaac:	46bd      	mov	sp, r7
 800eaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab2:	4770      	bx	lr

0800eab4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b084      	sub	sp, #16
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
 800eabc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eac4:	2b01      	cmp	r3, #1
 800eac6:	d101      	bne.n	800eacc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800eac8:	2302      	movs	r3, #2
 800eaca:	e02d      	b.n	800eb28 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2201      	movs	r2, #1
 800ead0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	2224      	movs	r2, #36	@ 0x24
 800ead8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	681a      	ldr	r2, [r3, #0]
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	f022 0201 	bic.w	r2, r2, #1
 800eaf2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	689b      	ldr	r3, [r3, #8]
 800eafa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	683a      	ldr	r2, [r7, #0]
 800eb04:	430a      	orrs	r2, r1
 800eb06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800eb08:	6878      	ldr	r0, [r7, #4]
 800eb0a:	f000 f84f 	bl	800ebac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	68fa      	ldr	r2, [r7, #12]
 800eb14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2220      	movs	r2, #32
 800eb1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	2200      	movs	r2, #0
 800eb22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eb26:	2300      	movs	r3, #0
}
 800eb28:	4618      	mov	r0, r3
 800eb2a:	3710      	adds	r7, #16
 800eb2c:	46bd      	mov	sp, r7
 800eb2e:	bd80      	pop	{r7, pc}

0800eb30 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b084      	sub	sp, #16
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
 800eb38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eb40:	2b01      	cmp	r3, #1
 800eb42:	d101      	bne.n	800eb48 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800eb44:	2302      	movs	r3, #2
 800eb46:	e02d      	b.n	800eba4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	2201      	movs	r2, #1
 800eb4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	2224      	movs	r2, #36	@ 0x24
 800eb54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	681a      	ldr	r2, [r3, #0]
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	f022 0201 	bic.w	r2, r2, #1
 800eb6e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	689b      	ldr	r3, [r3, #8]
 800eb76:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	683a      	ldr	r2, [r7, #0]
 800eb80:	430a      	orrs	r2, r1
 800eb82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f000 f811 	bl	800ebac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	68fa      	ldr	r2, [r7, #12]
 800eb90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	2220      	movs	r2, #32
 800eb96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eba2:	2300      	movs	r3, #0
}
 800eba4:	4618      	mov	r0, r3
 800eba6:	3710      	adds	r7, #16
 800eba8:	46bd      	mov	sp, r7
 800ebaa:	bd80      	pop	{r7, pc}

0800ebac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ebac:	b480      	push	{r7}
 800ebae:	b085      	sub	sp, #20
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d108      	bne.n	800ebce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2201      	movs	r2, #1
 800ebc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	2201      	movs	r2, #1
 800ebc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ebcc:	e031      	b.n	800ec32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ebce:	2308      	movs	r3, #8
 800ebd0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ebd2:	2308      	movs	r3, #8
 800ebd4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	689b      	ldr	r3, [r3, #8]
 800ebdc:	0e5b      	lsrs	r3, r3, #25
 800ebde:	b2db      	uxtb	r3, r3
 800ebe0:	f003 0307 	and.w	r3, r3, #7
 800ebe4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	689b      	ldr	r3, [r3, #8]
 800ebec:	0f5b      	lsrs	r3, r3, #29
 800ebee:	b2db      	uxtb	r3, r3
 800ebf0:	f003 0307 	and.w	r3, r3, #7
 800ebf4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ebf6:	7bbb      	ldrb	r3, [r7, #14]
 800ebf8:	7b3a      	ldrb	r2, [r7, #12]
 800ebfa:	4911      	ldr	r1, [pc, #68]	@ (800ec40 <UARTEx_SetNbDataToProcess+0x94>)
 800ebfc:	5c8a      	ldrb	r2, [r1, r2]
 800ebfe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ec02:	7b3a      	ldrb	r2, [r7, #12]
 800ec04:	490f      	ldr	r1, [pc, #60]	@ (800ec44 <UARTEx_SetNbDataToProcess+0x98>)
 800ec06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ec08:	fb93 f3f2 	sdiv	r3, r3, r2
 800ec0c:	b29a      	uxth	r2, r3
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ec14:	7bfb      	ldrb	r3, [r7, #15]
 800ec16:	7b7a      	ldrb	r2, [r7, #13]
 800ec18:	4909      	ldr	r1, [pc, #36]	@ (800ec40 <UARTEx_SetNbDataToProcess+0x94>)
 800ec1a:	5c8a      	ldrb	r2, [r1, r2]
 800ec1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ec20:	7b7a      	ldrb	r2, [r7, #13]
 800ec22:	4908      	ldr	r1, [pc, #32]	@ (800ec44 <UARTEx_SetNbDataToProcess+0x98>)
 800ec24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ec26:	fb93 f3f2 	sdiv	r3, r3, r2
 800ec2a:	b29a      	uxth	r2, r3
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ec32:	bf00      	nop
 800ec34:	3714      	adds	r7, #20
 800ec36:	46bd      	mov	sp, r7
 800ec38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3c:	4770      	bx	lr
 800ec3e:	bf00      	nop
 800ec40:	08010ed8 	.word	0x08010ed8
 800ec44:	08010ee0 	.word	0x08010ee0

0800ec48 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800ec48:	b480      	push	{r7}
 800ec4a:	b08b      	sub	sp, #44	@ 0x2c
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	60f8      	str	r0, [r7, #12]
 800ec50:	60b9      	str	r1, [r7, #8]
 800ec52:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	685b      	ldr	r3, [r3, #4]
 800ec58:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	685b      	ldr	r3, [r3, #4]
 800ec5e:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	685b      	ldr	r3, [r3, #4]
 800ec64:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	881b      	ldrh	r3, [r3, #0]
 800ec6a:	461a      	mov	r2, r3
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	885b      	ldrh	r3, [r3, #2]
 800ec70:	fb02 f303 	mul.w	r3, r2, r3
 800ec74:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800ec76:	697b      	ldr	r3, [r7, #20]
 800ec78:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800ec7a:	e013      	b.n	800eca4 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800ec7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec7e:	1d1a      	adds	r2, r3, #4
 800ec80:	627a      	str	r2, [r7, #36]	@ 0x24
 800ec82:	ed93 7a00 	vldr	s14, [r3]
 800ec86:	6a3b      	ldr	r3, [r7, #32]
 800ec88:	1d1a      	adds	r2, r3, #4
 800ec8a:	623a      	str	r2, [r7, #32]
 800ec8c:	edd3 7a00 	vldr	s15, [r3]
 800ec90:	69fb      	ldr	r3, [r7, #28]
 800ec92:	1d1a      	adds	r2, r3, #4
 800ec94:	61fa      	str	r2, [r7, #28]
 800ec96:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ec9a:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800ec9e:	69bb      	ldr	r3, [r7, #24]
 800eca0:	3b01      	subs	r3, #1
 800eca2:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800eca4:	69bb      	ldr	r3, [r7, #24]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d1e8      	bne.n	800ec7c <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800ecaa:	2300      	movs	r3, #0
 800ecac:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800ecae:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	372c      	adds	r7, #44	@ 0x2c
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbc:	4770      	bx	lr

0800ecbe <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800ecbe:	b480      	push	{r7}
 800ecc0:	b085      	sub	sp, #20
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	60f8      	str	r0, [r7, #12]
 800ecc6:	607b      	str	r3, [r7, #4]
 800ecc8:	460b      	mov	r3, r1
 800ecca:	817b      	strh	r3, [r7, #10]
 800eccc:	4613      	mov	r3, r2
 800ecce:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	897a      	ldrh	r2, [r7, #10]
 800ecd4:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	893a      	ldrh	r2, [r7, #8]
 800ecda:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	687a      	ldr	r2, [r7, #4]
 800ece0:	605a      	str	r2, [r3, #4]
}
 800ece2:	bf00      	nop
 800ece4:	3714      	adds	r7, #20
 800ece6:	46bd      	mov	sp, r7
 800ece8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecec:	4770      	bx	lr

0800ecee <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800ecee:	b480      	push	{r7}
 800ecf0:	b093      	sub	sp, #76	@ 0x4c
 800ecf2:	af00      	add	r7, sp, #0
 800ecf4:	60f8      	str	r0, [r7, #12]
 800ecf6:	60b9      	str	r1, [r7, #8]
 800ecf8:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	685b      	ldr	r3, [r3, #4]
 800ecfe:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800ed00:	68bb      	ldr	r3, [r7, #8]
 800ed02:	685b      	ldr	r3, [r3, #4]
 800ed04:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	685b      	ldr	r3, [r3, #4]
 800ed0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800ed0c:	68bb      	ldr	r3, [r7, #8]
 800ed0e:	685b      	ldr	r3, [r3, #4]
 800ed10:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	685b      	ldr	r3, [r3, #4]
 800ed16:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	881b      	ldrh	r3, [r3, #0]
 800ed1c:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800ed1e:	68bb      	ldr	r3, [r7, #8]
 800ed20:	885b      	ldrh	r3, [r3, #2]
 800ed22:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	885b      	ldrh	r3, [r3, #2]
 800ed28:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ed2e:	8b7b      	ldrh	r3, [r7, #26]
 800ed30:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800ed32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed34:	009b      	lsls	r3, r3, #2
 800ed36:	69fa      	ldr	r2, [r7, #28]
 800ed38:	4413      	add	r3, r2
 800ed3a:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800ed3c:	8b3b      	ldrh	r3, [r7, #24]
 800ed3e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800ed40:	68bb      	ldr	r3, [r7, #8]
 800ed42:	685b      	ldr	r3, [r3, #4]
 800ed44:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800ed46:	f04f 0300 	mov.w	r3, #0
 800ed4a:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800ed4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed4e:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800ed50:	8afb      	ldrh	r3, [r7, #22]
 800ed52:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800ed54:	e017      	b.n	800ed86 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800ed56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ed58:	1d1a      	adds	r2, r3, #4
 800ed5a:	647a      	str	r2, [r7, #68]	@ 0x44
 800ed5c:	ed93 7a00 	vldr	s14, [r3]
 800ed60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed62:	edd3 7a00 	vldr	s15, [r3]
 800ed66:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed6a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800ed6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ed72:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800ed76:	8b3b      	ldrh	r3, [r7, #24]
 800ed78:	009b      	lsls	r3, r3, #2
 800ed7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ed7c:	4413      	add	r3, r2
 800ed7e:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800ed80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed82:	3b01      	subs	r3, #1
 800ed84:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800ed86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d1e4      	bne.n	800ed56 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800ed8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed8e:	1d1a      	adds	r2, r3, #4
 800ed90:	63ba      	str	r2, [r7, #56]	@ 0x38
 800ed92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ed94:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800ed96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed98:	3b01      	subs	r3, #1
 800ed9a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800ed9c:	8b3a      	ldrh	r2, [r7, #24]
 800ed9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eda0:	1ad3      	subs	r3, r2, r3
 800eda2:	009b      	lsls	r3, r3, #2
 800eda4:	6a3a      	ldr	r2, [r7, #32]
 800eda6:	4413      	add	r3, r2
 800eda8:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800edaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edac:	2b00      	cmp	r3, #0
 800edae:	d1ca      	bne.n	800ed46 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800edb0:	8b3b      	ldrh	r3, [r7, #24]
 800edb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800edb4:	4413      	add	r3, r2
 800edb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800edb8:	8afb      	ldrh	r3, [r7, #22]
 800edba:	009b      	lsls	r3, r3, #2
 800edbc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800edbe:	4413      	add	r3, r2
 800edc0:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800edc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edc4:	3b01      	subs	r3, #1
 800edc6:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800edc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d1b1      	bne.n	800ed32 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800edce:	2300      	movs	r3, #0
 800edd0:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800edd2:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800edd6:	4618      	mov	r0, r3
 800edd8:	374c      	adds	r7, #76	@ 0x4c
 800edda:	46bd      	mov	sp, r7
 800eddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede0:	4770      	bx	lr

0800ede2 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 800ede2:	b480      	push	{r7}
 800ede4:	b08b      	sub	sp, #44	@ 0x2c
 800ede6:	af00      	add	r7, sp, #0
 800ede8:	60f8      	str	r0, [r7, #12]
 800edea:	ed87 0a02 	vstr	s0, [r7, #8]
 800edee:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	685b      	ldr	r3, [r3, #4]
 800edf4:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	685b      	ldr	r3, [r3, #4]
 800edfa:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	881b      	ldrh	r3, [r3, #0]
 800ee00:	461a      	mov	r2, r3
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	885b      	ldrh	r3, [r3, #2]
 800ee06:	fb02 f303 	mul.w	r3, r2, r3
 800ee0a:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800ee0c:	69bb      	ldr	r3, [r7, #24]
 800ee0e:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800ee10:	e010      	b.n	800ee34 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 800ee12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee14:	1d1a      	adds	r2, r3, #4
 800ee16:	627a      	str	r2, [r7, #36]	@ 0x24
 800ee18:	ed93 7a00 	vldr	s14, [r3]
 800ee1c:	6a3b      	ldr	r3, [r7, #32]
 800ee1e:	1d1a      	adds	r2, r3, #4
 800ee20:	623a      	str	r2, [r7, #32]
 800ee22:	edd7 7a02 	vldr	s15, [r7, #8]
 800ee26:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee2a:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800ee2e:	69fb      	ldr	r3, [r7, #28]
 800ee30:	3b01      	subs	r3, #1
 800ee32:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 800ee34:	69fb      	ldr	r3, [r7, #28]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d1eb      	bne.n	800ee12 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 800ee3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ee42:	4618      	mov	r0, r3
 800ee44:	372c      	adds	r7, #44	@ 0x2c
 800ee46:	46bd      	mov	sp, r7
 800ee48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4c:	4770      	bx	lr
	...

0800ee50 <malloc>:
 800ee50:	4b02      	ldr	r3, [pc, #8]	@ (800ee5c <malloc+0xc>)
 800ee52:	4601      	mov	r1, r0
 800ee54:	6818      	ldr	r0, [r3, #0]
 800ee56:	f000 b825 	b.w	800eea4 <_malloc_r>
 800ee5a:	bf00      	nop
 800ee5c:	20000108 	.word	0x20000108

0800ee60 <sbrk_aligned>:
 800ee60:	b570      	push	{r4, r5, r6, lr}
 800ee62:	4e0f      	ldr	r6, [pc, #60]	@ (800eea0 <sbrk_aligned+0x40>)
 800ee64:	460c      	mov	r4, r1
 800ee66:	6831      	ldr	r1, [r6, #0]
 800ee68:	4605      	mov	r5, r0
 800ee6a:	b911      	cbnz	r1, 800ee72 <sbrk_aligned+0x12>
 800ee6c:	f000 f8ae 	bl	800efcc <_sbrk_r>
 800ee70:	6030      	str	r0, [r6, #0]
 800ee72:	4621      	mov	r1, r4
 800ee74:	4628      	mov	r0, r5
 800ee76:	f000 f8a9 	bl	800efcc <_sbrk_r>
 800ee7a:	1c43      	adds	r3, r0, #1
 800ee7c:	d103      	bne.n	800ee86 <sbrk_aligned+0x26>
 800ee7e:	f04f 34ff 	mov.w	r4, #4294967295
 800ee82:	4620      	mov	r0, r4
 800ee84:	bd70      	pop	{r4, r5, r6, pc}
 800ee86:	1cc4      	adds	r4, r0, #3
 800ee88:	f024 0403 	bic.w	r4, r4, #3
 800ee8c:	42a0      	cmp	r0, r4
 800ee8e:	d0f8      	beq.n	800ee82 <sbrk_aligned+0x22>
 800ee90:	1a21      	subs	r1, r4, r0
 800ee92:	4628      	mov	r0, r5
 800ee94:	f000 f89a 	bl	800efcc <_sbrk_r>
 800ee98:	3001      	adds	r0, #1
 800ee9a:	d1f2      	bne.n	800ee82 <sbrk_aligned+0x22>
 800ee9c:	e7ef      	b.n	800ee7e <sbrk_aligned+0x1e>
 800ee9e:	bf00      	nop
 800eea0:	20002108 	.word	0x20002108

0800eea4 <_malloc_r>:
 800eea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eea8:	1ccd      	adds	r5, r1, #3
 800eeaa:	f025 0503 	bic.w	r5, r5, #3
 800eeae:	3508      	adds	r5, #8
 800eeb0:	2d0c      	cmp	r5, #12
 800eeb2:	bf38      	it	cc
 800eeb4:	250c      	movcc	r5, #12
 800eeb6:	2d00      	cmp	r5, #0
 800eeb8:	4606      	mov	r6, r0
 800eeba:	db01      	blt.n	800eec0 <_malloc_r+0x1c>
 800eebc:	42a9      	cmp	r1, r5
 800eebe:	d904      	bls.n	800eeca <_malloc_r+0x26>
 800eec0:	230c      	movs	r3, #12
 800eec2:	6033      	str	r3, [r6, #0]
 800eec4:	2000      	movs	r0, #0
 800eec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eeca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800efa0 <_malloc_r+0xfc>
 800eece:	f000 f869 	bl	800efa4 <__malloc_lock>
 800eed2:	f8d8 3000 	ldr.w	r3, [r8]
 800eed6:	461c      	mov	r4, r3
 800eed8:	bb44      	cbnz	r4, 800ef2c <_malloc_r+0x88>
 800eeda:	4629      	mov	r1, r5
 800eedc:	4630      	mov	r0, r6
 800eede:	f7ff ffbf 	bl	800ee60 <sbrk_aligned>
 800eee2:	1c43      	adds	r3, r0, #1
 800eee4:	4604      	mov	r4, r0
 800eee6:	d158      	bne.n	800ef9a <_malloc_r+0xf6>
 800eee8:	f8d8 4000 	ldr.w	r4, [r8]
 800eeec:	4627      	mov	r7, r4
 800eeee:	2f00      	cmp	r7, #0
 800eef0:	d143      	bne.n	800ef7a <_malloc_r+0xd6>
 800eef2:	2c00      	cmp	r4, #0
 800eef4:	d04b      	beq.n	800ef8e <_malloc_r+0xea>
 800eef6:	6823      	ldr	r3, [r4, #0]
 800eef8:	4639      	mov	r1, r7
 800eefa:	4630      	mov	r0, r6
 800eefc:	eb04 0903 	add.w	r9, r4, r3
 800ef00:	f000 f864 	bl	800efcc <_sbrk_r>
 800ef04:	4581      	cmp	r9, r0
 800ef06:	d142      	bne.n	800ef8e <_malloc_r+0xea>
 800ef08:	6821      	ldr	r1, [r4, #0]
 800ef0a:	1a6d      	subs	r5, r5, r1
 800ef0c:	4629      	mov	r1, r5
 800ef0e:	4630      	mov	r0, r6
 800ef10:	f7ff ffa6 	bl	800ee60 <sbrk_aligned>
 800ef14:	3001      	adds	r0, #1
 800ef16:	d03a      	beq.n	800ef8e <_malloc_r+0xea>
 800ef18:	6823      	ldr	r3, [r4, #0]
 800ef1a:	442b      	add	r3, r5
 800ef1c:	6023      	str	r3, [r4, #0]
 800ef1e:	f8d8 3000 	ldr.w	r3, [r8]
 800ef22:	685a      	ldr	r2, [r3, #4]
 800ef24:	bb62      	cbnz	r2, 800ef80 <_malloc_r+0xdc>
 800ef26:	f8c8 7000 	str.w	r7, [r8]
 800ef2a:	e00f      	b.n	800ef4c <_malloc_r+0xa8>
 800ef2c:	6822      	ldr	r2, [r4, #0]
 800ef2e:	1b52      	subs	r2, r2, r5
 800ef30:	d420      	bmi.n	800ef74 <_malloc_r+0xd0>
 800ef32:	2a0b      	cmp	r2, #11
 800ef34:	d917      	bls.n	800ef66 <_malloc_r+0xc2>
 800ef36:	1961      	adds	r1, r4, r5
 800ef38:	42a3      	cmp	r3, r4
 800ef3a:	6025      	str	r5, [r4, #0]
 800ef3c:	bf18      	it	ne
 800ef3e:	6059      	strne	r1, [r3, #4]
 800ef40:	6863      	ldr	r3, [r4, #4]
 800ef42:	bf08      	it	eq
 800ef44:	f8c8 1000 	streq.w	r1, [r8]
 800ef48:	5162      	str	r2, [r4, r5]
 800ef4a:	604b      	str	r3, [r1, #4]
 800ef4c:	4630      	mov	r0, r6
 800ef4e:	f000 f82f 	bl	800efb0 <__malloc_unlock>
 800ef52:	f104 000b 	add.w	r0, r4, #11
 800ef56:	1d23      	adds	r3, r4, #4
 800ef58:	f020 0007 	bic.w	r0, r0, #7
 800ef5c:	1ac2      	subs	r2, r0, r3
 800ef5e:	bf1c      	itt	ne
 800ef60:	1a1b      	subne	r3, r3, r0
 800ef62:	50a3      	strne	r3, [r4, r2]
 800ef64:	e7af      	b.n	800eec6 <_malloc_r+0x22>
 800ef66:	6862      	ldr	r2, [r4, #4]
 800ef68:	42a3      	cmp	r3, r4
 800ef6a:	bf0c      	ite	eq
 800ef6c:	f8c8 2000 	streq.w	r2, [r8]
 800ef70:	605a      	strne	r2, [r3, #4]
 800ef72:	e7eb      	b.n	800ef4c <_malloc_r+0xa8>
 800ef74:	4623      	mov	r3, r4
 800ef76:	6864      	ldr	r4, [r4, #4]
 800ef78:	e7ae      	b.n	800eed8 <_malloc_r+0x34>
 800ef7a:	463c      	mov	r4, r7
 800ef7c:	687f      	ldr	r7, [r7, #4]
 800ef7e:	e7b6      	b.n	800eeee <_malloc_r+0x4a>
 800ef80:	461a      	mov	r2, r3
 800ef82:	685b      	ldr	r3, [r3, #4]
 800ef84:	42a3      	cmp	r3, r4
 800ef86:	d1fb      	bne.n	800ef80 <_malloc_r+0xdc>
 800ef88:	2300      	movs	r3, #0
 800ef8a:	6053      	str	r3, [r2, #4]
 800ef8c:	e7de      	b.n	800ef4c <_malloc_r+0xa8>
 800ef8e:	230c      	movs	r3, #12
 800ef90:	6033      	str	r3, [r6, #0]
 800ef92:	4630      	mov	r0, r6
 800ef94:	f000 f80c 	bl	800efb0 <__malloc_unlock>
 800ef98:	e794      	b.n	800eec4 <_malloc_r+0x20>
 800ef9a:	6005      	str	r5, [r0, #0]
 800ef9c:	e7d6      	b.n	800ef4c <_malloc_r+0xa8>
 800ef9e:	bf00      	nop
 800efa0:	2000210c 	.word	0x2000210c

0800efa4 <__malloc_lock>:
 800efa4:	4801      	ldr	r0, [pc, #4]	@ (800efac <__malloc_lock+0x8>)
 800efa6:	f000 b84b 	b.w	800f040 <__retarget_lock_acquire_recursive>
 800efaa:	bf00      	nop
 800efac:	2000224c 	.word	0x2000224c

0800efb0 <__malloc_unlock>:
 800efb0:	4801      	ldr	r0, [pc, #4]	@ (800efb8 <__malloc_unlock+0x8>)
 800efb2:	f000 b846 	b.w	800f042 <__retarget_lock_release_recursive>
 800efb6:	bf00      	nop
 800efb8:	2000224c 	.word	0x2000224c

0800efbc <memset>:
 800efbc:	4402      	add	r2, r0
 800efbe:	4603      	mov	r3, r0
 800efc0:	4293      	cmp	r3, r2
 800efc2:	d100      	bne.n	800efc6 <memset+0xa>
 800efc4:	4770      	bx	lr
 800efc6:	f803 1b01 	strb.w	r1, [r3], #1
 800efca:	e7f9      	b.n	800efc0 <memset+0x4>

0800efcc <_sbrk_r>:
 800efcc:	b538      	push	{r3, r4, r5, lr}
 800efce:	4d06      	ldr	r5, [pc, #24]	@ (800efe8 <_sbrk_r+0x1c>)
 800efd0:	2300      	movs	r3, #0
 800efd2:	4604      	mov	r4, r0
 800efd4:	4608      	mov	r0, r1
 800efd6:	602b      	str	r3, [r5, #0]
 800efd8:	f7f7 fd3c 	bl	8006a54 <_sbrk>
 800efdc:	1c43      	adds	r3, r0, #1
 800efde:	d102      	bne.n	800efe6 <_sbrk_r+0x1a>
 800efe0:	682b      	ldr	r3, [r5, #0]
 800efe2:	b103      	cbz	r3, 800efe6 <_sbrk_r+0x1a>
 800efe4:	6023      	str	r3, [r4, #0]
 800efe6:	bd38      	pop	{r3, r4, r5, pc}
 800efe8:	20002248 	.word	0x20002248

0800efec <__errno>:
 800efec:	4b01      	ldr	r3, [pc, #4]	@ (800eff4 <__errno+0x8>)
 800efee:	6818      	ldr	r0, [r3, #0]
 800eff0:	4770      	bx	lr
 800eff2:	bf00      	nop
 800eff4:	20000108 	.word	0x20000108

0800eff8 <__libc_init_array>:
 800eff8:	b570      	push	{r4, r5, r6, lr}
 800effa:	4d0d      	ldr	r5, [pc, #52]	@ (800f030 <__libc_init_array+0x38>)
 800effc:	4c0d      	ldr	r4, [pc, #52]	@ (800f034 <__libc_init_array+0x3c>)
 800effe:	1b64      	subs	r4, r4, r5
 800f000:	10a4      	asrs	r4, r4, #2
 800f002:	2600      	movs	r6, #0
 800f004:	42a6      	cmp	r6, r4
 800f006:	d109      	bne.n	800f01c <__libc_init_array+0x24>
 800f008:	4d0b      	ldr	r5, [pc, #44]	@ (800f038 <__libc_init_array+0x40>)
 800f00a:	4c0c      	ldr	r4, [pc, #48]	@ (800f03c <__libc_init_array+0x44>)
 800f00c:	f001 ff30 	bl	8010e70 <_init>
 800f010:	1b64      	subs	r4, r4, r5
 800f012:	10a4      	asrs	r4, r4, #2
 800f014:	2600      	movs	r6, #0
 800f016:	42a6      	cmp	r6, r4
 800f018:	d105      	bne.n	800f026 <__libc_init_array+0x2e>
 800f01a:	bd70      	pop	{r4, r5, r6, pc}
 800f01c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f020:	4798      	blx	r3
 800f022:	3601      	adds	r6, #1
 800f024:	e7ee      	b.n	800f004 <__libc_init_array+0xc>
 800f026:	f855 3b04 	ldr.w	r3, [r5], #4
 800f02a:	4798      	blx	r3
 800f02c:	3601      	adds	r6, #1
 800f02e:	e7f2      	b.n	800f016 <__libc_init_array+0x1e>
 800f030:	080114a0 	.word	0x080114a0
 800f034:	080114a0 	.word	0x080114a0
 800f038:	080114a0 	.word	0x080114a0
 800f03c:	080114a4 	.word	0x080114a4

0800f040 <__retarget_lock_acquire_recursive>:
 800f040:	4770      	bx	lr

0800f042 <__retarget_lock_release_recursive>:
 800f042:	4770      	bx	lr

0800f044 <memcpy>:
 800f044:	440a      	add	r2, r1
 800f046:	4291      	cmp	r1, r2
 800f048:	f100 33ff 	add.w	r3, r0, #4294967295
 800f04c:	d100      	bne.n	800f050 <memcpy+0xc>
 800f04e:	4770      	bx	lr
 800f050:	b510      	push	{r4, lr}
 800f052:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f056:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f05a:	4291      	cmp	r1, r2
 800f05c:	d1f9      	bne.n	800f052 <memcpy+0xe>
 800f05e:	bd10      	pop	{r4, pc}

0800f060 <cos>:
 800f060:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f062:	ec53 2b10 	vmov	r2, r3, d0
 800f066:	4826      	ldr	r0, [pc, #152]	@ (800f100 <cos+0xa0>)
 800f068:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f06c:	4281      	cmp	r1, r0
 800f06e:	d806      	bhi.n	800f07e <cos+0x1e>
 800f070:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800f0f8 <cos+0x98>
 800f074:	b005      	add	sp, #20
 800f076:	f85d eb04 	ldr.w	lr, [sp], #4
 800f07a:	f000 b9bd 	b.w	800f3f8 <__kernel_cos>
 800f07e:	4821      	ldr	r0, [pc, #132]	@ (800f104 <cos+0xa4>)
 800f080:	4281      	cmp	r1, r0
 800f082:	d908      	bls.n	800f096 <cos+0x36>
 800f084:	4610      	mov	r0, r2
 800f086:	4619      	mov	r1, r3
 800f088:	f7f1 f8ca 	bl	8000220 <__aeabi_dsub>
 800f08c:	ec41 0b10 	vmov	d0, r0, r1
 800f090:	b005      	add	sp, #20
 800f092:	f85d fb04 	ldr.w	pc, [sp], #4
 800f096:	4668      	mov	r0, sp
 800f098:	f000 fb32 	bl	800f700 <__ieee754_rem_pio2>
 800f09c:	f000 0003 	and.w	r0, r0, #3
 800f0a0:	2801      	cmp	r0, #1
 800f0a2:	d00b      	beq.n	800f0bc <cos+0x5c>
 800f0a4:	2802      	cmp	r0, #2
 800f0a6:	d015      	beq.n	800f0d4 <cos+0x74>
 800f0a8:	b9d8      	cbnz	r0, 800f0e2 <cos+0x82>
 800f0aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0ae:	ed9d 0b00 	vldr	d0, [sp]
 800f0b2:	f000 f9a1 	bl	800f3f8 <__kernel_cos>
 800f0b6:	ec51 0b10 	vmov	r0, r1, d0
 800f0ba:	e7e7      	b.n	800f08c <cos+0x2c>
 800f0bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0c0:	ed9d 0b00 	vldr	d0, [sp]
 800f0c4:	f000 fa60 	bl	800f588 <__kernel_sin>
 800f0c8:	ec53 2b10 	vmov	r2, r3, d0
 800f0cc:	4610      	mov	r0, r2
 800f0ce:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f0d2:	e7db      	b.n	800f08c <cos+0x2c>
 800f0d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0d8:	ed9d 0b00 	vldr	d0, [sp]
 800f0dc:	f000 f98c 	bl	800f3f8 <__kernel_cos>
 800f0e0:	e7f2      	b.n	800f0c8 <cos+0x68>
 800f0e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0e6:	ed9d 0b00 	vldr	d0, [sp]
 800f0ea:	2001      	movs	r0, #1
 800f0ec:	f000 fa4c 	bl	800f588 <__kernel_sin>
 800f0f0:	e7e1      	b.n	800f0b6 <cos+0x56>
 800f0f2:	bf00      	nop
 800f0f4:	f3af 8000 	nop.w
	...
 800f100:	3fe921fb 	.word	0x3fe921fb
 800f104:	7fefffff 	.word	0x7fefffff

0800f108 <sin>:
 800f108:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f10a:	ec53 2b10 	vmov	r2, r3, d0
 800f10e:	4826      	ldr	r0, [pc, #152]	@ (800f1a8 <sin+0xa0>)
 800f110:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f114:	4281      	cmp	r1, r0
 800f116:	d807      	bhi.n	800f128 <sin+0x20>
 800f118:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800f1a0 <sin+0x98>
 800f11c:	2000      	movs	r0, #0
 800f11e:	b005      	add	sp, #20
 800f120:	f85d eb04 	ldr.w	lr, [sp], #4
 800f124:	f000 ba30 	b.w	800f588 <__kernel_sin>
 800f128:	4820      	ldr	r0, [pc, #128]	@ (800f1ac <sin+0xa4>)
 800f12a:	4281      	cmp	r1, r0
 800f12c:	d908      	bls.n	800f140 <sin+0x38>
 800f12e:	4610      	mov	r0, r2
 800f130:	4619      	mov	r1, r3
 800f132:	f7f1 f875 	bl	8000220 <__aeabi_dsub>
 800f136:	ec41 0b10 	vmov	d0, r0, r1
 800f13a:	b005      	add	sp, #20
 800f13c:	f85d fb04 	ldr.w	pc, [sp], #4
 800f140:	4668      	mov	r0, sp
 800f142:	f000 fadd 	bl	800f700 <__ieee754_rem_pio2>
 800f146:	f000 0003 	and.w	r0, r0, #3
 800f14a:	2801      	cmp	r0, #1
 800f14c:	d00c      	beq.n	800f168 <sin+0x60>
 800f14e:	2802      	cmp	r0, #2
 800f150:	d011      	beq.n	800f176 <sin+0x6e>
 800f152:	b9e8      	cbnz	r0, 800f190 <sin+0x88>
 800f154:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f158:	ed9d 0b00 	vldr	d0, [sp]
 800f15c:	2001      	movs	r0, #1
 800f15e:	f000 fa13 	bl	800f588 <__kernel_sin>
 800f162:	ec51 0b10 	vmov	r0, r1, d0
 800f166:	e7e6      	b.n	800f136 <sin+0x2e>
 800f168:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f16c:	ed9d 0b00 	vldr	d0, [sp]
 800f170:	f000 f942 	bl	800f3f8 <__kernel_cos>
 800f174:	e7f5      	b.n	800f162 <sin+0x5a>
 800f176:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f17a:	ed9d 0b00 	vldr	d0, [sp]
 800f17e:	2001      	movs	r0, #1
 800f180:	f000 fa02 	bl	800f588 <__kernel_sin>
 800f184:	ec53 2b10 	vmov	r2, r3, d0
 800f188:	4610      	mov	r0, r2
 800f18a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f18e:	e7d2      	b.n	800f136 <sin+0x2e>
 800f190:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f194:	ed9d 0b00 	vldr	d0, [sp]
 800f198:	f000 f92e 	bl	800f3f8 <__kernel_cos>
 800f19c:	e7f2      	b.n	800f184 <sin+0x7c>
 800f19e:	bf00      	nop
	...
 800f1a8:	3fe921fb 	.word	0x3fe921fb
 800f1ac:	7fefffff 	.word	0x7fefffff

0800f1b0 <fmodf>:
 800f1b0:	b508      	push	{r3, lr}
 800f1b2:	ed2d 8b02 	vpush	{d8}
 800f1b6:	eef0 8a40 	vmov.f32	s17, s0
 800f1ba:	eeb0 8a60 	vmov.f32	s16, s1
 800f1be:	f000 fd43 	bl	800fc48 <__ieee754_fmodf>
 800f1c2:	eef4 8a48 	vcmp.f32	s17, s16
 800f1c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1ca:	d60c      	bvs.n	800f1e6 <fmodf+0x36>
 800f1cc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f1ec <fmodf+0x3c>
 800f1d0:	eeb4 8a68 	vcmp.f32	s16, s17
 800f1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1d8:	d105      	bne.n	800f1e6 <fmodf+0x36>
 800f1da:	f7ff ff07 	bl	800efec <__errno>
 800f1de:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f1e2:	2321      	movs	r3, #33	@ 0x21
 800f1e4:	6003      	str	r3, [r0, #0]
 800f1e6:	ecbd 8b02 	vpop	{d8}
 800f1ea:	bd08      	pop	{r3, pc}
 800f1ec:	00000000 	.word	0x00000000

0800f1f0 <sqrtf>:
 800f1f0:	b508      	push	{r3, lr}
 800f1f2:	ed2d 8b02 	vpush	{d8}
 800f1f6:	eeb0 8a40 	vmov.f32	s16, s0
 800f1fa:	f000 f8f7 	bl	800f3ec <__ieee754_sqrtf>
 800f1fe:	eeb4 8a48 	vcmp.f32	s16, s16
 800f202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f206:	d60c      	bvs.n	800f222 <sqrtf+0x32>
 800f208:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f228 <sqrtf+0x38>
 800f20c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f214:	d505      	bpl.n	800f222 <sqrtf+0x32>
 800f216:	f7ff fee9 	bl	800efec <__errno>
 800f21a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f21e:	2321      	movs	r3, #33	@ 0x21
 800f220:	6003      	str	r3, [r0, #0]
 800f222:	ecbd 8b02 	vpop	{d8}
 800f226:	bd08      	pop	{r3, pc}
 800f228:	00000000 	.word	0x00000000

0800f22c <cosf>:
 800f22c:	ee10 3a10 	vmov	r3, s0
 800f230:	b507      	push	{r0, r1, r2, lr}
 800f232:	4a1e      	ldr	r2, [pc, #120]	@ (800f2ac <cosf+0x80>)
 800f234:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f238:	4293      	cmp	r3, r2
 800f23a:	d806      	bhi.n	800f24a <cosf+0x1e>
 800f23c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800f2b0 <cosf+0x84>
 800f240:	b003      	add	sp, #12
 800f242:	f85d eb04 	ldr.w	lr, [sp], #4
 800f246:	f000 bc5f 	b.w	800fb08 <__kernel_cosf>
 800f24a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f24e:	d304      	bcc.n	800f25a <cosf+0x2e>
 800f250:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f254:	b003      	add	sp, #12
 800f256:	f85d fb04 	ldr.w	pc, [sp], #4
 800f25a:	4668      	mov	r0, sp
 800f25c:	f000 fd76 	bl	800fd4c <__ieee754_rem_pio2f>
 800f260:	f000 0003 	and.w	r0, r0, #3
 800f264:	2801      	cmp	r0, #1
 800f266:	d009      	beq.n	800f27c <cosf+0x50>
 800f268:	2802      	cmp	r0, #2
 800f26a:	d010      	beq.n	800f28e <cosf+0x62>
 800f26c:	b9b0      	cbnz	r0, 800f29c <cosf+0x70>
 800f26e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f272:	ed9d 0a00 	vldr	s0, [sp]
 800f276:	f000 fc47 	bl	800fb08 <__kernel_cosf>
 800f27a:	e7eb      	b.n	800f254 <cosf+0x28>
 800f27c:	eddd 0a01 	vldr	s1, [sp, #4]
 800f280:	ed9d 0a00 	vldr	s0, [sp]
 800f284:	f000 fc98 	bl	800fbb8 <__kernel_sinf>
 800f288:	eeb1 0a40 	vneg.f32	s0, s0
 800f28c:	e7e2      	b.n	800f254 <cosf+0x28>
 800f28e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f292:	ed9d 0a00 	vldr	s0, [sp]
 800f296:	f000 fc37 	bl	800fb08 <__kernel_cosf>
 800f29a:	e7f5      	b.n	800f288 <cosf+0x5c>
 800f29c:	eddd 0a01 	vldr	s1, [sp, #4]
 800f2a0:	ed9d 0a00 	vldr	s0, [sp]
 800f2a4:	2001      	movs	r0, #1
 800f2a6:	f000 fc87 	bl	800fbb8 <__kernel_sinf>
 800f2aa:	e7d3      	b.n	800f254 <cosf+0x28>
 800f2ac:	3f490fd8 	.word	0x3f490fd8
 800f2b0:	00000000 	.word	0x00000000

0800f2b4 <sinf>:
 800f2b4:	ee10 3a10 	vmov	r3, s0
 800f2b8:	b507      	push	{r0, r1, r2, lr}
 800f2ba:	4a1f      	ldr	r2, [pc, #124]	@ (800f338 <sinf+0x84>)
 800f2bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f2c0:	4293      	cmp	r3, r2
 800f2c2:	d807      	bhi.n	800f2d4 <sinf+0x20>
 800f2c4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800f33c <sinf+0x88>
 800f2c8:	2000      	movs	r0, #0
 800f2ca:	b003      	add	sp, #12
 800f2cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f2d0:	f000 bc72 	b.w	800fbb8 <__kernel_sinf>
 800f2d4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f2d8:	d304      	bcc.n	800f2e4 <sinf+0x30>
 800f2da:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f2de:	b003      	add	sp, #12
 800f2e0:	f85d fb04 	ldr.w	pc, [sp], #4
 800f2e4:	4668      	mov	r0, sp
 800f2e6:	f000 fd31 	bl	800fd4c <__ieee754_rem_pio2f>
 800f2ea:	f000 0003 	and.w	r0, r0, #3
 800f2ee:	2801      	cmp	r0, #1
 800f2f0:	d00a      	beq.n	800f308 <sinf+0x54>
 800f2f2:	2802      	cmp	r0, #2
 800f2f4:	d00f      	beq.n	800f316 <sinf+0x62>
 800f2f6:	b9c0      	cbnz	r0, 800f32a <sinf+0x76>
 800f2f8:	eddd 0a01 	vldr	s1, [sp, #4]
 800f2fc:	ed9d 0a00 	vldr	s0, [sp]
 800f300:	2001      	movs	r0, #1
 800f302:	f000 fc59 	bl	800fbb8 <__kernel_sinf>
 800f306:	e7ea      	b.n	800f2de <sinf+0x2a>
 800f308:	eddd 0a01 	vldr	s1, [sp, #4]
 800f30c:	ed9d 0a00 	vldr	s0, [sp]
 800f310:	f000 fbfa 	bl	800fb08 <__kernel_cosf>
 800f314:	e7e3      	b.n	800f2de <sinf+0x2a>
 800f316:	eddd 0a01 	vldr	s1, [sp, #4]
 800f31a:	ed9d 0a00 	vldr	s0, [sp]
 800f31e:	2001      	movs	r0, #1
 800f320:	f000 fc4a 	bl	800fbb8 <__kernel_sinf>
 800f324:	eeb1 0a40 	vneg.f32	s0, s0
 800f328:	e7d9      	b.n	800f2de <sinf+0x2a>
 800f32a:	eddd 0a01 	vldr	s1, [sp, #4]
 800f32e:	ed9d 0a00 	vldr	s0, [sp]
 800f332:	f000 fbe9 	bl	800fb08 <__kernel_cosf>
 800f336:	e7f5      	b.n	800f324 <sinf+0x70>
 800f338:	3f490fd8 	.word	0x3f490fd8
 800f33c:	00000000 	.word	0x00000000

0800f340 <fmaxf>:
 800f340:	b508      	push	{r3, lr}
 800f342:	ed2d 8b02 	vpush	{d8}
 800f346:	eeb0 8a40 	vmov.f32	s16, s0
 800f34a:	eef0 8a60 	vmov.f32	s17, s1
 800f34e:	f000 f831 	bl	800f3b4 <__fpclassifyf>
 800f352:	b930      	cbnz	r0, 800f362 <fmaxf+0x22>
 800f354:	eeb0 8a68 	vmov.f32	s16, s17
 800f358:	eeb0 0a48 	vmov.f32	s0, s16
 800f35c:	ecbd 8b02 	vpop	{d8}
 800f360:	bd08      	pop	{r3, pc}
 800f362:	eeb0 0a68 	vmov.f32	s0, s17
 800f366:	f000 f825 	bl	800f3b4 <__fpclassifyf>
 800f36a:	2800      	cmp	r0, #0
 800f36c:	d0f4      	beq.n	800f358 <fmaxf+0x18>
 800f36e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f376:	dded      	ble.n	800f354 <fmaxf+0x14>
 800f378:	e7ee      	b.n	800f358 <fmaxf+0x18>

0800f37a <fminf>:
 800f37a:	b508      	push	{r3, lr}
 800f37c:	ed2d 8b02 	vpush	{d8}
 800f380:	eeb0 8a40 	vmov.f32	s16, s0
 800f384:	eef0 8a60 	vmov.f32	s17, s1
 800f388:	f000 f814 	bl	800f3b4 <__fpclassifyf>
 800f38c:	b930      	cbnz	r0, 800f39c <fminf+0x22>
 800f38e:	eeb0 8a68 	vmov.f32	s16, s17
 800f392:	eeb0 0a48 	vmov.f32	s0, s16
 800f396:	ecbd 8b02 	vpop	{d8}
 800f39a:	bd08      	pop	{r3, pc}
 800f39c:	eeb0 0a68 	vmov.f32	s0, s17
 800f3a0:	f000 f808 	bl	800f3b4 <__fpclassifyf>
 800f3a4:	2800      	cmp	r0, #0
 800f3a6:	d0f4      	beq.n	800f392 <fminf+0x18>
 800f3a8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f3ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3b0:	d5ed      	bpl.n	800f38e <fminf+0x14>
 800f3b2:	e7ee      	b.n	800f392 <fminf+0x18>

0800f3b4 <__fpclassifyf>:
 800f3b4:	ee10 3a10 	vmov	r3, s0
 800f3b8:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800f3bc:	d00d      	beq.n	800f3da <__fpclassifyf+0x26>
 800f3be:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800f3c2:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800f3c6:	d30a      	bcc.n	800f3de <__fpclassifyf+0x2a>
 800f3c8:	4b07      	ldr	r3, [pc, #28]	@ (800f3e8 <__fpclassifyf+0x34>)
 800f3ca:	1e42      	subs	r2, r0, #1
 800f3cc:	429a      	cmp	r2, r3
 800f3ce:	d908      	bls.n	800f3e2 <__fpclassifyf+0x2e>
 800f3d0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800f3d4:	4258      	negs	r0, r3
 800f3d6:	4158      	adcs	r0, r3
 800f3d8:	4770      	bx	lr
 800f3da:	2002      	movs	r0, #2
 800f3dc:	4770      	bx	lr
 800f3de:	2004      	movs	r0, #4
 800f3e0:	4770      	bx	lr
 800f3e2:	2003      	movs	r0, #3
 800f3e4:	4770      	bx	lr
 800f3e6:	bf00      	nop
 800f3e8:	007ffffe 	.word	0x007ffffe

0800f3ec <__ieee754_sqrtf>:
 800f3ec:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f3f0:	4770      	bx	lr
 800f3f2:	0000      	movs	r0, r0
 800f3f4:	0000      	movs	r0, r0
	...

0800f3f8 <__kernel_cos>:
 800f3f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3fc:	ec57 6b10 	vmov	r6, r7, d0
 800f400:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f404:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800f408:	ed8d 1b00 	vstr	d1, [sp]
 800f40c:	d206      	bcs.n	800f41c <__kernel_cos+0x24>
 800f40e:	4630      	mov	r0, r6
 800f410:	4639      	mov	r1, r7
 800f412:	f7f1 fb57 	bl	8000ac4 <__aeabi_d2iz>
 800f416:	2800      	cmp	r0, #0
 800f418:	f000 8088 	beq.w	800f52c <__kernel_cos+0x134>
 800f41c:	4632      	mov	r2, r6
 800f41e:	463b      	mov	r3, r7
 800f420:	4630      	mov	r0, r6
 800f422:	4639      	mov	r1, r7
 800f424:	f7f1 f8b4 	bl	8000590 <__aeabi_dmul>
 800f428:	4b51      	ldr	r3, [pc, #324]	@ (800f570 <__kernel_cos+0x178>)
 800f42a:	2200      	movs	r2, #0
 800f42c:	4604      	mov	r4, r0
 800f42e:	460d      	mov	r5, r1
 800f430:	f7f1 f8ae 	bl	8000590 <__aeabi_dmul>
 800f434:	a340      	add	r3, pc, #256	@ (adr r3, 800f538 <__kernel_cos+0x140>)
 800f436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f43a:	4682      	mov	sl, r0
 800f43c:	468b      	mov	fp, r1
 800f43e:	4620      	mov	r0, r4
 800f440:	4629      	mov	r1, r5
 800f442:	f7f1 f8a5 	bl	8000590 <__aeabi_dmul>
 800f446:	a33e      	add	r3, pc, #248	@ (adr r3, 800f540 <__kernel_cos+0x148>)
 800f448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f44c:	f7f0 feea 	bl	8000224 <__adddf3>
 800f450:	4622      	mov	r2, r4
 800f452:	462b      	mov	r3, r5
 800f454:	f7f1 f89c 	bl	8000590 <__aeabi_dmul>
 800f458:	a33b      	add	r3, pc, #236	@ (adr r3, 800f548 <__kernel_cos+0x150>)
 800f45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f45e:	f7f0 fedf 	bl	8000220 <__aeabi_dsub>
 800f462:	4622      	mov	r2, r4
 800f464:	462b      	mov	r3, r5
 800f466:	f7f1 f893 	bl	8000590 <__aeabi_dmul>
 800f46a:	a339      	add	r3, pc, #228	@ (adr r3, 800f550 <__kernel_cos+0x158>)
 800f46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f470:	f7f0 fed8 	bl	8000224 <__adddf3>
 800f474:	4622      	mov	r2, r4
 800f476:	462b      	mov	r3, r5
 800f478:	f7f1 f88a 	bl	8000590 <__aeabi_dmul>
 800f47c:	a336      	add	r3, pc, #216	@ (adr r3, 800f558 <__kernel_cos+0x160>)
 800f47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f482:	f7f0 fecd 	bl	8000220 <__aeabi_dsub>
 800f486:	4622      	mov	r2, r4
 800f488:	462b      	mov	r3, r5
 800f48a:	f7f1 f881 	bl	8000590 <__aeabi_dmul>
 800f48e:	a334      	add	r3, pc, #208	@ (adr r3, 800f560 <__kernel_cos+0x168>)
 800f490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f494:	f7f0 fec6 	bl	8000224 <__adddf3>
 800f498:	4622      	mov	r2, r4
 800f49a:	462b      	mov	r3, r5
 800f49c:	f7f1 f878 	bl	8000590 <__aeabi_dmul>
 800f4a0:	4622      	mov	r2, r4
 800f4a2:	462b      	mov	r3, r5
 800f4a4:	f7f1 f874 	bl	8000590 <__aeabi_dmul>
 800f4a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4ac:	4604      	mov	r4, r0
 800f4ae:	460d      	mov	r5, r1
 800f4b0:	4630      	mov	r0, r6
 800f4b2:	4639      	mov	r1, r7
 800f4b4:	f7f1 f86c 	bl	8000590 <__aeabi_dmul>
 800f4b8:	460b      	mov	r3, r1
 800f4ba:	4602      	mov	r2, r0
 800f4bc:	4629      	mov	r1, r5
 800f4be:	4620      	mov	r0, r4
 800f4c0:	f7f0 feae 	bl	8000220 <__aeabi_dsub>
 800f4c4:	4b2b      	ldr	r3, [pc, #172]	@ (800f574 <__kernel_cos+0x17c>)
 800f4c6:	4598      	cmp	r8, r3
 800f4c8:	4606      	mov	r6, r0
 800f4ca:	460f      	mov	r7, r1
 800f4cc:	d810      	bhi.n	800f4f0 <__kernel_cos+0xf8>
 800f4ce:	4602      	mov	r2, r0
 800f4d0:	460b      	mov	r3, r1
 800f4d2:	4650      	mov	r0, sl
 800f4d4:	4659      	mov	r1, fp
 800f4d6:	f7f0 fea3 	bl	8000220 <__aeabi_dsub>
 800f4da:	460b      	mov	r3, r1
 800f4dc:	4926      	ldr	r1, [pc, #152]	@ (800f578 <__kernel_cos+0x180>)
 800f4de:	4602      	mov	r2, r0
 800f4e0:	2000      	movs	r0, #0
 800f4e2:	f7f0 fe9d 	bl	8000220 <__aeabi_dsub>
 800f4e6:	ec41 0b10 	vmov	d0, r0, r1
 800f4ea:	b003      	add	sp, #12
 800f4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4f0:	4b22      	ldr	r3, [pc, #136]	@ (800f57c <__kernel_cos+0x184>)
 800f4f2:	4921      	ldr	r1, [pc, #132]	@ (800f578 <__kernel_cos+0x180>)
 800f4f4:	4598      	cmp	r8, r3
 800f4f6:	bf8c      	ite	hi
 800f4f8:	4d21      	ldrhi	r5, [pc, #132]	@ (800f580 <__kernel_cos+0x188>)
 800f4fa:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800f4fe:	2400      	movs	r4, #0
 800f500:	4622      	mov	r2, r4
 800f502:	462b      	mov	r3, r5
 800f504:	2000      	movs	r0, #0
 800f506:	f7f0 fe8b 	bl	8000220 <__aeabi_dsub>
 800f50a:	4622      	mov	r2, r4
 800f50c:	4680      	mov	r8, r0
 800f50e:	4689      	mov	r9, r1
 800f510:	462b      	mov	r3, r5
 800f512:	4650      	mov	r0, sl
 800f514:	4659      	mov	r1, fp
 800f516:	f7f0 fe83 	bl	8000220 <__aeabi_dsub>
 800f51a:	4632      	mov	r2, r6
 800f51c:	463b      	mov	r3, r7
 800f51e:	f7f0 fe7f 	bl	8000220 <__aeabi_dsub>
 800f522:	4602      	mov	r2, r0
 800f524:	460b      	mov	r3, r1
 800f526:	4640      	mov	r0, r8
 800f528:	4649      	mov	r1, r9
 800f52a:	e7da      	b.n	800f4e2 <__kernel_cos+0xea>
 800f52c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800f568 <__kernel_cos+0x170>
 800f530:	e7db      	b.n	800f4ea <__kernel_cos+0xf2>
 800f532:	bf00      	nop
 800f534:	f3af 8000 	nop.w
 800f538:	be8838d4 	.word	0xbe8838d4
 800f53c:	bda8fae9 	.word	0xbda8fae9
 800f540:	bdb4b1c4 	.word	0xbdb4b1c4
 800f544:	3e21ee9e 	.word	0x3e21ee9e
 800f548:	809c52ad 	.word	0x809c52ad
 800f54c:	3e927e4f 	.word	0x3e927e4f
 800f550:	19cb1590 	.word	0x19cb1590
 800f554:	3efa01a0 	.word	0x3efa01a0
 800f558:	16c15177 	.word	0x16c15177
 800f55c:	3f56c16c 	.word	0x3f56c16c
 800f560:	5555554c 	.word	0x5555554c
 800f564:	3fa55555 	.word	0x3fa55555
 800f568:	00000000 	.word	0x00000000
 800f56c:	3ff00000 	.word	0x3ff00000
 800f570:	3fe00000 	.word	0x3fe00000
 800f574:	3fd33332 	.word	0x3fd33332
 800f578:	3ff00000 	.word	0x3ff00000
 800f57c:	3fe90000 	.word	0x3fe90000
 800f580:	3fd20000 	.word	0x3fd20000
 800f584:	00000000 	.word	0x00000000

0800f588 <__kernel_sin>:
 800f588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f58c:	ec55 4b10 	vmov	r4, r5, d0
 800f590:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f594:	b085      	sub	sp, #20
 800f596:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800f59a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800f59e:	4680      	mov	r8, r0
 800f5a0:	d205      	bcs.n	800f5ae <__kernel_sin+0x26>
 800f5a2:	4620      	mov	r0, r4
 800f5a4:	4629      	mov	r1, r5
 800f5a6:	f7f1 fa8d 	bl	8000ac4 <__aeabi_d2iz>
 800f5aa:	2800      	cmp	r0, #0
 800f5ac:	d052      	beq.n	800f654 <__kernel_sin+0xcc>
 800f5ae:	4622      	mov	r2, r4
 800f5b0:	462b      	mov	r3, r5
 800f5b2:	4620      	mov	r0, r4
 800f5b4:	4629      	mov	r1, r5
 800f5b6:	f7f0 ffeb 	bl	8000590 <__aeabi_dmul>
 800f5ba:	4682      	mov	sl, r0
 800f5bc:	468b      	mov	fp, r1
 800f5be:	4602      	mov	r2, r0
 800f5c0:	460b      	mov	r3, r1
 800f5c2:	4620      	mov	r0, r4
 800f5c4:	4629      	mov	r1, r5
 800f5c6:	f7f0 ffe3 	bl	8000590 <__aeabi_dmul>
 800f5ca:	a342      	add	r3, pc, #264	@ (adr r3, 800f6d4 <__kernel_sin+0x14c>)
 800f5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5d0:	e9cd 0100 	strd	r0, r1, [sp]
 800f5d4:	4650      	mov	r0, sl
 800f5d6:	4659      	mov	r1, fp
 800f5d8:	f7f0 ffda 	bl	8000590 <__aeabi_dmul>
 800f5dc:	a33f      	add	r3, pc, #252	@ (adr r3, 800f6dc <__kernel_sin+0x154>)
 800f5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e2:	f7f0 fe1d 	bl	8000220 <__aeabi_dsub>
 800f5e6:	4652      	mov	r2, sl
 800f5e8:	465b      	mov	r3, fp
 800f5ea:	f7f0 ffd1 	bl	8000590 <__aeabi_dmul>
 800f5ee:	a33d      	add	r3, pc, #244	@ (adr r3, 800f6e4 <__kernel_sin+0x15c>)
 800f5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5f4:	f7f0 fe16 	bl	8000224 <__adddf3>
 800f5f8:	4652      	mov	r2, sl
 800f5fa:	465b      	mov	r3, fp
 800f5fc:	f7f0 ffc8 	bl	8000590 <__aeabi_dmul>
 800f600:	a33a      	add	r3, pc, #232	@ (adr r3, 800f6ec <__kernel_sin+0x164>)
 800f602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f606:	f7f0 fe0b 	bl	8000220 <__aeabi_dsub>
 800f60a:	4652      	mov	r2, sl
 800f60c:	465b      	mov	r3, fp
 800f60e:	f7f0 ffbf 	bl	8000590 <__aeabi_dmul>
 800f612:	a338      	add	r3, pc, #224	@ (adr r3, 800f6f4 <__kernel_sin+0x16c>)
 800f614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f618:	f7f0 fe04 	bl	8000224 <__adddf3>
 800f61c:	4606      	mov	r6, r0
 800f61e:	460f      	mov	r7, r1
 800f620:	f1b8 0f00 	cmp.w	r8, #0
 800f624:	d11b      	bne.n	800f65e <__kernel_sin+0xd6>
 800f626:	4602      	mov	r2, r0
 800f628:	460b      	mov	r3, r1
 800f62a:	4650      	mov	r0, sl
 800f62c:	4659      	mov	r1, fp
 800f62e:	f7f0 ffaf 	bl	8000590 <__aeabi_dmul>
 800f632:	a325      	add	r3, pc, #148	@ (adr r3, 800f6c8 <__kernel_sin+0x140>)
 800f634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f638:	f7f0 fdf2 	bl	8000220 <__aeabi_dsub>
 800f63c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f640:	f7f0 ffa6 	bl	8000590 <__aeabi_dmul>
 800f644:	4602      	mov	r2, r0
 800f646:	460b      	mov	r3, r1
 800f648:	4620      	mov	r0, r4
 800f64a:	4629      	mov	r1, r5
 800f64c:	f7f0 fdea 	bl	8000224 <__adddf3>
 800f650:	4604      	mov	r4, r0
 800f652:	460d      	mov	r5, r1
 800f654:	ec45 4b10 	vmov	d0, r4, r5
 800f658:	b005      	add	sp, #20
 800f65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f65e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f662:	4b1b      	ldr	r3, [pc, #108]	@ (800f6d0 <__kernel_sin+0x148>)
 800f664:	2200      	movs	r2, #0
 800f666:	f7f0 ff93 	bl	8000590 <__aeabi_dmul>
 800f66a:	4632      	mov	r2, r6
 800f66c:	4680      	mov	r8, r0
 800f66e:	4689      	mov	r9, r1
 800f670:	463b      	mov	r3, r7
 800f672:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f676:	f7f0 ff8b 	bl	8000590 <__aeabi_dmul>
 800f67a:	4602      	mov	r2, r0
 800f67c:	460b      	mov	r3, r1
 800f67e:	4640      	mov	r0, r8
 800f680:	4649      	mov	r1, r9
 800f682:	f7f0 fdcd 	bl	8000220 <__aeabi_dsub>
 800f686:	4652      	mov	r2, sl
 800f688:	465b      	mov	r3, fp
 800f68a:	f7f0 ff81 	bl	8000590 <__aeabi_dmul>
 800f68e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f692:	f7f0 fdc5 	bl	8000220 <__aeabi_dsub>
 800f696:	a30c      	add	r3, pc, #48	@ (adr r3, 800f6c8 <__kernel_sin+0x140>)
 800f698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f69c:	4606      	mov	r6, r0
 800f69e:	460f      	mov	r7, r1
 800f6a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f6a4:	f7f0 ff74 	bl	8000590 <__aeabi_dmul>
 800f6a8:	4602      	mov	r2, r0
 800f6aa:	460b      	mov	r3, r1
 800f6ac:	4630      	mov	r0, r6
 800f6ae:	4639      	mov	r1, r7
 800f6b0:	f7f0 fdb8 	bl	8000224 <__adddf3>
 800f6b4:	4602      	mov	r2, r0
 800f6b6:	460b      	mov	r3, r1
 800f6b8:	4620      	mov	r0, r4
 800f6ba:	4629      	mov	r1, r5
 800f6bc:	f7f0 fdb0 	bl	8000220 <__aeabi_dsub>
 800f6c0:	e7c6      	b.n	800f650 <__kernel_sin+0xc8>
 800f6c2:	bf00      	nop
 800f6c4:	f3af 8000 	nop.w
 800f6c8:	55555549 	.word	0x55555549
 800f6cc:	3fc55555 	.word	0x3fc55555
 800f6d0:	3fe00000 	.word	0x3fe00000
 800f6d4:	5acfd57c 	.word	0x5acfd57c
 800f6d8:	3de5d93a 	.word	0x3de5d93a
 800f6dc:	8a2b9ceb 	.word	0x8a2b9ceb
 800f6e0:	3e5ae5e6 	.word	0x3e5ae5e6
 800f6e4:	57b1fe7d 	.word	0x57b1fe7d
 800f6e8:	3ec71de3 	.word	0x3ec71de3
 800f6ec:	19c161d5 	.word	0x19c161d5
 800f6f0:	3f2a01a0 	.word	0x3f2a01a0
 800f6f4:	1110f8a6 	.word	0x1110f8a6
 800f6f8:	3f811111 	.word	0x3f811111
 800f6fc:	00000000 	.word	0x00000000

0800f700 <__ieee754_rem_pio2>:
 800f700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f704:	ec57 6b10 	vmov	r6, r7, d0
 800f708:	4bc5      	ldr	r3, [pc, #788]	@ (800fa20 <__ieee754_rem_pio2+0x320>)
 800f70a:	b08d      	sub	sp, #52	@ 0x34
 800f70c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f710:	4598      	cmp	r8, r3
 800f712:	4604      	mov	r4, r0
 800f714:	9704      	str	r7, [sp, #16]
 800f716:	d807      	bhi.n	800f728 <__ieee754_rem_pio2+0x28>
 800f718:	2200      	movs	r2, #0
 800f71a:	2300      	movs	r3, #0
 800f71c:	ed80 0b00 	vstr	d0, [r0]
 800f720:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f724:	2500      	movs	r5, #0
 800f726:	e028      	b.n	800f77a <__ieee754_rem_pio2+0x7a>
 800f728:	4bbe      	ldr	r3, [pc, #760]	@ (800fa24 <__ieee754_rem_pio2+0x324>)
 800f72a:	4598      	cmp	r8, r3
 800f72c:	d878      	bhi.n	800f820 <__ieee754_rem_pio2+0x120>
 800f72e:	9b04      	ldr	r3, [sp, #16]
 800f730:	4dbd      	ldr	r5, [pc, #756]	@ (800fa28 <__ieee754_rem_pio2+0x328>)
 800f732:	2b00      	cmp	r3, #0
 800f734:	4630      	mov	r0, r6
 800f736:	a3ac      	add	r3, pc, #688	@ (adr r3, 800f9e8 <__ieee754_rem_pio2+0x2e8>)
 800f738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f73c:	4639      	mov	r1, r7
 800f73e:	dd38      	ble.n	800f7b2 <__ieee754_rem_pio2+0xb2>
 800f740:	f7f0 fd6e 	bl	8000220 <__aeabi_dsub>
 800f744:	45a8      	cmp	r8, r5
 800f746:	4606      	mov	r6, r0
 800f748:	460f      	mov	r7, r1
 800f74a:	d01a      	beq.n	800f782 <__ieee754_rem_pio2+0x82>
 800f74c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800f9f0 <__ieee754_rem_pio2+0x2f0>)
 800f74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f752:	f7f0 fd65 	bl	8000220 <__aeabi_dsub>
 800f756:	4602      	mov	r2, r0
 800f758:	460b      	mov	r3, r1
 800f75a:	4680      	mov	r8, r0
 800f75c:	4689      	mov	r9, r1
 800f75e:	4630      	mov	r0, r6
 800f760:	4639      	mov	r1, r7
 800f762:	f7f0 fd5d 	bl	8000220 <__aeabi_dsub>
 800f766:	a3a2      	add	r3, pc, #648	@ (adr r3, 800f9f0 <__ieee754_rem_pio2+0x2f0>)
 800f768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76c:	f7f0 fd58 	bl	8000220 <__aeabi_dsub>
 800f770:	e9c4 8900 	strd	r8, r9, [r4]
 800f774:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f778:	2501      	movs	r5, #1
 800f77a:	4628      	mov	r0, r5
 800f77c:	b00d      	add	sp, #52	@ 0x34
 800f77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f782:	a39d      	add	r3, pc, #628	@ (adr r3, 800f9f8 <__ieee754_rem_pio2+0x2f8>)
 800f784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f788:	f7f0 fd4a 	bl	8000220 <__aeabi_dsub>
 800f78c:	a39c      	add	r3, pc, #624	@ (adr r3, 800fa00 <__ieee754_rem_pio2+0x300>)
 800f78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f792:	4606      	mov	r6, r0
 800f794:	460f      	mov	r7, r1
 800f796:	f7f0 fd43 	bl	8000220 <__aeabi_dsub>
 800f79a:	4602      	mov	r2, r0
 800f79c:	460b      	mov	r3, r1
 800f79e:	4680      	mov	r8, r0
 800f7a0:	4689      	mov	r9, r1
 800f7a2:	4630      	mov	r0, r6
 800f7a4:	4639      	mov	r1, r7
 800f7a6:	f7f0 fd3b 	bl	8000220 <__aeabi_dsub>
 800f7aa:	a395      	add	r3, pc, #596	@ (adr r3, 800fa00 <__ieee754_rem_pio2+0x300>)
 800f7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7b0:	e7dc      	b.n	800f76c <__ieee754_rem_pio2+0x6c>
 800f7b2:	f7f0 fd37 	bl	8000224 <__adddf3>
 800f7b6:	45a8      	cmp	r8, r5
 800f7b8:	4606      	mov	r6, r0
 800f7ba:	460f      	mov	r7, r1
 800f7bc:	d018      	beq.n	800f7f0 <__ieee754_rem_pio2+0xf0>
 800f7be:	a38c      	add	r3, pc, #560	@ (adr r3, 800f9f0 <__ieee754_rem_pio2+0x2f0>)
 800f7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c4:	f7f0 fd2e 	bl	8000224 <__adddf3>
 800f7c8:	4602      	mov	r2, r0
 800f7ca:	460b      	mov	r3, r1
 800f7cc:	4680      	mov	r8, r0
 800f7ce:	4689      	mov	r9, r1
 800f7d0:	4630      	mov	r0, r6
 800f7d2:	4639      	mov	r1, r7
 800f7d4:	f7f0 fd24 	bl	8000220 <__aeabi_dsub>
 800f7d8:	a385      	add	r3, pc, #532	@ (adr r3, 800f9f0 <__ieee754_rem_pio2+0x2f0>)
 800f7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7de:	f7f0 fd21 	bl	8000224 <__adddf3>
 800f7e2:	f04f 35ff 	mov.w	r5, #4294967295
 800f7e6:	e9c4 8900 	strd	r8, r9, [r4]
 800f7ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f7ee:	e7c4      	b.n	800f77a <__ieee754_rem_pio2+0x7a>
 800f7f0:	a381      	add	r3, pc, #516	@ (adr r3, 800f9f8 <__ieee754_rem_pio2+0x2f8>)
 800f7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f6:	f7f0 fd15 	bl	8000224 <__adddf3>
 800f7fa:	a381      	add	r3, pc, #516	@ (adr r3, 800fa00 <__ieee754_rem_pio2+0x300>)
 800f7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f800:	4606      	mov	r6, r0
 800f802:	460f      	mov	r7, r1
 800f804:	f7f0 fd0e 	bl	8000224 <__adddf3>
 800f808:	4602      	mov	r2, r0
 800f80a:	460b      	mov	r3, r1
 800f80c:	4680      	mov	r8, r0
 800f80e:	4689      	mov	r9, r1
 800f810:	4630      	mov	r0, r6
 800f812:	4639      	mov	r1, r7
 800f814:	f7f0 fd04 	bl	8000220 <__aeabi_dsub>
 800f818:	a379      	add	r3, pc, #484	@ (adr r3, 800fa00 <__ieee754_rem_pio2+0x300>)
 800f81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f81e:	e7de      	b.n	800f7de <__ieee754_rem_pio2+0xde>
 800f820:	4b82      	ldr	r3, [pc, #520]	@ (800fa2c <__ieee754_rem_pio2+0x32c>)
 800f822:	4598      	cmp	r8, r3
 800f824:	f200 80d1 	bhi.w	800f9ca <__ieee754_rem_pio2+0x2ca>
 800f828:	f000 f966 	bl	800faf8 <fabs>
 800f82c:	ec57 6b10 	vmov	r6, r7, d0
 800f830:	a375      	add	r3, pc, #468	@ (adr r3, 800fa08 <__ieee754_rem_pio2+0x308>)
 800f832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f836:	4630      	mov	r0, r6
 800f838:	4639      	mov	r1, r7
 800f83a:	f7f0 fea9 	bl	8000590 <__aeabi_dmul>
 800f83e:	4b7c      	ldr	r3, [pc, #496]	@ (800fa30 <__ieee754_rem_pio2+0x330>)
 800f840:	2200      	movs	r2, #0
 800f842:	f7f0 fcef 	bl	8000224 <__adddf3>
 800f846:	f7f1 f93d 	bl	8000ac4 <__aeabi_d2iz>
 800f84a:	4605      	mov	r5, r0
 800f84c:	f7f0 fe36 	bl	80004bc <__aeabi_i2d>
 800f850:	4602      	mov	r2, r0
 800f852:	460b      	mov	r3, r1
 800f854:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f858:	a363      	add	r3, pc, #396	@ (adr r3, 800f9e8 <__ieee754_rem_pio2+0x2e8>)
 800f85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f85e:	f7f0 fe97 	bl	8000590 <__aeabi_dmul>
 800f862:	4602      	mov	r2, r0
 800f864:	460b      	mov	r3, r1
 800f866:	4630      	mov	r0, r6
 800f868:	4639      	mov	r1, r7
 800f86a:	f7f0 fcd9 	bl	8000220 <__aeabi_dsub>
 800f86e:	a360      	add	r3, pc, #384	@ (adr r3, 800f9f0 <__ieee754_rem_pio2+0x2f0>)
 800f870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f874:	4682      	mov	sl, r0
 800f876:	468b      	mov	fp, r1
 800f878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f87c:	f7f0 fe88 	bl	8000590 <__aeabi_dmul>
 800f880:	2d1f      	cmp	r5, #31
 800f882:	4606      	mov	r6, r0
 800f884:	460f      	mov	r7, r1
 800f886:	dc0c      	bgt.n	800f8a2 <__ieee754_rem_pio2+0x1a2>
 800f888:	4b6a      	ldr	r3, [pc, #424]	@ (800fa34 <__ieee754_rem_pio2+0x334>)
 800f88a:	1e6a      	subs	r2, r5, #1
 800f88c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f890:	4543      	cmp	r3, r8
 800f892:	d006      	beq.n	800f8a2 <__ieee754_rem_pio2+0x1a2>
 800f894:	4632      	mov	r2, r6
 800f896:	463b      	mov	r3, r7
 800f898:	4650      	mov	r0, sl
 800f89a:	4659      	mov	r1, fp
 800f89c:	f7f0 fcc0 	bl	8000220 <__aeabi_dsub>
 800f8a0:	e00e      	b.n	800f8c0 <__ieee754_rem_pio2+0x1c0>
 800f8a2:	463b      	mov	r3, r7
 800f8a4:	4632      	mov	r2, r6
 800f8a6:	4650      	mov	r0, sl
 800f8a8:	4659      	mov	r1, fp
 800f8aa:	f7f0 fcb9 	bl	8000220 <__aeabi_dsub>
 800f8ae:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f8b2:	9305      	str	r3, [sp, #20]
 800f8b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f8b8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800f8bc:	2b10      	cmp	r3, #16
 800f8be:	dc02      	bgt.n	800f8c6 <__ieee754_rem_pio2+0x1c6>
 800f8c0:	e9c4 0100 	strd	r0, r1, [r4]
 800f8c4:	e039      	b.n	800f93a <__ieee754_rem_pio2+0x23a>
 800f8c6:	a34c      	add	r3, pc, #304	@ (adr r3, 800f9f8 <__ieee754_rem_pio2+0x2f8>)
 800f8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f8d0:	f7f0 fe5e 	bl	8000590 <__aeabi_dmul>
 800f8d4:	4606      	mov	r6, r0
 800f8d6:	460f      	mov	r7, r1
 800f8d8:	4602      	mov	r2, r0
 800f8da:	460b      	mov	r3, r1
 800f8dc:	4650      	mov	r0, sl
 800f8de:	4659      	mov	r1, fp
 800f8e0:	f7f0 fc9e 	bl	8000220 <__aeabi_dsub>
 800f8e4:	4602      	mov	r2, r0
 800f8e6:	460b      	mov	r3, r1
 800f8e8:	4680      	mov	r8, r0
 800f8ea:	4689      	mov	r9, r1
 800f8ec:	4650      	mov	r0, sl
 800f8ee:	4659      	mov	r1, fp
 800f8f0:	f7f0 fc96 	bl	8000220 <__aeabi_dsub>
 800f8f4:	4632      	mov	r2, r6
 800f8f6:	463b      	mov	r3, r7
 800f8f8:	f7f0 fc92 	bl	8000220 <__aeabi_dsub>
 800f8fc:	a340      	add	r3, pc, #256	@ (adr r3, 800fa00 <__ieee754_rem_pio2+0x300>)
 800f8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f902:	4606      	mov	r6, r0
 800f904:	460f      	mov	r7, r1
 800f906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f90a:	f7f0 fe41 	bl	8000590 <__aeabi_dmul>
 800f90e:	4632      	mov	r2, r6
 800f910:	463b      	mov	r3, r7
 800f912:	f7f0 fc85 	bl	8000220 <__aeabi_dsub>
 800f916:	4602      	mov	r2, r0
 800f918:	460b      	mov	r3, r1
 800f91a:	4606      	mov	r6, r0
 800f91c:	460f      	mov	r7, r1
 800f91e:	4640      	mov	r0, r8
 800f920:	4649      	mov	r1, r9
 800f922:	f7f0 fc7d 	bl	8000220 <__aeabi_dsub>
 800f926:	9a05      	ldr	r2, [sp, #20]
 800f928:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f92c:	1ad3      	subs	r3, r2, r3
 800f92e:	2b31      	cmp	r3, #49	@ 0x31
 800f930:	dc20      	bgt.n	800f974 <__ieee754_rem_pio2+0x274>
 800f932:	e9c4 0100 	strd	r0, r1, [r4]
 800f936:	46c2      	mov	sl, r8
 800f938:	46cb      	mov	fp, r9
 800f93a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f93e:	4650      	mov	r0, sl
 800f940:	4642      	mov	r2, r8
 800f942:	464b      	mov	r3, r9
 800f944:	4659      	mov	r1, fp
 800f946:	f7f0 fc6b 	bl	8000220 <__aeabi_dsub>
 800f94a:	463b      	mov	r3, r7
 800f94c:	4632      	mov	r2, r6
 800f94e:	f7f0 fc67 	bl	8000220 <__aeabi_dsub>
 800f952:	9b04      	ldr	r3, [sp, #16]
 800f954:	2b00      	cmp	r3, #0
 800f956:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f95a:	f6bf af0e 	bge.w	800f77a <__ieee754_rem_pio2+0x7a>
 800f95e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800f962:	6063      	str	r3, [r4, #4]
 800f964:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f968:	f8c4 8000 	str.w	r8, [r4]
 800f96c:	60a0      	str	r0, [r4, #8]
 800f96e:	60e3      	str	r3, [r4, #12]
 800f970:	426d      	negs	r5, r5
 800f972:	e702      	b.n	800f77a <__ieee754_rem_pio2+0x7a>
 800f974:	a326      	add	r3, pc, #152	@ (adr r3, 800fa10 <__ieee754_rem_pio2+0x310>)
 800f976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f97a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f97e:	f7f0 fe07 	bl	8000590 <__aeabi_dmul>
 800f982:	4606      	mov	r6, r0
 800f984:	460f      	mov	r7, r1
 800f986:	4602      	mov	r2, r0
 800f988:	460b      	mov	r3, r1
 800f98a:	4640      	mov	r0, r8
 800f98c:	4649      	mov	r1, r9
 800f98e:	f7f0 fc47 	bl	8000220 <__aeabi_dsub>
 800f992:	4602      	mov	r2, r0
 800f994:	460b      	mov	r3, r1
 800f996:	4682      	mov	sl, r0
 800f998:	468b      	mov	fp, r1
 800f99a:	4640      	mov	r0, r8
 800f99c:	4649      	mov	r1, r9
 800f99e:	f7f0 fc3f 	bl	8000220 <__aeabi_dsub>
 800f9a2:	4632      	mov	r2, r6
 800f9a4:	463b      	mov	r3, r7
 800f9a6:	f7f0 fc3b 	bl	8000220 <__aeabi_dsub>
 800f9aa:	a31b      	add	r3, pc, #108	@ (adr r3, 800fa18 <__ieee754_rem_pio2+0x318>)
 800f9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b0:	4606      	mov	r6, r0
 800f9b2:	460f      	mov	r7, r1
 800f9b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f9b8:	f7f0 fdea 	bl	8000590 <__aeabi_dmul>
 800f9bc:	4632      	mov	r2, r6
 800f9be:	463b      	mov	r3, r7
 800f9c0:	f7f0 fc2e 	bl	8000220 <__aeabi_dsub>
 800f9c4:	4606      	mov	r6, r0
 800f9c6:	460f      	mov	r7, r1
 800f9c8:	e764      	b.n	800f894 <__ieee754_rem_pio2+0x194>
 800f9ca:	4b1b      	ldr	r3, [pc, #108]	@ (800fa38 <__ieee754_rem_pio2+0x338>)
 800f9cc:	4598      	cmp	r8, r3
 800f9ce:	d935      	bls.n	800fa3c <__ieee754_rem_pio2+0x33c>
 800f9d0:	4632      	mov	r2, r6
 800f9d2:	463b      	mov	r3, r7
 800f9d4:	4630      	mov	r0, r6
 800f9d6:	4639      	mov	r1, r7
 800f9d8:	f7f0 fc22 	bl	8000220 <__aeabi_dsub>
 800f9dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f9e0:	e9c4 0100 	strd	r0, r1, [r4]
 800f9e4:	e69e      	b.n	800f724 <__ieee754_rem_pio2+0x24>
 800f9e6:	bf00      	nop
 800f9e8:	54400000 	.word	0x54400000
 800f9ec:	3ff921fb 	.word	0x3ff921fb
 800f9f0:	1a626331 	.word	0x1a626331
 800f9f4:	3dd0b461 	.word	0x3dd0b461
 800f9f8:	1a600000 	.word	0x1a600000
 800f9fc:	3dd0b461 	.word	0x3dd0b461
 800fa00:	2e037073 	.word	0x2e037073
 800fa04:	3ba3198a 	.word	0x3ba3198a
 800fa08:	6dc9c883 	.word	0x6dc9c883
 800fa0c:	3fe45f30 	.word	0x3fe45f30
 800fa10:	2e000000 	.word	0x2e000000
 800fa14:	3ba3198a 	.word	0x3ba3198a
 800fa18:	252049c1 	.word	0x252049c1
 800fa1c:	397b839a 	.word	0x397b839a
 800fa20:	3fe921fb 	.word	0x3fe921fb
 800fa24:	4002d97b 	.word	0x4002d97b
 800fa28:	3ff921fb 	.word	0x3ff921fb
 800fa2c:	413921fb 	.word	0x413921fb
 800fa30:	3fe00000 	.word	0x3fe00000
 800fa34:	08010ee8 	.word	0x08010ee8
 800fa38:	7fefffff 	.word	0x7fefffff
 800fa3c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800fa40:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800fa44:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800fa48:	4630      	mov	r0, r6
 800fa4a:	460f      	mov	r7, r1
 800fa4c:	f7f1 f83a 	bl	8000ac4 <__aeabi_d2iz>
 800fa50:	f7f0 fd34 	bl	80004bc <__aeabi_i2d>
 800fa54:	4602      	mov	r2, r0
 800fa56:	460b      	mov	r3, r1
 800fa58:	4630      	mov	r0, r6
 800fa5a:	4639      	mov	r1, r7
 800fa5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fa60:	f7f0 fbde 	bl	8000220 <__aeabi_dsub>
 800fa64:	4b22      	ldr	r3, [pc, #136]	@ (800faf0 <__ieee754_rem_pio2+0x3f0>)
 800fa66:	2200      	movs	r2, #0
 800fa68:	f7f0 fd92 	bl	8000590 <__aeabi_dmul>
 800fa6c:	460f      	mov	r7, r1
 800fa6e:	4606      	mov	r6, r0
 800fa70:	f7f1 f828 	bl	8000ac4 <__aeabi_d2iz>
 800fa74:	f7f0 fd22 	bl	80004bc <__aeabi_i2d>
 800fa78:	4602      	mov	r2, r0
 800fa7a:	460b      	mov	r3, r1
 800fa7c:	4630      	mov	r0, r6
 800fa7e:	4639      	mov	r1, r7
 800fa80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800fa84:	f7f0 fbcc 	bl	8000220 <__aeabi_dsub>
 800fa88:	4b19      	ldr	r3, [pc, #100]	@ (800faf0 <__ieee754_rem_pio2+0x3f0>)
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	f7f0 fd80 	bl	8000590 <__aeabi_dmul>
 800fa90:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800fa94:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800fa98:	f04f 0803 	mov.w	r8, #3
 800fa9c:	2600      	movs	r6, #0
 800fa9e:	2700      	movs	r7, #0
 800faa0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800faa4:	4632      	mov	r2, r6
 800faa6:	463b      	mov	r3, r7
 800faa8:	46c2      	mov	sl, r8
 800faaa:	f108 38ff 	add.w	r8, r8, #4294967295
 800faae:	f7f0 ffd7 	bl	8000a60 <__aeabi_dcmpeq>
 800fab2:	2800      	cmp	r0, #0
 800fab4:	d1f4      	bne.n	800faa0 <__ieee754_rem_pio2+0x3a0>
 800fab6:	4b0f      	ldr	r3, [pc, #60]	@ (800faf4 <__ieee754_rem_pio2+0x3f4>)
 800fab8:	9301      	str	r3, [sp, #4]
 800faba:	2302      	movs	r3, #2
 800fabc:	9300      	str	r3, [sp, #0]
 800fabe:	462a      	mov	r2, r5
 800fac0:	4653      	mov	r3, sl
 800fac2:	4621      	mov	r1, r4
 800fac4:	a806      	add	r0, sp, #24
 800fac6:	f000 fb5b 	bl	8010180 <__kernel_rem_pio2>
 800faca:	9b04      	ldr	r3, [sp, #16]
 800facc:	2b00      	cmp	r3, #0
 800face:	4605      	mov	r5, r0
 800fad0:	f6bf ae53 	bge.w	800f77a <__ieee754_rem_pio2+0x7a>
 800fad4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800fad8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fadc:	e9c4 2300 	strd	r2, r3, [r4]
 800fae0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800fae4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fae8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800faec:	e740      	b.n	800f970 <__ieee754_rem_pio2+0x270>
 800faee:	bf00      	nop
 800faf0:	41700000 	.word	0x41700000
 800faf4:	08010f68 	.word	0x08010f68

0800faf8 <fabs>:
 800faf8:	ec51 0b10 	vmov	r0, r1, d0
 800fafc:	4602      	mov	r2, r0
 800fafe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800fb02:	ec43 2b10 	vmov	d0, r2, r3
 800fb06:	4770      	bx	lr

0800fb08 <__kernel_cosf>:
 800fb08:	ee10 3a10 	vmov	r3, s0
 800fb0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fb10:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800fb14:	eef0 6a40 	vmov.f32	s13, s0
 800fb18:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fb1c:	d204      	bcs.n	800fb28 <__kernel_cosf+0x20>
 800fb1e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800fb22:	ee17 2a90 	vmov	r2, s15
 800fb26:	b342      	cbz	r2, 800fb7a <__kernel_cosf+0x72>
 800fb28:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800fb2c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800fb98 <__kernel_cosf+0x90>
 800fb30:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800fb9c <__kernel_cosf+0x94>
 800fb34:	4a1a      	ldr	r2, [pc, #104]	@ (800fba0 <__kernel_cosf+0x98>)
 800fb36:	eea7 6a27 	vfma.f32	s12, s14, s15
 800fb3a:	4293      	cmp	r3, r2
 800fb3c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800fba4 <__kernel_cosf+0x9c>
 800fb40:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fb44:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800fba8 <__kernel_cosf+0xa0>
 800fb48:	eea7 6a87 	vfma.f32	s12, s15, s14
 800fb4c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800fbac <__kernel_cosf+0xa4>
 800fb50:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fb54:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800fbb0 <__kernel_cosf+0xa8>
 800fb58:	eea7 6a87 	vfma.f32	s12, s15, s14
 800fb5c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800fb60:	ee26 6a07 	vmul.f32	s12, s12, s14
 800fb64:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fb68:	eee7 0a06 	vfma.f32	s1, s14, s12
 800fb6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fb70:	d804      	bhi.n	800fb7c <__kernel_cosf+0x74>
 800fb72:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800fb76:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fb7a:	4770      	bx	lr
 800fb7c:	4a0d      	ldr	r2, [pc, #52]	@ (800fbb4 <__kernel_cosf+0xac>)
 800fb7e:	4293      	cmp	r3, r2
 800fb80:	bf9a      	itte	ls
 800fb82:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800fb86:	ee07 3a10 	vmovls	s14, r3
 800fb8a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800fb8e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800fb92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fb96:	e7ec      	b.n	800fb72 <__kernel_cosf+0x6a>
 800fb98:	ad47d74e 	.word	0xad47d74e
 800fb9c:	310f74f6 	.word	0x310f74f6
 800fba0:	3e999999 	.word	0x3e999999
 800fba4:	b493f27c 	.word	0xb493f27c
 800fba8:	37d00d01 	.word	0x37d00d01
 800fbac:	bab60b61 	.word	0xbab60b61
 800fbb0:	3d2aaaab 	.word	0x3d2aaaab
 800fbb4:	3f480000 	.word	0x3f480000

0800fbb8 <__kernel_sinf>:
 800fbb8:	ee10 3a10 	vmov	r3, s0
 800fbbc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fbc0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800fbc4:	d204      	bcs.n	800fbd0 <__kernel_sinf+0x18>
 800fbc6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800fbca:	ee17 3a90 	vmov	r3, s15
 800fbce:	b35b      	cbz	r3, 800fc28 <__kernel_sinf+0x70>
 800fbd0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800fbd4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800fc2c <__kernel_sinf+0x74>
 800fbd8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800fc30 <__kernel_sinf+0x78>
 800fbdc:	eea7 6a27 	vfma.f32	s12, s14, s15
 800fbe0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800fc34 <__kernel_sinf+0x7c>
 800fbe4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fbe8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800fc38 <__kernel_sinf+0x80>
 800fbec:	eea7 6a87 	vfma.f32	s12, s15, s14
 800fbf0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800fc3c <__kernel_sinf+0x84>
 800fbf4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800fbf8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fbfc:	b930      	cbnz	r0, 800fc0c <__kernel_sinf+0x54>
 800fbfe:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800fc40 <__kernel_sinf+0x88>
 800fc02:	eea7 6a27 	vfma.f32	s12, s14, s15
 800fc06:	eea6 0a26 	vfma.f32	s0, s12, s13
 800fc0a:	4770      	bx	lr
 800fc0c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800fc10:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800fc14:	eee0 7a86 	vfma.f32	s15, s1, s12
 800fc18:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800fc1c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800fc44 <__kernel_sinf+0x8c>
 800fc20:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800fc24:	ee30 0a60 	vsub.f32	s0, s0, s1
 800fc28:	4770      	bx	lr
 800fc2a:	bf00      	nop
 800fc2c:	2f2ec9d3 	.word	0x2f2ec9d3
 800fc30:	b2d72f34 	.word	0xb2d72f34
 800fc34:	3638ef1b 	.word	0x3638ef1b
 800fc38:	b9500d01 	.word	0xb9500d01
 800fc3c:	3c088889 	.word	0x3c088889
 800fc40:	be2aaaab 	.word	0xbe2aaaab
 800fc44:	3e2aaaab 	.word	0x3e2aaaab

0800fc48 <__ieee754_fmodf>:
 800fc48:	b570      	push	{r4, r5, r6, lr}
 800fc4a:	ee10 6a90 	vmov	r6, s1
 800fc4e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800fc52:	1e5a      	subs	r2, r3, #1
 800fc54:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800fc58:	d206      	bcs.n	800fc68 <__ieee754_fmodf+0x20>
 800fc5a:	ee10 4a10 	vmov	r4, s0
 800fc5e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800fc62:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800fc66:	d304      	bcc.n	800fc72 <__ieee754_fmodf+0x2a>
 800fc68:	ee60 0a20 	vmul.f32	s1, s0, s1
 800fc6c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800fc70:	bd70      	pop	{r4, r5, r6, pc}
 800fc72:	4299      	cmp	r1, r3
 800fc74:	dbfc      	blt.n	800fc70 <__ieee754_fmodf+0x28>
 800fc76:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800fc7a:	d105      	bne.n	800fc88 <__ieee754_fmodf+0x40>
 800fc7c:	4b32      	ldr	r3, [pc, #200]	@ (800fd48 <__ieee754_fmodf+0x100>)
 800fc7e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800fc82:	ed93 0a00 	vldr	s0, [r3]
 800fc86:	e7f3      	b.n	800fc70 <__ieee754_fmodf+0x28>
 800fc88:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800fc8c:	d146      	bne.n	800fd1c <__ieee754_fmodf+0xd4>
 800fc8e:	020a      	lsls	r2, r1, #8
 800fc90:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800fc94:	2a00      	cmp	r2, #0
 800fc96:	dc3e      	bgt.n	800fd16 <__ieee754_fmodf+0xce>
 800fc98:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800fc9c:	bf01      	itttt	eq
 800fc9e:	021a      	lsleq	r2, r3, #8
 800fca0:	fab2 f282 	clzeq	r2, r2
 800fca4:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800fca8:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800fcac:	bf16      	itet	ne
 800fcae:	15da      	asrne	r2, r3, #23
 800fcb0:	3282      	addeq	r2, #130	@ 0x82
 800fcb2:	3a7f      	subne	r2, #127	@ 0x7f
 800fcb4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800fcb8:	bfbb      	ittet	lt
 800fcba:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800fcbe:	1a24      	sublt	r4, r4, r0
 800fcc0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800fcc4:	40a1      	lsllt	r1, r4
 800fcc6:	bfa8      	it	ge
 800fcc8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800fccc:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800fcd0:	bfb5      	itete	lt
 800fcd2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800fcd6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800fcda:	1aa4      	sublt	r4, r4, r2
 800fcdc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800fce0:	bfb8      	it	lt
 800fce2:	fa03 f404 	lsllt.w	r4, r3, r4
 800fce6:	1a80      	subs	r0, r0, r2
 800fce8:	1b0b      	subs	r3, r1, r4
 800fcea:	b9d0      	cbnz	r0, 800fd22 <__ieee754_fmodf+0xda>
 800fcec:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800fcf0:	bf28      	it	cs
 800fcf2:	460b      	movcs	r3, r1
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d0c1      	beq.n	800fc7c <__ieee754_fmodf+0x34>
 800fcf8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800fcfc:	db19      	blt.n	800fd32 <__ieee754_fmodf+0xea>
 800fcfe:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800fd02:	db19      	blt.n	800fd38 <__ieee754_fmodf+0xf0>
 800fd04:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800fd08:	327f      	adds	r2, #127	@ 0x7f
 800fd0a:	432b      	orrs	r3, r5
 800fd0c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800fd10:	ee00 3a10 	vmov	s0, r3
 800fd14:	e7ac      	b.n	800fc70 <__ieee754_fmodf+0x28>
 800fd16:	3801      	subs	r0, #1
 800fd18:	0052      	lsls	r2, r2, #1
 800fd1a:	e7bb      	b.n	800fc94 <__ieee754_fmodf+0x4c>
 800fd1c:	15c8      	asrs	r0, r1, #23
 800fd1e:	387f      	subs	r0, #127	@ 0x7f
 800fd20:	e7ba      	b.n	800fc98 <__ieee754_fmodf+0x50>
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	da02      	bge.n	800fd2c <__ieee754_fmodf+0xe4>
 800fd26:	0049      	lsls	r1, r1, #1
 800fd28:	3801      	subs	r0, #1
 800fd2a:	e7dd      	b.n	800fce8 <__ieee754_fmodf+0xa0>
 800fd2c:	d0a6      	beq.n	800fc7c <__ieee754_fmodf+0x34>
 800fd2e:	0059      	lsls	r1, r3, #1
 800fd30:	e7fa      	b.n	800fd28 <__ieee754_fmodf+0xe0>
 800fd32:	005b      	lsls	r3, r3, #1
 800fd34:	3a01      	subs	r2, #1
 800fd36:	e7df      	b.n	800fcf8 <__ieee754_fmodf+0xb0>
 800fd38:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800fd3c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800fd40:	3282      	adds	r2, #130	@ 0x82
 800fd42:	4113      	asrs	r3, r2
 800fd44:	432b      	orrs	r3, r5
 800fd46:	e7e3      	b.n	800fd10 <__ieee754_fmodf+0xc8>
 800fd48:	08011070 	.word	0x08011070

0800fd4c <__ieee754_rem_pio2f>:
 800fd4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd4e:	ee10 6a10 	vmov	r6, s0
 800fd52:	4b88      	ldr	r3, [pc, #544]	@ (800ff74 <__ieee754_rem_pio2f+0x228>)
 800fd54:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800fd58:	429d      	cmp	r5, r3
 800fd5a:	b087      	sub	sp, #28
 800fd5c:	4604      	mov	r4, r0
 800fd5e:	d805      	bhi.n	800fd6c <__ieee754_rem_pio2f+0x20>
 800fd60:	2300      	movs	r3, #0
 800fd62:	ed80 0a00 	vstr	s0, [r0]
 800fd66:	6043      	str	r3, [r0, #4]
 800fd68:	2000      	movs	r0, #0
 800fd6a:	e022      	b.n	800fdb2 <__ieee754_rem_pio2f+0x66>
 800fd6c:	4b82      	ldr	r3, [pc, #520]	@ (800ff78 <__ieee754_rem_pio2f+0x22c>)
 800fd6e:	429d      	cmp	r5, r3
 800fd70:	d83a      	bhi.n	800fde8 <__ieee754_rem_pio2f+0x9c>
 800fd72:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800fd76:	2e00      	cmp	r6, #0
 800fd78:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ff7c <__ieee754_rem_pio2f+0x230>
 800fd7c:	4a80      	ldr	r2, [pc, #512]	@ (800ff80 <__ieee754_rem_pio2f+0x234>)
 800fd7e:	f023 030f 	bic.w	r3, r3, #15
 800fd82:	dd18      	ble.n	800fdb6 <__ieee754_rem_pio2f+0x6a>
 800fd84:	4293      	cmp	r3, r2
 800fd86:	ee70 7a47 	vsub.f32	s15, s0, s14
 800fd8a:	bf09      	itett	eq
 800fd8c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800ff84 <__ieee754_rem_pio2f+0x238>
 800fd90:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800ff88 <__ieee754_rem_pio2f+0x23c>
 800fd94:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800ff8c <__ieee754_rem_pio2f+0x240>
 800fd98:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800fd9c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800fda0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fda4:	ed80 7a00 	vstr	s14, [r0]
 800fda8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fdac:	edc0 7a01 	vstr	s15, [r0, #4]
 800fdb0:	2001      	movs	r0, #1
 800fdb2:	b007      	add	sp, #28
 800fdb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdb6:	4293      	cmp	r3, r2
 800fdb8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800fdbc:	bf09      	itett	eq
 800fdbe:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800ff84 <__ieee754_rem_pio2f+0x238>
 800fdc2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800ff88 <__ieee754_rem_pio2f+0x23c>
 800fdc6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800ff8c <__ieee754_rem_pio2f+0x240>
 800fdca:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800fdce:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800fdd2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fdd6:	ed80 7a00 	vstr	s14, [r0]
 800fdda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fdde:	edc0 7a01 	vstr	s15, [r0, #4]
 800fde2:	f04f 30ff 	mov.w	r0, #4294967295
 800fde6:	e7e4      	b.n	800fdb2 <__ieee754_rem_pio2f+0x66>
 800fde8:	4b69      	ldr	r3, [pc, #420]	@ (800ff90 <__ieee754_rem_pio2f+0x244>)
 800fdea:	429d      	cmp	r5, r3
 800fdec:	d873      	bhi.n	800fed6 <__ieee754_rem_pio2f+0x18a>
 800fdee:	f000 f8dd 	bl	800ffac <fabsf>
 800fdf2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800ff94 <__ieee754_rem_pio2f+0x248>
 800fdf6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fdfa:	eee0 7a07 	vfma.f32	s15, s0, s14
 800fdfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fe02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fe06:	ee17 0a90 	vmov	r0, s15
 800fe0a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ff7c <__ieee754_rem_pio2f+0x230>
 800fe0e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800fe12:	281f      	cmp	r0, #31
 800fe14:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ff88 <__ieee754_rem_pio2f+0x23c>
 800fe18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe1c:	eeb1 6a47 	vneg.f32	s12, s14
 800fe20:	ee70 6a67 	vsub.f32	s13, s0, s15
 800fe24:	ee16 1a90 	vmov	r1, s13
 800fe28:	dc09      	bgt.n	800fe3e <__ieee754_rem_pio2f+0xf2>
 800fe2a:	4a5b      	ldr	r2, [pc, #364]	@ (800ff98 <__ieee754_rem_pio2f+0x24c>)
 800fe2c:	1e47      	subs	r7, r0, #1
 800fe2e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800fe32:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800fe36:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800fe3a:	4293      	cmp	r3, r2
 800fe3c:	d107      	bne.n	800fe4e <__ieee754_rem_pio2f+0x102>
 800fe3e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800fe42:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800fe46:	2a08      	cmp	r2, #8
 800fe48:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800fe4c:	dc14      	bgt.n	800fe78 <__ieee754_rem_pio2f+0x12c>
 800fe4e:	6021      	str	r1, [r4, #0]
 800fe50:	ed94 7a00 	vldr	s14, [r4]
 800fe54:	ee30 0a47 	vsub.f32	s0, s0, s14
 800fe58:	2e00      	cmp	r6, #0
 800fe5a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fe5e:	ed84 0a01 	vstr	s0, [r4, #4]
 800fe62:	daa6      	bge.n	800fdb2 <__ieee754_rem_pio2f+0x66>
 800fe64:	eeb1 7a47 	vneg.f32	s14, s14
 800fe68:	eeb1 0a40 	vneg.f32	s0, s0
 800fe6c:	ed84 7a00 	vstr	s14, [r4]
 800fe70:	ed84 0a01 	vstr	s0, [r4, #4]
 800fe74:	4240      	negs	r0, r0
 800fe76:	e79c      	b.n	800fdb2 <__ieee754_rem_pio2f+0x66>
 800fe78:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800ff84 <__ieee754_rem_pio2f+0x238>
 800fe7c:	eef0 6a40 	vmov.f32	s13, s0
 800fe80:	eee6 6a25 	vfma.f32	s13, s12, s11
 800fe84:	ee70 7a66 	vsub.f32	s15, s0, s13
 800fe88:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fe8c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ff8c <__ieee754_rem_pio2f+0x240>
 800fe90:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800fe94:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800fe98:	ee15 2a90 	vmov	r2, s11
 800fe9c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800fea0:	1a5b      	subs	r3, r3, r1
 800fea2:	2b19      	cmp	r3, #25
 800fea4:	dc04      	bgt.n	800feb0 <__ieee754_rem_pio2f+0x164>
 800fea6:	edc4 5a00 	vstr	s11, [r4]
 800feaa:	eeb0 0a66 	vmov.f32	s0, s13
 800feae:	e7cf      	b.n	800fe50 <__ieee754_rem_pio2f+0x104>
 800feb0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800ff9c <__ieee754_rem_pio2f+0x250>
 800feb4:	eeb0 0a66 	vmov.f32	s0, s13
 800feb8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800febc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800fec0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800ffa0 <__ieee754_rem_pio2f+0x254>
 800fec4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fec8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800fecc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800fed0:	ed84 7a00 	vstr	s14, [r4]
 800fed4:	e7bc      	b.n	800fe50 <__ieee754_rem_pio2f+0x104>
 800fed6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800feda:	d306      	bcc.n	800feea <__ieee754_rem_pio2f+0x19e>
 800fedc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fee0:	edc0 7a01 	vstr	s15, [r0, #4]
 800fee4:	edc0 7a00 	vstr	s15, [r0]
 800fee8:	e73e      	b.n	800fd68 <__ieee754_rem_pio2f+0x1c>
 800feea:	15ea      	asrs	r2, r5, #23
 800feec:	3a86      	subs	r2, #134	@ 0x86
 800feee:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800fef2:	ee07 3a90 	vmov	s15, r3
 800fef6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800fefa:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800ffa4 <__ieee754_rem_pio2f+0x258>
 800fefe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ff02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ff06:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ff0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ff0e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ff12:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ff16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ff1a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ff1e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ff22:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ff26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff2a:	edcd 7a05 	vstr	s15, [sp, #20]
 800ff2e:	d11e      	bne.n	800ff6e <__ieee754_rem_pio2f+0x222>
 800ff30:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ff34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff38:	bf0c      	ite	eq
 800ff3a:	2301      	moveq	r3, #1
 800ff3c:	2302      	movne	r3, #2
 800ff3e:	491a      	ldr	r1, [pc, #104]	@ (800ffa8 <__ieee754_rem_pio2f+0x25c>)
 800ff40:	9101      	str	r1, [sp, #4]
 800ff42:	2102      	movs	r1, #2
 800ff44:	9100      	str	r1, [sp, #0]
 800ff46:	a803      	add	r0, sp, #12
 800ff48:	4621      	mov	r1, r4
 800ff4a:	f000 fc69 	bl	8010820 <__kernel_rem_pio2f>
 800ff4e:	2e00      	cmp	r6, #0
 800ff50:	f6bf af2f 	bge.w	800fdb2 <__ieee754_rem_pio2f+0x66>
 800ff54:	edd4 7a00 	vldr	s15, [r4]
 800ff58:	eef1 7a67 	vneg.f32	s15, s15
 800ff5c:	edc4 7a00 	vstr	s15, [r4]
 800ff60:	edd4 7a01 	vldr	s15, [r4, #4]
 800ff64:	eef1 7a67 	vneg.f32	s15, s15
 800ff68:	edc4 7a01 	vstr	s15, [r4, #4]
 800ff6c:	e782      	b.n	800fe74 <__ieee754_rem_pio2f+0x128>
 800ff6e:	2303      	movs	r3, #3
 800ff70:	e7e5      	b.n	800ff3e <__ieee754_rem_pio2f+0x1f2>
 800ff72:	bf00      	nop
 800ff74:	3f490fd8 	.word	0x3f490fd8
 800ff78:	4016cbe3 	.word	0x4016cbe3
 800ff7c:	3fc90f80 	.word	0x3fc90f80
 800ff80:	3fc90fd0 	.word	0x3fc90fd0
 800ff84:	37354400 	.word	0x37354400
 800ff88:	37354443 	.word	0x37354443
 800ff8c:	2e85a308 	.word	0x2e85a308
 800ff90:	43490f80 	.word	0x43490f80
 800ff94:	3f22f984 	.word	0x3f22f984
 800ff98:	08011078 	.word	0x08011078
 800ff9c:	2e85a300 	.word	0x2e85a300
 800ffa0:	248d3132 	.word	0x248d3132
 800ffa4:	43800000 	.word	0x43800000
 800ffa8:	080110f8 	.word	0x080110f8

0800ffac <fabsf>:
 800ffac:	ee10 3a10 	vmov	r3, s0
 800ffb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ffb4:	ee00 3a10 	vmov	s0, r3
 800ffb8:	4770      	bx	lr
 800ffba:	0000      	movs	r0, r0
 800ffbc:	0000      	movs	r0, r0
	...

0800ffc0 <scalbn>:
 800ffc0:	b570      	push	{r4, r5, r6, lr}
 800ffc2:	ec55 4b10 	vmov	r4, r5, d0
 800ffc6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ffca:	4606      	mov	r6, r0
 800ffcc:	462b      	mov	r3, r5
 800ffce:	b991      	cbnz	r1, 800fff6 <scalbn+0x36>
 800ffd0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ffd4:	4323      	orrs	r3, r4
 800ffd6:	d03b      	beq.n	8010050 <scalbn+0x90>
 800ffd8:	4b33      	ldr	r3, [pc, #204]	@ (80100a8 <scalbn+0xe8>)
 800ffda:	4620      	mov	r0, r4
 800ffdc:	4629      	mov	r1, r5
 800ffde:	2200      	movs	r2, #0
 800ffe0:	f7f0 fad6 	bl	8000590 <__aeabi_dmul>
 800ffe4:	4b31      	ldr	r3, [pc, #196]	@ (80100ac <scalbn+0xec>)
 800ffe6:	429e      	cmp	r6, r3
 800ffe8:	4604      	mov	r4, r0
 800ffea:	460d      	mov	r5, r1
 800ffec:	da0f      	bge.n	801000e <scalbn+0x4e>
 800ffee:	a326      	add	r3, pc, #152	@ (adr r3, 8010088 <scalbn+0xc8>)
 800fff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff4:	e01e      	b.n	8010034 <scalbn+0x74>
 800fff6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800fffa:	4291      	cmp	r1, r2
 800fffc:	d10b      	bne.n	8010016 <scalbn+0x56>
 800fffe:	4622      	mov	r2, r4
 8010000:	4620      	mov	r0, r4
 8010002:	4629      	mov	r1, r5
 8010004:	f7f0 f90e 	bl	8000224 <__adddf3>
 8010008:	4604      	mov	r4, r0
 801000a:	460d      	mov	r5, r1
 801000c:	e020      	b.n	8010050 <scalbn+0x90>
 801000e:	460b      	mov	r3, r1
 8010010:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010014:	3936      	subs	r1, #54	@ 0x36
 8010016:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801001a:	4296      	cmp	r6, r2
 801001c:	dd0d      	ble.n	801003a <scalbn+0x7a>
 801001e:	2d00      	cmp	r5, #0
 8010020:	a11b      	add	r1, pc, #108	@ (adr r1, 8010090 <scalbn+0xd0>)
 8010022:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010026:	da02      	bge.n	801002e <scalbn+0x6e>
 8010028:	a11b      	add	r1, pc, #108	@ (adr r1, 8010098 <scalbn+0xd8>)
 801002a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801002e:	a318      	add	r3, pc, #96	@ (adr r3, 8010090 <scalbn+0xd0>)
 8010030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010034:	f7f0 faac 	bl	8000590 <__aeabi_dmul>
 8010038:	e7e6      	b.n	8010008 <scalbn+0x48>
 801003a:	1872      	adds	r2, r6, r1
 801003c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010040:	428a      	cmp	r2, r1
 8010042:	dcec      	bgt.n	801001e <scalbn+0x5e>
 8010044:	2a00      	cmp	r2, #0
 8010046:	dd06      	ble.n	8010056 <scalbn+0x96>
 8010048:	f36f 531e 	bfc	r3, #20, #11
 801004c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010050:	ec45 4b10 	vmov	d0, r4, r5
 8010054:	bd70      	pop	{r4, r5, r6, pc}
 8010056:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801005a:	da08      	bge.n	801006e <scalbn+0xae>
 801005c:	2d00      	cmp	r5, #0
 801005e:	a10a      	add	r1, pc, #40	@ (adr r1, 8010088 <scalbn+0xc8>)
 8010060:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010064:	dac3      	bge.n	800ffee <scalbn+0x2e>
 8010066:	a10e      	add	r1, pc, #56	@ (adr r1, 80100a0 <scalbn+0xe0>)
 8010068:	e9d1 0100 	ldrd	r0, r1, [r1]
 801006c:	e7bf      	b.n	800ffee <scalbn+0x2e>
 801006e:	3236      	adds	r2, #54	@ 0x36
 8010070:	f36f 531e 	bfc	r3, #20, #11
 8010074:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010078:	4620      	mov	r0, r4
 801007a:	4b0d      	ldr	r3, [pc, #52]	@ (80100b0 <scalbn+0xf0>)
 801007c:	4629      	mov	r1, r5
 801007e:	2200      	movs	r2, #0
 8010080:	e7d8      	b.n	8010034 <scalbn+0x74>
 8010082:	bf00      	nop
 8010084:	f3af 8000 	nop.w
 8010088:	c2f8f359 	.word	0xc2f8f359
 801008c:	01a56e1f 	.word	0x01a56e1f
 8010090:	8800759c 	.word	0x8800759c
 8010094:	7e37e43c 	.word	0x7e37e43c
 8010098:	8800759c 	.word	0x8800759c
 801009c:	fe37e43c 	.word	0xfe37e43c
 80100a0:	c2f8f359 	.word	0xc2f8f359
 80100a4:	81a56e1f 	.word	0x81a56e1f
 80100a8:	43500000 	.word	0x43500000
 80100ac:	ffff3cb0 	.word	0xffff3cb0
 80100b0:	3c900000 	.word	0x3c900000

080100b4 <scalbnf>:
 80100b4:	ee10 3a10 	vmov	r3, s0
 80100b8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80100bc:	d02b      	beq.n	8010116 <scalbnf+0x62>
 80100be:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80100c2:	d302      	bcc.n	80100ca <scalbnf+0x16>
 80100c4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80100c8:	4770      	bx	lr
 80100ca:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80100ce:	d123      	bne.n	8010118 <scalbnf+0x64>
 80100d0:	4b24      	ldr	r3, [pc, #144]	@ (8010164 <scalbnf+0xb0>)
 80100d2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010168 <scalbnf+0xb4>
 80100d6:	4298      	cmp	r0, r3
 80100d8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80100dc:	db17      	blt.n	801010e <scalbnf+0x5a>
 80100de:	ee10 3a10 	vmov	r3, s0
 80100e2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80100e6:	3a19      	subs	r2, #25
 80100e8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80100ec:	4288      	cmp	r0, r1
 80100ee:	dd15      	ble.n	801011c <scalbnf+0x68>
 80100f0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 801016c <scalbnf+0xb8>
 80100f4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010170 <scalbnf+0xbc>
 80100f8:	ee10 3a10 	vmov	r3, s0
 80100fc:	eeb0 7a67 	vmov.f32	s14, s15
 8010100:	2b00      	cmp	r3, #0
 8010102:	bfb8      	it	lt
 8010104:	eef0 7a66 	vmovlt.f32	s15, s13
 8010108:	ee27 0a87 	vmul.f32	s0, s15, s14
 801010c:	4770      	bx	lr
 801010e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010174 <scalbnf+0xc0>
 8010112:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010116:	4770      	bx	lr
 8010118:	0dd2      	lsrs	r2, r2, #23
 801011a:	e7e5      	b.n	80100e8 <scalbnf+0x34>
 801011c:	4410      	add	r0, r2
 801011e:	28fe      	cmp	r0, #254	@ 0xfe
 8010120:	dce6      	bgt.n	80100f0 <scalbnf+0x3c>
 8010122:	2800      	cmp	r0, #0
 8010124:	dd06      	ble.n	8010134 <scalbnf+0x80>
 8010126:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801012a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801012e:	ee00 3a10 	vmov	s0, r3
 8010132:	4770      	bx	lr
 8010134:	f110 0f16 	cmn.w	r0, #22
 8010138:	da09      	bge.n	801014e <scalbnf+0x9a>
 801013a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010174 <scalbnf+0xc0>
 801013e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010178 <scalbnf+0xc4>
 8010142:	ee10 3a10 	vmov	r3, s0
 8010146:	eeb0 7a67 	vmov.f32	s14, s15
 801014a:	2b00      	cmp	r3, #0
 801014c:	e7d9      	b.n	8010102 <scalbnf+0x4e>
 801014e:	3019      	adds	r0, #25
 8010150:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010154:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010158:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 801017c <scalbnf+0xc8>
 801015c:	ee07 3a90 	vmov	s15, r3
 8010160:	e7d7      	b.n	8010112 <scalbnf+0x5e>
 8010162:	bf00      	nop
 8010164:	ffff3cb0 	.word	0xffff3cb0
 8010168:	4c000000 	.word	0x4c000000
 801016c:	7149f2ca 	.word	0x7149f2ca
 8010170:	f149f2ca 	.word	0xf149f2ca
 8010174:	0da24260 	.word	0x0da24260
 8010178:	8da24260 	.word	0x8da24260
 801017c:	33000000 	.word	0x33000000

08010180 <__kernel_rem_pio2>:
 8010180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010184:	ed2d 8b02 	vpush	{d8}
 8010188:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801018c:	f112 0f14 	cmn.w	r2, #20
 8010190:	9306      	str	r3, [sp, #24]
 8010192:	9104      	str	r1, [sp, #16]
 8010194:	4bc2      	ldr	r3, [pc, #776]	@ (80104a0 <__kernel_rem_pio2+0x320>)
 8010196:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8010198:	9008      	str	r0, [sp, #32]
 801019a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801019e:	9300      	str	r3, [sp, #0]
 80101a0:	9b06      	ldr	r3, [sp, #24]
 80101a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80101a6:	bfa8      	it	ge
 80101a8:	1ed4      	subge	r4, r2, #3
 80101aa:	9305      	str	r3, [sp, #20]
 80101ac:	bfb2      	itee	lt
 80101ae:	2400      	movlt	r4, #0
 80101b0:	2318      	movge	r3, #24
 80101b2:	fb94 f4f3 	sdivge	r4, r4, r3
 80101b6:	f06f 0317 	mvn.w	r3, #23
 80101ba:	fb04 3303 	mla	r3, r4, r3, r3
 80101be:	eb03 0b02 	add.w	fp, r3, r2
 80101c2:	9b00      	ldr	r3, [sp, #0]
 80101c4:	9a05      	ldr	r2, [sp, #20]
 80101c6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8010490 <__kernel_rem_pio2+0x310>
 80101ca:	eb03 0802 	add.w	r8, r3, r2
 80101ce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80101d0:	1aa7      	subs	r7, r4, r2
 80101d2:	ae20      	add	r6, sp, #128	@ 0x80
 80101d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80101d8:	2500      	movs	r5, #0
 80101da:	4545      	cmp	r5, r8
 80101dc:	dd12      	ble.n	8010204 <__kernel_rem_pio2+0x84>
 80101de:	9b06      	ldr	r3, [sp, #24]
 80101e0:	aa20      	add	r2, sp, #128	@ 0x80
 80101e2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80101e6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80101ea:	2700      	movs	r7, #0
 80101ec:	9b00      	ldr	r3, [sp, #0]
 80101ee:	429f      	cmp	r7, r3
 80101f0:	dc2e      	bgt.n	8010250 <__kernel_rem_pio2+0xd0>
 80101f2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8010490 <__kernel_rem_pio2+0x310>
 80101f6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80101fa:	ed8d 7b02 	vstr	d7, [sp, #8]
 80101fe:	46a8      	mov	r8, r5
 8010200:	2600      	movs	r6, #0
 8010202:	e01b      	b.n	801023c <__kernel_rem_pio2+0xbc>
 8010204:	42ef      	cmn	r7, r5
 8010206:	d407      	bmi.n	8010218 <__kernel_rem_pio2+0x98>
 8010208:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801020c:	f7f0 f956 	bl	80004bc <__aeabi_i2d>
 8010210:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010214:	3501      	adds	r5, #1
 8010216:	e7e0      	b.n	80101da <__kernel_rem_pio2+0x5a>
 8010218:	ec51 0b18 	vmov	r0, r1, d8
 801021c:	e7f8      	b.n	8010210 <__kernel_rem_pio2+0x90>
 801021e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8010222:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010226:	f7f0 f9b3 	bl	8000590 <__aeabi_dmul>
 801022a:	4602      	mov	r2, r0
 801022c:	460b      	mov	r3, r1
 801022e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010232:	f7ef fff7 	bl	8000224 <__adddf3>
 8010236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801023a:	3601      	adds	r6, #1
 801023c:	9b05      	ldr	r3, [sp, #20]
 801023e:	429e      	cmp	r6, r3
 8010240:	dded      	ble.n	801021e <__kernel_rem_pio2+0x9e>
 8010242:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010246:	3701      	adds	r7, #1
 8010248:	ecaa 7b02 	vstmia	sl!, {d7}
 801024c:	3508      	adds	r5, #8
 801024e:	e7cd      	b.n	80101ec <__kernel_rem_pio2+0x6c>
 8010250:	9b00      	ldr	r3, [sp, #0]
 8010252:	f8dd 8000 	ldr.w	r8, [sp]
 8010256:	aa0c      	add	r2, sp, #48	@ 0x30
 8010258:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801025c:	930a      	str	r3, [sp, #40]	@ 0x28
 801025e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8010260:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010264:	9309      	str	r3, [sp, #36]	@ 0x24
 8010266:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801026a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801026c:	ab98      	add	r3, sp, #608	@ 0x260
 801026e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010272:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8010276:	ed8d 7b02 	vstr	d7, [sp, #8]
 801027a:	ac0c      	add	r4, sp, #48	@ 0x30
 801027c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801027e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8010282:	46a1      	mov	r9, r4
 8010284:	46c2      	mov	sl, r8
 8010286:	f1ba 0f00 	cmp.w	sl, #0
 801028a:	dc77      	bgt.n	801037c <__kernel_rem_pio2+0x1fc>
 801028c:	4658      	mov	r0, fp
 801028e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8010292:	f7ff fe95 	bl	800ffc0 <scalbn>
 8010296:	ec57 6b10 	vmov	r6, r7, d0
 801029a:	2200      	movs	r2, #0
 801029c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80102a0:	4630      	mov	r0, r6
 80102a2:	4639      	mov	r1, r7
 80102a4:	f7f0 f974 	bl	8000590 <__aeabi_dmul>
 80102a8:	ec41 0b10 	vmov	d0, r0, r1
 80102ac:	f000 fd20 	bl	8010cf0 <floor>
 80102b0:	4b7c      	ldr	r3, [pc, #496]	@ (80104a4 <__kernel_rem_pio2+0x324>)
 80102b2:	ec51 0b10 	vmov	r0, r1, d0
 80102b6:	2200      	movs	r2, #0
 80102b8:	f7f0 f96a 	bl	8000590 <__aeabi_dmul>
 80102bc:	4602      	mov	r2, r0
 80102be:	460b      	mov	r3, r1
 80102c0:	4630      	mov	r0, r6
 80102c2:	4639      	mov	r1, r7
 80102c4:	f7ef ffac 	bl	8000220 <__aeabi_dsub>
 80102c8:	460f      	mov	r7, r1
 80102ca:	4606      	mov	r6, r0
 80102cc:	f7f0 fbfa 	bl	8000ac4 <__aeabi_d2iz>
 80102d0:	9002      	str	r0, [sp, #8]
 80102d2:	f7f0 f8f3 	bl	80004bc <__aeabi_i2d>
 80102d6:	4602      	mov	r2, r0
 80102d8:	460b      	mov	r3, r1
 80102da:	4630      	mov	r0, r6
 80102dc:	4639      	mov	r1, r7
 80102de:	f7ef ff9f 	bl	8000220 <__aeabi_dsub>
 80102e2:	f1bb 0f00 	cmp.w	fp, #0
 80102e6:	4606      	mov	r6, r0
 80102e8:	460f      	mov	r7, r1
 80102ea:	dd6c      	ble.n	80103c6 <__kernel_rem_pio2+0x246>
 80102ec:	f108 31ff 	add.w	r1, r8, #4294967295
 80102f0:	ab0c      	add	r3, sp, #48	@ 0x30
 80102f2:	9d02      	ldr	r5, [sp, #8]
 80102f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80102f8:	f1cb 0018 	rsb	r0, fp, #24
 80102fc:	fa43 f200 	asr.w	r2, r3, r0
 8010300:	4415      	add	r5, r2
 8010302:	4082      	lsls	r2, r0
 8010304:	1a9b      	subs	r3, r3, r2
 8010306:	aa0c      	add	r2, sp, #48	@ 0x30
 8010308:	9502      	str	r5, [sp, #8]
 801030a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801030e:	f1cb 0217 	rsb	r2, fp, #23
 8010312:	fa43 f902 	asr.w	r9, r3, r2
 8010316:	f1b9 0f00 	cmp.w	r9, #0
 801031a:	dd64      	ble.n	80103e6 <__kernel_rem_pio2+0x266>
 801031c:	9b02      	ldr	r3, [sp, #8]
 801031e:	2200      	movs	r2, #0
 8010320:	3301      	adds	r3, #1
 8010322:	9302      	str	r3, [sp, #8]
 8010324:	4615      	mov	r5, r2
 8010326:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801032a:	4590      	cmp	r8, r2
 801032c:	f300 80a1 	bgt.w	8010472 <__kernel_rem_pio2+0x2f2>
 8010330:	f1bb 0f00 	cmp.w	fp, #0
 8010334:	dd07      	ble.n	8010346 <__kernel_rem_pio2+0x1c6>
 8010336:	f1bb 0f01 	cmp.w	fp, #1
 801033a:	f000 80c1 	beq.w	80104c0 <__kernel_rem_pio2+0x340>
 801033e:	f1bb 0f02 	cmp.w	fp, #2
 8010342:	f000 80c8 	beq.w	80104d6 <__kernel_rem_pio2+0x356>
 8010346:	f1b9 0f02 	cmp.w	r9, #2
 801034a:	d14c      	bne.n	80103e6 <__kernel_rem_pio2+0x266>
 801034c:	4632      	mov	r2, r6
 801034e:	463b      	mov	r3, r7
 8010350:	4955      	ldr	r1, [pc, #340]	@ (80104a8 <__kernel_rem_pio2+0x328>)
 8010352:	2000      	movs	r0, #0
 8010354:	f7ef ff64 	bl	8000220 <__aeabi_dsub>
 8010358:	4606      	mov	r6, r0
 801035a:	460f      	mov	r7, r1
 801035c:	2d00      	cmp	r5, #0
 801035e:	d042      	beq.n	80103e6 <__kernel_rem_pio2+0x266>
 8010360:	4658      	mov	r0, fp
 8010362:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8010498 <__kernel_rem_pio2+0x318>
 8010366:	f7ff fe2b 	bl	800ffc0 <scalbn>
 801036a:	4630      	mov	r0, r6
 801036c:	4639      	mov	r1, r7
 801036e:	ec53 2b10 	vmov	r2, r3, d0
 8010372:	f7ef ff55 	bl	8000220 <__aeabi_dsub>
 8010376:	4606      	mov	r6, r0
 8010378:	460f      	mov	r7, r1
 801037a:	e034      	b.n	80103e6 <__kernel_rem_pio2+0x266>
 801037c:	4b4b      	ldr	r3, [pc, #300]	@ (80104ac <__kernel_rem_pio2+0x32c>)
 801037e:	2200      	movs	r2, #0
 8010380:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010384:	f7f0 f904 	bl	8000590 <__aeabi_dmul>
 8010388:	f7f0 fb9c 	bl	8000ac4 <__aeabi_d2iz>
 801038c:	f7f0 f896 	bl	80004bc <__aeabi_i2d>
 8010390:	4b47      	ldr	r3, [pc, #284]	@ (80104b0 <__kernel_rem_pio2+0x330>)
 8010392:	2200      	movs	r2, #0
 8010394:	4606      	mov	r6, r0
 8010396:	460f      	mov	r7, r1
 8010398:	f7f0 f8fa 	bl	8000590 <__aeabi_dmul>
 801039c:	4602      	mov	r2, r0
 801039e:	460b      	mov	r3, r1
 80103a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80103a4:	f7ef ff3c 	bl	8000220 <__aeabi_dsub>
 80103a8:	f7f0 fb8c 	bl	8000ac4 <__aeabi_d2iz>
 80103ac:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80103b0:	f849 0b04 	str.w	r0, [r9], #4
 80103b4:	4639      	mov	r1, r7
 80103b6:	4630      	mov	r0, r6
 80103b8:	f7ef ff34 	bl	8000224 <__adddf3>
 80103bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80103c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80103c4:	e75f      	b.n	8010286 <__kernel_rem_pio2+0x106>
 80103c6:	d107      	bne.n	80103d8 <__kernel_rem_pio2+0x258>
 80103c8:	f108 33ff 	add.w	r3, r8, #4294967295
 80103cc:	aa0c      	add	r2, sp, #48	@ 0x30
 80103ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103d2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80103d6:	e79e      	b.n	8010316 <__kernel_rem_pio2+0x196>
 80103d8:	4b36      	ldr	r3, [pc, #216]	@ (80104b4 <__kernel_rem_pio2+0x334>)
 80103da:	2200      	movs	r2, #0
 80103dc:	f7f0 fb5e 	bl	8000a9c <__aeabi_dcmpge>
 80103e0:	2800      	cmp	r0, #0
 80103e2:	d143      	bne.n	801046c <__kernel_rem_pio2+0x2ec>
 80103e4:	4681      	mov	r9, r0
 80103e6:	2200      	movs	r2, #0
 80103e8:	2300      	movs	r3, #0
 80103ea:	4630      	mov	r0, r6
 80103ec:	4639      	mov	r1, r7
 80103ee:	f7f0 fb37 	bl	8000a60 <__aeabi_dcmpeq>
 80103f2:	2800      	cmp	r0, #0
 80103f4:	f000 80c1 	beq.w	801057a <__kernel_rem_pio2+0x3fa>
 80103f8:	f108 33ff 	add.w	r3, r8, #4294967295
 80103fc:	2200      	movs	r2, #0
 80103fe:	9900      	ldr	r1, [sp, #0]
 8010400:	428b      	cmp	r3, r1
 8010402:	da70      	bge.n	80104e6 <__kernel_rem_pio2+0x366>
 8010404:	2a00      	cmp	r2, #0
 8010406:	f000 808b 	beq.w	8010520 <__kernel_rem_pio2+0x3a0>
 801040a:	f108 38ff 	add.w	r8, r8, #4294967295
 801040e:	ab0c      	add	r3, sp, #48	@ 0x30
 8010410:	f1ab 0b18 	sub.w	fp, fp, #24
 8010414:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d0f6      	beq.n	801040a <__kernel_rem_pio2+0x28a>
 801041c:	4658      	mov	r0, fp
 801041e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8010498 <__kernel_rem_pio2+0x318>
 8010422:	f7ff fdcd 	bl	800ffc0 <scalbn>
 8010426:	f108 0301 	add.w	r3, r8, #1
 801042a:	00da      	lsls	r2, r3, #3
 801042c:	9205      	str	r2, [sp, #20]
 801042e:	ec55 4b10 	vmov	r4, r5, d0
 8010432:	aa70      	add	r2, sp, #448	@ 0x1c0
 8010434:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80104ac <__kernel_rem_pio2+0x32c>
 8010438:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801043c:	4646      	mov	r6, r8
 801043e:	f04f 0a00 	mov.w	sl, #0
 8010442:	2e00      	cmp	r6, #0
 8010444:	f280 80d1 	bge.w	80105ea <__kernel_rem_pio2+0x46a>
 8010448:	4644      	mov	r4, r8
 801044a:	2c00      	cmp	r4, #0
 801044c:	f2c0 80ff 	blt.w	801064e <__kernel_rem_pio2+0x4ce>
 8010450:	4b19      	ldr	r3, [pc, #100]	@ (80104b8 <__kernel_rem_pio2+0x338>)
 8010452:	461f      	mov	r7, r3
 8010454:	ab70      	add	r3, sp, #448	@ 0x1c0
 8010456:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801045a:	9306      	str	r3, [sp, #24]
 801045c:	f04f 0a00 	mov.w	sl, #0
 8010460:	f04f 0b00 	mov.w	fp, #0
 8010464:	2600      	movs	r6, #0
 8010466:	eba8 0504 	sub.w	r5, r8, r4
 801046a:	e0e4      	b.n	8010636 <__kernel_rem_pio2+0x4b6>
 801046c:	f04f 0902 	mov.w	r9, #2
 8010470:	e754      	b.n	801031c <__kernel_rem_pio2+0x19c>
 8010472:	f854 3b04 	ldr.w	r3, [r4], #4
 8010476:	bb0d      	cbnz	r5, 80104bc <__kernel_rem_pio2+0x33c>
 8010478:	b123      	cbz	r3, 8010484 <__kernel_rem_pio2+0x304>
 801047a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801047e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010482:	2301      	movs	r3, #1
 8010484:	3201      	adds	r2, #1
 8010486:	461d      	mov	r5, r3
 8010488:	e74f      	b.n	801032a <__kernel_rem_pio2+0x1aa>
 801048a:	bf00      	nop
 801048c:	f3af 8000 	nop.w
	...
 801049c:	3ff00000 	.word	0x3ff00000
 80104a0:	08011450 	.word	0x08011450
 80104a4:	40200000 	.word	0x40200000
 80104a8:	3ff00000 	.word	0x3ff00000
 80104ac:	3e700000 	.word	0x3e700000
 80104b0:	41700000 	.word	0x41700000
 80104b4:	3fe00000 	.word	0x3fe00000
 80104b8:	08011410 	.word	0x08011410
 80104bc:	1acb      	subs	r3, r1, r3
 80104be:	e7de      	b.n	801047e <__kernel_rem_pio2+0x2fe>
 80104c0:	f108 32ff 	add.w	r2, r8, #4294967295
 80104c4:	ab0c      	add	r3, sp, #48	@ 0x30
 80104c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104ca:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80104ce:	a90c      	add	r1, sp, #48	@ 0x30
 80104d0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80104d4:	e737      	b.n	8010346 <__kernel_rem_pio2+0x1c6>
 80104d6:	f108 32ff 	add.w	r2, r8, #4294967295
 80104da:	ab0c      	add	r3, sp, #48	@ 0x30
 80104dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104e0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80104e4:	e7f3      	b.n	80104ce <__kernel_rem_pio2+0x34e>
 80104e6:	a90c      	add	r1, sp, #48	@ 0x30
 80104e8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80104ec:	3b01      	subs	r3, #1
 80104ee:	430a      	orrs	r2, r1
 80104f0:	e785      	b.n	80103fe <__kernel_rem_pio2+0x27e>
 80104f2:	3401      	adds	r4, #1
 80104f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80104f8:	2a00      	cmp	r2, #0
 80104fa:	d0fa      	beq.n	80104f2 <__kernel_rem_pio2+0x372>
 80104fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80104fe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010502:	eb0d 0503 	add.w	r5, sp, r3
 8010506:	9b06      	ldr	r3, [sp, #24]
 8010508:	aa20      	add	r2, sp, #128	@ 0x80
 801050a:	4443      	add	r3, r8
 801050c:	f108 0701 	add.w	r7, r8, #1
 8010510:	3d98      	subs	r5, #152	@ 0x98
 8010512:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8010516:	4444      	add	r4, r8
 8010518:	42bc      	cmp	r4, r7
 801051a:	da04      	bge.n	8010526 <__kernel_rem_pio2+0x3a6>
 801051c:	46a0      	mov	r8, r4
 801051e:	e6a2      	b.n	8010266 <__kernel_rem_pio2+0xe6>
 8010520:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010522:	2401      	movs	r4, #1
 8010524:	e7e6      	b.n	80104f4 <__kernel_rem_pio2+0x374>
 8010526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010528:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801052c:	f7ef ffc6 	bl	80004bc <__aeabi_i2d>
 8010530:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 80107f0 <__kernel_rem_pio2+0x670>
 8010534:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010538:	ed8d 7b02 	vstr	d7, [sp, #8]
 801053c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010540:	46b2      	mov	sl, r6
 8010542:	f04f 0800 	mov.w	r8, #0
 8010546:	9b05      	ldr	r3, [sp, #20]
 8010548:	4598      	cmp	r8, r3
 801054a:	dd05      	ble.n	8010558 <__kernel_rem_pio2+0x3d8>
 801054c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010550:	3701      	adds	r7, #1
 8010552:	eca5 7b02 	vstmia	r5!, {d7}
 8010556:	e7df      	b.n	8010518 <__kernel_rem_pio2+0x398>
 8010558:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801055c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010560:	f7f0 f816 	bl	8000590 <__aeabi_dmul>
 8010564:	4602      	mov	r2, r0
 8010566:	460b      	mov	r3, r1
 8010568:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801056c:	f7ef fe5a 	bl	8000224 <__adddf3>
 8010570:	f108 0801 	add.w	r8, r8, #1
 8010574:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010578:	e7e5      	b.n	8010546 <__kernel_rem_pio2+0x3c6>
 801057a:	f1cb 0000 	rsb	r0, fp, #0
 801057e:	ec47 6b10 	vmov	d0, r6, r7
 8010582:	f7ff fd1d 	bl	800ffc0 <scalbn>
 8010586:	ec55 4b10 	vmov	r4, r5, d0
 801058a:	4b9b      	ldr	r3, [pc, #620]	@ (80107f8 <__kernel_rem_pio2+0x678>)
 801058c:	2200      	movs	r2, #0
 801058e:	4620      	mov	r0, r4
 8010590:	4629      	mov	r1, r5
 8010592:	f7f0 fa83 	bl	8000a9c <__aeabi_dcmpge>
 8010596:	b300      	cbz	r0, 80105da <__kernel_rem_pio2+0x45a>
 8010598:	4b98      	ldr	r3, [pc, #608]	@ (80107fc <__kernel_rem_pio2+0x67c>)
 801059a:	2200      	movs	r2, #0
 801059c:	4620      	mov	r0, r4
 801059e:	4629      	mov	r1, r5
 80105a0:	f7ef fff6 	bl	8000590 <__aeabi_dmul>
 80105a4:	f7f0 fa8e 	bl	8000ac4 <__aeabi_d2iz>
 80105a8:	4606      	mov	r6, r0
 80105aa:	f7ef ff87 	bl	80004bc <__aeabi_i2d>
 80105ae:	4b92      	ldr	r3, [pc, #584]	@ (80107f8 <__kernel_rem_pio2+0x678>)
 80105b0:	2200      	movs	r2, #0
 80105b2:	f7ef ffed 	bl	8000590 <__aeabi_dmul>
 80105b6:	460b      	mov	r3, r1
 80105b8:	4602      	mov	r2, r0
 80105ba:	4629      	mov	r1, r5
 80105bc:	4620      	mov	r0, r4
 80105be:	f7ef fe2f 	bl	8000220 <__aeabi_dsub>
 80105c2:	f7f0 fa7f 	bl	8000ac4 <__aeabi_d2iz>
 80105c6:	ab0c      	add	r3, sp, #48	@ 0x30
 80105c8:	f10b 0b18 	add.w	fp, fp, #24
 80105cc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80105d0:	f108 0801 	add.w	r8, r8, #1
 80105d4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80105d8:	e720      	b.n	801041c <__kernel_rem_pio2+0x29c>
 80105da:	4620      	mov	r0, r4
 80105dc:	4629      	mov	r1, r5
 80105de:	f7f0 fa71 	bl	8000ac4 <__aeabi_d2iz>
 80105e2:	ab0c      	add	r3, sp, #48	@ 0x30
 80105e4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80105e8:	e718      	b.n	801041c <__kernel_rem_pio2+0x29c>
 80105ea:	ab0c      	add	r3, sp, #48	@ 0x30
 80105ec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80105f0:	f7ef ff64 	bl	80004bc <__aeabi_i2d>
 80105f4:	4622      	mov	r2, r4
 80105f6:	462b      	mov	r3, r5
 80105f8:	f7ef ffca 	bl	8000590 <__aeabi_dmul>
 80105fc:	4652      	mov	r2, sl
 80105fe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8010602:	465b      	mov	r3, fp
 8010604:	4620      	mov	r0, r4
 8010606:	4629      	mov	r1, r5
 8010608:	f7ef ffc2 	bl	8000590 <__aeabi_dmul>
 801060c:	3e01      	subs	r6, #1
 801060e:	4604      	mov	r4, r0
 8010610:	460d      	mov	r5, r1
 8010612:	e716      	b.n	8010442 <__kernel_rem_pio2+0x2c2>
 8010614:	9906      	ldr	r1, [sp, #24]
 8010616:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801061a:	9106      	str	r1, [sp, #24]
 801061c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8010620:	f7ef ffb6 	bl	8000590 <__aeabi_dmul>
 8010624:	4602      	mov	r2, r0
 8010626:	460b      	mov	r3, r1
 8010628:	4650      	mov	r0, sl
 801062a:	4659      	mov	r1, fp
 801062c:	f7ef fdfa 	bl	8000224 <__adddf3>
 8010630:	3601      	adds	r6, #1
 8010632:	4682      	mov	sl, r0
 8010634:	468b      	mov	fp, r1
 8010636:	9b00      	ldr	r3, [sp, #0]
 8010638:	429e      	cmp	r6, r3
 801063a:	dc01      	bgt.n	8010640 <__kernel_rem_pio2+0x4c0>
 801063c:	42ae      	cmp	r6, r5
 801063e:	dde9      	ble.n	8010614 <__kernel_rem_pio2+0x494>
 8010640:	ab48      	add	r3, sp, #288	@ 0x120
 8010642:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010646:	e9c5 ab00 	strd	sl, fp, [r5]
 801064a:	3c01      	subs	r4, #1
 801064c:	e6fd      	b.n	801044a <__kernel_rem_pio2+0x2ca>
 801064e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8010650:	2b02      	cmp	r3, #2
 8010652:	dc0b      	bgt.n	801066c <__kernel_rem_pio2+0x4ec>
 8010654:	2b00      	cmp	r3, #0
 8010656:	dc35      	bgt.n	80106c4 <__kernel_rem_pio2+0x544>
 8010658:	d059      	beq.n	801070e <__kernel_rem_pio2+0x58e>
 801065a:	9b02      	ldr	r3, [sp, #8]
 801065c:	f003 0007 	and.w	r0, r3, #7
 8010660:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8010664:	ecbd 8b02 	vpop	{d8}
 8010668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801066c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801066e:	2b03      	cmp	r3, #3
 8010670:	d1f3      	bne.n	801065a <__kernel_rem_pio2+0x4da>
 8010672:	9b05      	ldr	r3, [sp, #20]
 8010674:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010678:	eb0d 0403 	add.w	r4, sp, r3
 801067c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8010680:	4625      	mov	r5, r4
 8010682:	46c2      	mov	sl, r8
 8010684:	f1ba 0f00 	cmp.w	sl, #0
 8010688:	dc69      	bgt.n	801075e <__kernel_rem_pio2+0x5de>
 801068a:	4645      	mov	r5, r8
 801068c:	2d01      	cmp	r5, #1
 801068e:	f300 8087 	bgt.w	80107a0 <__kernel_rem_pio2+0x620>
 8010692:	9c05      	ldr	r4, [sp, #20]
 8010694:	ab48      	add	r3, sp, #288	@ 0x120
 8010696:	441c      	add	r4, r3
 8010698:	2000      	movs	r0, #0
 801069a:	2100      	movs	r1, #0
 801069c:	f1b8 0f01 	cmp.w	r8, #1
 80106a0:	f300 809c 	bgt.w	80107dc <__kernel_rem_pio2+0x65c>
 80106a4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80106a8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80106ac:	f1b9 0f00 	cmp.w	r9, #0
 80106b0:	f040 80a6 	bne.w	8010800 <__kernel_rem_pio2+0x680>
 80106b4:	9b04      	ldr	r3, [sp, #16]
 80106b6:	e9c3 5600 	strd	r5, r6, [r3]
 80106ba:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80106be:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80106c2:	e7ca      	b.n	801065a <__kernel_rem_pio2+0x4da>
 80106c4:	9d05      	ldr	r5, [sp, #20]
 80106c6:	ab48      	add	r3, sp, #288	@ 0x120
 80106c8:	441d      	add	r5, r3
 80106ca:	4644      	mov	r4, r8
 80106cc:	2000      	movs	r0, #0
 80106ce:	2100      	movs	r1, #0
 80106d0:	2c00      	cmp	r4, #0
 80106d2:	da35      	bge.n	8010740 <__kernel_rem_pio2+0x5c0>
 80106d4:	f1b9 0f00 	cmp.w	r9, #0
 80106d8:	d038      	beq.n	801074c <__kernel_rem_pio2+0x5cc>
 80106da:	4602      	mov	r2, r0
 80106dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80106e0:	9c04      	ldr	r4, [sp, #16]
 80106e2:	e9c4 2300 	strd	r2, r3, [r4]
 80106e6:	4602      	mov	r2, r0
 80106e8:	460b      	mov	r3, r1
 80106ea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80106ee:	f7ef fd97 	bl	8000220 <__aeabi_dsub>
 80106f2:	ad4a      	add	r5, sp, #296	@ 0x128
 80106f4:	2401      	movs	r4, #1
 80106f6:	45a0      	cmp	r8, r4
 80106f8:	da2b      	bge.n	8010752 <__kernel_rem_pio2+0x5d2>
 80106fa:	f1b9 0f00 	cmp.w	r9, #0
 80106fe:	d002      	beq.n	8010706 <__kernel_rem_pio2+0x586>
 8010700:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010704:	4619      	mov	r1, r3
 8010706:	9b04      	ldr	r3, [sp, #16]
 8010708:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801070c:	e7a5      	b.n	801065a <__kernel_rem_pio2+0x4da>
 801070e:	9c05      	ldr	r4, [sp, #20]
 8010710:	ab48      	add	r3, sp, #288	@ 0x120
 8010712:	441c      	add	r4, r3
 8010714:	2000      	movs	r0, #0
 8010716:	2100      	movs	r1, #0
 8010718:	f1b8 0f00 	cmp.w	r8, #0
 801071c:	da09      	bge.n	8010732 <__kernel_rem_pio2+0x5b2>
 801071e:	f1b9 0f00 	cmp.w	r9, #0
 8010722:	d002      	beq.n	801072a <__kernel_rem_pio2+0x5aa>
 8010724:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010728:	4619      	mov	r1, r3
 801072a:	9b04      	ldr	r3, [sp, #16]
 801072c:	e9c3 0100 	strd	r0, r1, [r3]
 8010730:	e793      	b.n	801065a <__kernel_rem_pio2+0x4da>
 8010732:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010736:	f7ef fd75 	bl	8000224 <__adddf3>
 801073a:	f108 38ff 	add.w	r8, r8, #4294967295
 801073e:	e7eb      	b.n	8010718 <__kernel_rem_pio2+0x598>
 8010740:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8010744:	f7ef fd6e 	bl	8000224 <__adddf3>
 8010748:	3c01      	subs	r4, #1
 801074a:	e7c1      	b.n	80106d0 <__kernel_rem_pio2+0x550>
 801074c:	4602      	mov	r2, r0
 801074e:	460b      	mov	r3, r1
 8010750:	e7c6      	b.n	80106e0 <__kernel_rem_pio2+0x560>
 8010752:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8010756:	f7ef fd65 	bl	8000224 <__adddf3>
 801075a:	3401      	adds	r4, #1
 801075c:	e7cb      	b.n	80106f6 <__kernel_rem_pio2+0x576>
 801075e:	ed35 7b02 	vldmdb	r5!, {d7}
 8010762:	ed8d 7b00 	vstr	d7, [sp]
 8010766:	ed95 7b02 	vldr	d7, [r5, #8]
 801076a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801076e:	ec53 2b17 	vmov	r2, r3, d7
 8010772:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010776:	f7ef fd55 	bl	8000224 <__adddf3>
 801077a:	4602      	mov	r2, r0
 801077c:	460b      	mov	r3, r1
 801077e:	4606      	mov	r6, r0
 8010780:	460f      	mov	r7, r1
 8010782:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010786:	f7ef fd4b 	bl	8000220 <__aeabi_dsub>
 801078a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801078e:	f7ef fd49 	bl	8000224 <__adddf3>
 8010792:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010796:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801079a:	e9c5 6700 	strd	r6, r7, [r5]
 801079e:	e771      	b.n	8010684 <__kernel_rem_pio2+0x504>
 80107a0:	ed34 7b02 	vldmdb	r4!, {d7}
 80107a4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80107a8:	ec51 0b17 	vmov	r0, r1, d7
 80107ac:	4652      	mov	r2, sl
 80107ae:	465b      	mov	r3, fp
 80107b0:	ed8d 7b00 	vstr	d7, [sp]
 80107b4:	f7ef fd36 	bl	8000224 <__adddf3>
 80107b8:	4602      	mov	r2, r0
 80107ba:	460b      	mov	r3, r1
 80107bc:	4606      	mov	r6, r0
 80107be:	460f      	mov	r7, r1
 80107c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80107c4:	f7ef fd2c 	bl	8000220 <__aeabi_dsub>
 80107c8:	4652      	mov	r2, sl
 80107ca:	465b      	mov	r3, fp
 80107cc:	f7ef fd2a 	bl	8000224 <__adddf3>
 80107d0:	3d01      	subs	r5, #1
 80107d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80107d6:	e9c4 6700 	strd	r6, r7, [r4]
 80107da:	e757      	b.n	801068c <__kernel_rem_pio2+0x50c>
 80107dc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80107e0:	f7ef fd20 	bl	8000224 <__adddf3>
 80107e4:	f108 38ff 	add.w	r8, r8, #4294967295
 80107e8:	e758      	b.n	801069c <__kernel_rem_pio2+0x51c>
 80107ea:	bf00      	nop
 80107ec:	f3af 8000 	nop.w
	...
 80107f8:	41700000 	.word	0x41700000
 80107fc:	3e700000 	.word	0x3e700000
 8010800:	9b04      	ldr	r3, [sp, #16]
 8010802:	9a04      	ldr	r2, [sp, #16]
 8010804:	601d      	str	r5, [r3, #0]
 8010806:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801080a:	605c      	str	r4, [r3, #4]
 801080c:	609f      	str	r7, [r3, #8]
 801080e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8010812:	60d3      	str	r3, [r2, #12]
 8010814:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010818:	6110      	str	r0, [r2, #16]
 801081a:	6153      	str	r3, [r2, #20]
 801081c:	e71d      	b.n	801065a <__kernel_rem_pio2+0x4da>
 801081e:	bf00      	nop

08010820 <__kernel_rem_pio2f>:
 8010820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010824:	ed2d 8b04 	vpush	{d8-d9}
 8010828:	b0d9      	sub	sp, #356	@ 0x164
 801082a:	4690      	mov	r8, r2
 801082c:	9001      	str	r0, [sp, #4]
 801082e:	4ab6      	ldr	r2, [pc, #728]	@ (8010b08 <__kernel_rem_pio2f+0x2e8>)
 8010830:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8010832:	f118 0f04 	cmn.w	r8, #4
 8010836:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801083a:	460f      	mov	r7, r1
 801083c:	f103 3bff 	add.w	fp, r3, #4294967295
 8010840:	db26      	blt.n	8010890 <__kernel_rem_pio2f+0x70>
 8010842:	f1b8 0203 	subs.w	r2, r8, #3
 8010846:	bf48      	it	mi
 8010848:	f108 0204 	addmi.w	r2, r8, #4
 801084c:	10d2      	asrs	r2, r2, #3
 801084e:	1c55      	adds	r5, r2, #1
 8010850:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010852:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8010b18 <__kernel_rem_pio2f+0x2f8>
 8010856:	00e8      	lsls	r0, r5, #3
 8010858:	eba2 060b 	sub.w	r6, r2, fp
 801085c:	9002      	str	r0, [sp, #8]
 801085e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8010862:	eb0a 0c0b 	add.w	ip, sl, fp
 8010866:	ac1c      	add	r4, sp, #112	@ 0x70
 8010868:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 801086c:	2000      	movs	r0, #0
 801086e:	4560      	cmp	r0, ip
 8010870:	dd10      	ble.n	8010894 <__kernel_rem_pio2f+0x74>
 8010872:	a91c      	add	r1, sp, #112	@ 0x70
 8010874:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8010878:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 801087c:	2600      	movs	r6, #0
 801087e:	4556      	cmp	r6, sl
 8010880:	dc24      	bgt.n	80108cc <__kernel_rem_pio2f+0xac>
 8010882:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010886:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8010b18 <__kernel_rem_pio2f+0x2f8>
 801088a:	4684      	mov	ip, r0
 801088c:	2400      	movs	r4, #0
 801088e:	e016      	b.n	80108be <__kernel_rem_pio2f+0x9e>
 8010890:	2200      	movs	r2, #0
 8010892:	e7dc      	b.n	801084e <__kernel_rem_pio2f+0x2e>
 8010894:	42c6      	cmn	r6, r0
 8010896:	bf5d      	ittte	pl
 8010898:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 801089c:	ee07 1a90 	vmovpl	s15, r1
 80108a0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80108a4:	eef0 7a47 	vmovmi.f32	s15, s14
 80108a8:	ece4 7a01 	vstmia	r4!, {s15}
 80108ac:	3001      	adds	r0, #1
 80108ae:	e7de      	b.n	801086e <__kernel_rem_pio2f+0x4e>
 80108b0:	ecfe 6a01 	vldmia	lr!, {s13}
 80108b4:	ed3c 7a01 	vldmdb	ip!, {s14}
 80108b8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80108bc:	3401      	adds	r4, #1
 80108be:	455c      	cmp	r4, fp
 80108c0:	ddf6      	ble.n	80108b0 <__kernel_rem_pio2f+0x90>
 80108c2:	ece9 7a01 	vstmia	r9!, {s15}
 80108c6:	3601      	adds	r6, #1
 80108c8:	3004      	adds	r0, #4
 80108ca:	e7d8      	b.n	801087e <__kernel_rem_pio2f+0x5e>
 80108cc:	a908      	add	r1, sp, #32
 80108ce:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80108d2:	9104      	str	r1, [sp, #16]
 80108d4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80108d6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8010b14 <__kernel_rem_pio2f+0x2f4>
 80108da:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8010b10 <__kernel_rem_pio2f+0x2f0>
 80108de:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80108e2:	9203      	str	r2, [sp, #12]
 80108e4:	4654      	mov	r4, sl
 80108e6:	00a2      	lsls	r2, r4, #2
 80108e8:	9205      	str	r2, [sp, #20]
 80108ea:	aa58      	add	r2, sp, #352	@ 0x160
 80108ec:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80108f0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80108f4:	a944      	add	r1, sp, #272	@ 0x110
 80108f6:	aa08      	add	r2, sp, #32
 80108f8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80108fc:	4694      	mov	ip, r2
 80108fe:	4626      	mov	r6, r4
 8010900:	2e00      	cmp	r6, #0
 8010902:	dc4c      	bgt.n	801099e <__kernel_rem_pio2f+0x17e>
 8010904:	4628      	mov	r0, r5
 8010906:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801090a:	f7ff fbd3 	bl	80100b4 <scalbnf>
 801090e:	eeb0 8a40 	vmov.f32	s16, s0
 8010912:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8010916:	ee28 0a00 	vmul.f32	s0, s16, s0
 801091a:	f000 fa65 	bl	8010de8 <floorf>
 801091e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010922:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010926:	2d00      	cmp	r5, #0
 8010928:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801092c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010930:	ee17 9a90 	vmov	r9, s15
 8010934:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010938:	ee38 8a67 	vsub.f32	s16, s16, s15
 801093c:	dd41      	ble.n	80109c2 <__kernel_rem_pio2f+0x1a2>
 801093e:	f104 3cff 	add.w	ip, r4, #4294967295
 8010942:	a908      	add	r1, sp, #32
 8010944:	f1c5 0e08 	rsb	lr, r5, #8
 8010948:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 801094c:	fa46 f00e 	asr.w	r0, r6, lr
 8010950:	4481      	add	r9, r0
 8010952:	fa00 f00e 	lsl.w	r0, r0, lr
 8010956:	1a36      	subs	r6, r6, r0
 8010958:	f1c5 0007 	rsb	r0, r5, #7
 801095c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8010960:	4106      	asrs	r6, r0
 8010962:	2e00      	cmp	r6, #0
 8010964:	dd3c      	ble.n	80109e0 <__kernel_rem_pio2f+0x1c0>
 8010966:	f04f 0e00 	mov.w	lr, #0
 801096a:	f109 0901 	add.w	r9, r9, #1
 801096e:	4670      	mov	r0, lr
 8010970:	4574      	cmp	r4, lr
 8010972:	dc68      	bgt.n	8010a46 <__kernel_rem_pio2f+0x226>
 8010974:	2d00      	cmp	r5, #0
 8010976:	dd03      	ble.n	8010980 <__kernel_rem_pio2f+0x160>
 8010978:	2d01      	cmp	r5, #1
 801097a:	d074      	beq.n	8010a66 <__kernel_rem_pio2f+0x246>
 801097c:	2d02      	cmp	r5, #2
 801097e:	d07d      	beq.n	8010a7c <__kernel_rem_pio2f+0x25c>
 8010980:	2e02      	cmp	r6, #2
 8010982:	d12d      	bne.n	80109e0 <__kernel_rem_pio2f+0x1c0>
 8010984:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010988:	ee30 8a48 	vsub.f32	s16, s0, s16
 801098c:	b340      	cbz	r0, 80109e0 <__kernel_rem_pio2f+0x1c0>
 801098e:	4628      	mov	r0, r5
 8010990:	9306      	str	r3, [sp, #24]
 8010992:	f7ff fb8f 	bl	80100b4 <scalbnf>
 8010996:	9b06      	ldr	r3, [sp, #24]
 8010998:	ee38 8a40 	vsub.f32	s16, s16, s0
 801099c:	e020      	b.n	80109e0 <__kernel_rem_pio2f+0x1c0>
 801099e:	ee60 7a28 	vmul.f32	s15, s0, s17
 80109a2:	3e01      	subs	r6, #1
 80109a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80109a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80109ac:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80109b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80109b4:	ecac 0a01 	vstmia	ip!, {s0}
 80109b8:	ed30 0a01 	vldmdb	r0!, {s0}
 80109bc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80109c0:	e79e      	b.n	8010900 <__kernel_rem_pio2f+0xe0>
 80109c2:	d105      	bne.n	80109d0 <__kernel_rem_pio2f+0x1b0>
 80109c4:	1e60      	subs	r0, r4, #1
 80109c6:	a908      	add	r1, sp, #32
 80109c8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80109cc:	11f6      	asrs	r6, r6, #7
 80109ce:	e7c8      	b.n	8010962 <__kernel_rem_pio2f+0x142>
 80109d0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80109d4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80109d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109dc:	da31      	bge.n	8010a42 <__kernel_rem_pio2f+0x222>
 80109de:	2600      	movs	r6, #0
 80109e0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80109e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e8:	f040 8098 	bne.w	8010b1c <__kernel_rem_pio2f+0x2fc>
 80109ec:	1e60      	subs	r0, r4, #1
 80109ee:	2200      	movs	r2, #0
 80109f0:	4550      	cmp	r0, sl
 80109f2:	da4b      	bge.n	8010a8c <__kernel_rem_pio2f+0x26c>
 80109f4:	2a00      	cmp	r2, #0
 80109f6:	d065      	beq.n	8010ac4 <__kernel_rem_pio2f+0x2a4>
 80109f8:	3c01      	subs	r4, #1
 80109fa:	ab08      	add	r3, sp, #32
 80109fc:	3d08      	subs	r5, #8
 80109fe:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d0f8      	beq.n	80109f8 <__kernel_rem_pio2f+0x1d8>
 8010a06:	4628      	mov	r0, r5
 8010a08:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010a0c:	f7ff fb52 	bl	80100b4 <scalbnf>
 8010a10:	1c63      	adds	r3, r4, #1
 8010a12:	aa44      	add	r2, sp, #272	@ 0x110
 8010a14:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8010b14 <__kernel_rem_pio2f+0x2f4>
 8010a18:	0099      	lsls	r1, r3, #2
 8010a1a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010a1e:	4623      	mov	r3, r4
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	f280 80a9 	bge.w	8010b78 <__kernel_rem_pio2f+0x358>
 8010a26:	4623      	mov	r3, r4
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	f2c0 80c7 	blt.w	8010bbc <__kernel_rem_pio2f+0x39c>
 8010a2e:	aa44      	add	r2, sp, #272	@ 0x110
 8010a30:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8010a34:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8010b0c <__kernel_rem_pio2f+0x2ec>
 8010a38:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8010b18 <__kernel_rem_pio2f+0x2f8>
 8010a3c:	2000      	movs	r0, #0
 8010a3e:	1ae2      	subs	r2, r4, r3
 8010a40:	e0b1      	b.n	8010ba6 <__kernel_rem_pio2f+0x386>
 8010a42:	2602      	movs	r6, #2
 8010a44:	e78f      	b.n	8010966 <__kernel_rem_pio2f+0x146>
 8010a46:	f852 1b04 	ldr.w	r1, [r2], #4
 8010a4a:	b948      	cbnz	r0, 8010a60 <__kernel_rem_pio2f+0x240>
 8010a4c:	b121      	cbz	r1, 8010a58 <__kernel_rem_pio2f+0x238>
 8010a4e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8010a52:	f842 1c04 	str.w	r1, [r2, #-4]
 8010a56:	2101      	movs	r1, #1
 8010a58:	f10e 0e01 	add.w	lr, lr, #1
 8010a5c:	4608      	mov	r0, r1
 8010a5e:	e787      	b.n	8010970 <__kernel_rem_pio2f+0x150>
 8010a60:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8010a64:	e7f5      	b.n	8010a52 <__kernel_rem_pio2f+0x232>
 8010a66:	f104 3cff 	add.w	ip, r4, #4294967295
 8010a6a:	aa08      	add	r2, sp, #32
 8010a6c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8010a70:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8010a74:	a908      	add	r1, sp, #32
 8010a76:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8010a7a:	e781      	b.n	8010980 <__kernel_rem_pio2f+0x160>
 8010a7c:	f104 3cff 	add.w	ip, r4, #4294967295
 8010a80:	aa08      	add	r2, sp, #32
 8010a82:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8010a86:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8010a8a:	e7f3      	b.n	8010a74 <__kernel_rem_pio2f+0x254>
 8010a8c:	a908      	add	r1, sp, #32
 8010a8e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8010a92:	3801      	subs	r0, #1
 8010a94:	430a      	orrs	r2, r1
 8010a96:	e7ab      	b.n	80109f0 <__kernel_rem_pio2f+0x1d0>
 8010a98:	3201      	adds	r2, #1
 8010a9a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8010a9e:	2e00      	cmp	r6, #0
 8010aa0:	d0fa      	beq.n	8010a98 <__kernel_rem_pio2f+0x278>
 8010aa2:	9905      	ldr	r1, [sp, #20]
 8010aa4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8010aa8:	eb0d 0001 	add.w	r0, sp, r1
 8010aac:	18e6      	adds	r6, r4, r3
 8010aae:	a91c      	add	r1, sp, #112	@ 0x70
 8010ab0:	f104 0c01 	add.w	ip, r4, #1
 8010ab4:	384c      	subs	r0, #76	@ 0x4c
 8010ab6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8010aba:	4422      	add	r2, r4
 8010abc:	4562      	cmp	r2, ip
 8010abe:	da04      	bge.n	8010aca <__kernel_rem_pio2f+0x2aa>
 8010ac0:	4614      	mov	r4, r2
 8010ac2:	e710      	b.n	80108e6 <__kernel_rem_pio2f+0xc6>
 8010ac4:	9804      	ldr	r0, [sp, #16]
 8010ac6:	2201      	movs	r2, #1
 8010ac8:	e7e7      	b.n	8010a9a <__kernel_rem_pio2f+0x27a>
 8010aca:	9903      	ldr	r1, [sp, #12]
 8010acc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010ad0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8010ad4:	9105      	str	r1, [sp, #20]
 8010ad6:	ee07 1a90 	vmov	s15, r1
 8010ada:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010ade:	2400      	movs	r4, #0
 8010ae0:	ece6 7a01 	vstmia	r6!, {s15}
 8010ae4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8010b18 <__kernel_rem_pio2f+0x2f8>
 8010ae8:	46b1      	mov	r9, r6
 8010aea:	455c      	cmp	r4, fp
 8010aec:	dd04      	ble.n	8010af8 <__kernel_rem_pio2f+0x2d8>
 8010aee:	ece0 7a01 	vstmia	r0!, {s15}
 8010af2:	f10c 0c01 	add.w	ip, ip, #1
 8010af6:	e7e1      	b.n	8010abc <__kernel_rem_pio2f+0x29c>
 8010af8:	ecfe 6a01 	vldmia	lr!, {s13}
 8010afc:	ed39 7a01 	vldmdb	r9!, {s14}
 8010b00:	3401      	adds	r4, #1
 8010b02:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010b06:	e7f0      	b.n	8010aea <__kernel_rem_pio2f+0x2ca>
 8010b08:	0801148c 	.word	0x0801148c
 8010b0c:	08011460 	.word	0x08011460
 8010b10:	43800000 	.word	0x43800000
 8010b14:	3b800000 	.word	0x3b800000
 8010b18:	00000000 	.word	0x00000000
 8010b1c:	9b02      	ldr	r3, [sp, #8]
 8010b1e:	eeb0 0a48 	vmov.f32	s0, s16
 8010b22:	eba3 0008 	sub.w	r0, r3, r8
 8010b26:	f7ff fac5 	bl	80100b4 <scalbnf>
 8010b2a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8010b10 <__kernel_rem_pio2f+0x2f0>
 8010b2e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8010b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b36:	db19      	blt.n	8010b6c <__kernel_rem_pio2f+0x34c>
 8010b38:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8010b14 <__kernel_rem_pio2f+0x2f4>
 8010b3c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8010b40:	aa08      	add	r2, sp, #32
 8010b42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010b46:	3508      	adds	r5, #8
 8010b48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010b4c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8010b50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010b54:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010b58:	ee10 3a10 	vmov	r3, s0
 8010b5c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8010b60:	ee17 3a90 	vmov	r3, s15
 8010b64:	3401      	adds	r4, #1
 8010b66:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8010b6a:	e74c      	b.n	8010a06 <__kernel_rem_pio2f+0x1e6>
 8010b6c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010b70:	aa08      	add	r2, sp, #32
 8010b72:	ee10 3a10 	vmov	r3, s0
 8010b76:	e7f6      	b.n	8010b66 <__kernel_rem_pio2f+0x346>
 8010b78:	a808      	add	r0, sp, #32
 8010b7a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8010b7e:	9001      	str	r0, [sp, #4]
 8010b80:	ee07 0a90 	vmov	s15, r0
 8010b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010b88:	3b01      	subs	r3, #1
 8010b8a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8010b8e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8010b92:	ed62 7a01 	vstmdb	r2!, {s15}
 8010b96:	e743      	b.n	8010a20 <__kernel_rem_pio2f+0x200>
 8010b98:	ecfc 6a01 	vldmia	ip!, {s13}
 8010b9c:	ecb5 7a01 	vldmia	r5!, {s14}
 8010ba0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010ba4:	3001      	adds	r0, #1
 8010ba6:	4550      	cmp	r0, sl
 8010ba8:	dc01      	bgt.n	8010bae <__kernel_rem_pio2f+0x38e>
 8010baa:	4290      	cmp	r0, r2
 8010bac:	ddf4      	ble.n	8010b98 <__kernel_rem_pio2f+0x378>
 8010bae:	a858      	add	r0, sp, #352	@ 0x160
 8010bb0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8010bb4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8010bb8:	3b01      	subs	r3, #1
 8010bba:	e735      	b.n	8010a28 <__kernel_rem_pio2f+0x208>
 8010bbc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8010bbe:	2b02      	cmp	r3, #2
 8010bc0:	dc09      	bgt.n	8010bd6 <__kernel_rem_pio2f+0x3b6>
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	dc27      	bgt.n	8010c16 <__kernel_rem_pio2f+0x3f6>
 8010bc6:	d040      	beq.n	8010c4a <__kernel_rem_pio2f+0x42a>
 8010bc8:	f009 0007 	and.w	r0, r9, #7
 8010bcc:	b059      	add	sp, #356	@ 0x164
 8010bce:	ecbd 8b04 	vpop	{d8-d9}
 8010bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bd6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8010bd8:	2b03      	cmp	r3, #3
 8010bda:	d1f5      	bne.n	8010bc8 <__kernel_rem_pio2f+0x3a8>
 8010bdc:	aa30      	add	r2, sp, #192	@ 0xc0
 8010bde:	1f0b      	subs	r3, r1, #4
 8010be0:	4413      	add	r3, r2
 8010be2:	461a      	mov	r2, r3
 8010be4:	4620      	mov	r0, r4
 8010be6:	2800      	cmp	r0, #0
 8010be8:	dc50      	bgt.n	8010c8c <__kernel_rem_pio2f+0x46c>
 8010bea:	4622      	mov	r2, r4
 8010bec:	2a01      	cmp	r2, #1
 8010bee:	dc5d      	bgt.n	8010cac <__kernel_rem_pio2f+0x48c>
 8010bf0:	ab30      	add	r3, sp, #192	@ 0xc0
 8010bf2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8010b18 <__kernel_rem_pio2f+0x2f8>
 8010bf6:	440b      	add	r3, r1
 8010bf8:	2c01      	cmp	r4, #1
 8010bfa:	dc67      	bgt.n	8010ccc <__kernel_rem_pio2f+0x4ac>
 8010bfc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8010c00:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8010c04:	2e00      	cmp	r6, #0
 8010c06:	d167      	bne.n	8010cd8 <__kernel_rem_pio2f+0x4b8>
 8010c08:	edc7 6a00 	vstr	s13, [r7]
 8010c0c:	ed87 7a01 	vstr	s14, [r7, #4]
 8010c10:	edc7 7a02 	vstr	s15, [r7, #8]
 8010c14:	e7d8      	b.n	8010bc8 <__kernel_rem_pio2f+0x3a8>
 8010c16:	ab30      	add	r3, sp, #192	@ 0xc0
 8010c18:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8010b18 <__kernel_rem_pio2f+0x2f8>
 8010c1c:	440b      	add	r3, r1
 8010c1e:	4622      	mov	r2, r4
 8010c20:	2a00      	cmp	r2, #0
 8010c22:	da24      	bge.n	8010c6e <__kernel_rem_pio2f+0x44e>
 8010c24:	b34e      	cbz	r6, 8010c7a <__kernel_rem_pio2f+0x45a>
 8010c26:	eef1 7a47 	vneg.f32	s15, s14
 8010c2a:	edc7 7a00 	vstr	s15, [r7]
 8010c2e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010c32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010c36:	aa31      	add	r2, sp, #196	@ 0xc4
 8010c38:	2301      	movs	r3, #1
 8010c3a:	429c      	cmp	r4, r3
 8010c3c:	da20      	bge.n	8010c80 <__kernel_rem_pio2f+0x460>
 8010c3e:	b10e      	cbz	r6, 8010c44 <__kernel_rem_pio2f+0x424>
 8010c40:	eef1 7a67 	vneg.f32	s15, s15
 8010c44:	edc7 7a01 	vstr	s15, [r7, #4]
 8010c48:	e7be      	b.n	8010bc8 <__kernel_rem_pio2f+0x3a8>
 8010c4a:	ab30      	add	r3, sp, #192	@ 0xc0
 8010c4c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8010b18 <__kernel_rem_pio2f+0x2f8>
 8010c50:	440b      	add	r3, r1
 8010c52:	2c00      	cmp	r4, #0
 8010c54:	da05      	bge.n	8010c62 <__kernel_rem_pio2f+0x442>
 8010c56:	b10e      	cbz	r6, 8010c5c <__kernel_rem_pio2f+0x43c>
 8010c58:	eef1 7a67 	vneg.f32	s15, s15
 8010c5c:	edc7 7a00 	vstr	s15, [r7]
 8010c60:	e7b2      	b.n	8010bc8 <__kernel_rem_pio2f+0x3a8>
 8010c62:	ed33 7a01 	vldmdb	r3!, {s14}
 8010c66:	3c01      	subs	r4, #1
 8010c68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010c6c:	e7f1      	b.n	8010c52 <__kernel_rem_pio2f+0x432>
 8010c6e:	ed73 7a01 	vldmdb	r3!, {s15}
 8010c72:	3a01      	subs	r2, #1
 8010c74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010c78:	e7d2      	b.n	8010c20 <__kernel_rem_pio2f+0x400>
 8010c7a:	eef0 7a47 	vmov.f32	s15, s14
 8010c7e:	e7d4      	b.n	8010c2a <__kernel_rem_pio2f+0x40a>
 8010c80:	ecb2 7a01 	vldmia	r2!, {s14}
 8010c84:	3301      	adds	r3, #1
 8010c86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010c8a:	e7d6      	b.n	8010c3a <__kernel_rem_pio2f+0x41a>
 8010c8c:	ed72 7a01 	vldmdb	r2!, {s15}
 8010c90:	edd2 6a01 	vldr	s13, [r2, #4]
 8010c94:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010c98:	3801      	subs	r0, #1
 8010c9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010c9e:	ed82 7a00 	vstr	s14, [r2]
 8010ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010ca6:	edc2 7a01 	vstr	s15, [r2, #4]
 8010caa:	e79c      	b.n	8010be6 <__kernel_rem_pio2f+0x3c6>
 8010cac:	ed73 7a01 	vldmdb	r3!, {s15}
 8010cb0:	edd3 6a01 	vldr	s13, [r3, #4]
 8010cb4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010cb8:	3a01      	subs	r2, #1
 8010cba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010cbe:	ed83 7a00 	vstr	s14, [r3]
 8010cc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010cc6:	edc3 7a01 	vstr	s15, [r3, #4]
 8010cca:	e78f      	b.n	8010bec <__kernel_rem_pio2f+0x3cc>
 8010ccc:	ed33 7a01 	vldmdb	r3!, {s14}
 8010cd0:	3c01      	subs	r4, #1
 8010cd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010cd6:	e78f      	b.n	8010bf8 <__kernel_rem_pio2f+0x3d8>
 8010cd8:	eef1 6a66 	vneg.f32	s13, s13
 8010cdc:	eeb1 7a47 	vneg.f32	s14, s14
 8010ce0:	edc7 6a00 	vstr	s13, [r7]
 8010ce4:	ed87 7a01 	vstr	s14, [r7, #4]
 8010ce8:	eef1 7a67 	vneg.f32	s15, s15
 8010cec:	e790      	b.n	8010c10 <__kernel_rem_pio2f+0x3f0>
 8010cee:	bf00      	nop

08010cf0 <floor>:
 8010cf0:	ec51 0b10 	vmov	r0, r1, d0
 8010cf4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cfc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8010d00:	2e13      	cmp	r6, #19
 8010d02:	460c      	mov	r4, r1
 8010d04:	4605      	mov	r5, r0
 8010d06:	4680      	mov	r8, r0
 8010d08:	dc34      	bgt.n	8010d74 <floor+0x84>
 8010d0a:	2e00      	cmp	r6, #0
 8010d0c:	da17      	bge.n	8010d3e <floor+0x4e>
 8010d0e:	a332      	add	r3, pc, #200	@ (adr r3, 8010dd8 <floor+0xe8>)
 8010d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d14:	f7ef fa86 	bl	8000224 <__adddf3>
 8010d18:	2200      	movs	r2, #0
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	f7ef fec8 	bl	8000ab0 <__aeabi_dcmpgt>
 8010d20:	b150      	cbz	r0, 8010d38 <floor+0x48>
 8010d22:	2c00      	cmp	r4, #0
 8010d24:	da55      	bge.n	8010dd2 <floor+0xe2>
 8010d26:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8010d2a:	432c      	orrs	r4, r5
 8010d2c:	2500      	movs	r5, #0
 8010d2e:	42ac      	cmp	r4, r5
 8010d30:	4c2b      	ldr	r4, [pc, #172]	@ (8010de0 <floor+0xf0>)
 8010d32:	bf08      	it	eq
 8010d34:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8010d38:	4621      	mov	r1, r4
 8010d3a:	4628      	mov	r0, r5
 8010d3c:	e023      	b.n	8010d86 <floor+0x96>
 8010d3e:	4f29      	ldr	r7, [pc, #164]	@ (8010de4 <floor+0xf4>)
 8010d40:	4137      	asrs	r7, r6
 8010d42:	ea01 0307 	and.w	r3, r1, r7
 8010d46:	4303      	orrs	r3, r0
 8010d48:	d01d      	beq.n	8010d86 <floor+0x96>
 8010d4a:	a323      	add	r3, pc, #140	@ (adr r3, 8010dd8 <floor+0xe8>)
 8010d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d50:	f7ef fa68 	bl	8000224 <__adddf3>
 8010d54:	2200      	movs	r2, #0
 8010d56:	2300      	movs	r3, #0
 8010d58:	f7ef feaa 	bl	8000ab0 <__aeabi_dcmpgt>
 8010d5c:	2800      	cmp	r0, #0
 8010d5e:	d0eb      	beq.n	8010d38 <floor+0x48>
 8010d60:	2c00      	cmp	r4, #0
 8010d62:	bfbe      	ittt	lt
 8010d64:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8010d68:	4133      	asrlt	r3, r6
 8010d6a:	18e4      	addlt	r4, r4, r3
 8010d6c:	ea24 0407 	bic.w	r4, r4, r7
 8010d70:	2500      	movs	r5, #0
 8010d72:	e7e1      	b.n	8010d38 <floor+0x48>
 8010d74:	2e33      	cmp	r6, #51	@ 0x33
 8010d76:	dd0a      	ble.n	8010d8e <floor+0x9e>
 8010d78:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8010d7c:	d103      	bne.n	8010d86 <floor+0x96>
 8010d7e:	4602      	mov	r2, r0
 8010d80:	460b      	mov	r3, r1
 8010d82:	f7ef fa4f 	bl	8000224 <__adddf3>
 8010d86:	ec41 0b10 	vmov	d0, r0, r1
 8010d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d8e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8010d92:	f04f 37ff 	mov.w	r7, #4294967295
 8010d96:	40df      	lsrs	r7, r3
 8010d98:	4207      	tst	r7, r0
 8010d9a:	d0f4      	beq.n	8010d86 <floor+0x96>
 8010d9c:	a30e      	add	r3, pc, #56	@ (adr r3, 8010dd8 <floor+0xe8>)
 8010d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da2:	f7ef fa3f 	bl	8000224 <__adddf3>
 8010da6:	2200      	movs	r2, #0
 8010da8:	2300      	movs	r3, #0
 8010daa:	f7ef fe81 	bl	8000ab0 <__aeabi_dcmpgt>
 8010dae:	2800      	cmp	r0, #0
 8010db0:	d0c2      	beq.n	8010d38 <floor+0x48>
 8010db2:	2c00      	cmp	r4, #0
 8010db4:	da0a      	bge.n	8010dcc <floor+0xdc>
 8010db6:	2e14      	cmp	r6, #20
 8010db8:	d101      	bne.n	8010dbe <floor+0xce>
 8010dba:	3401      	adds	r4, #1
 8010dbc:	e006      	b.n	8010dcc <floor+0xdc>
 8010dbe:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8010dc2:	2301      	movs	r3, #1
 8010dc4:	40b3      	lsls	r3, r6
 8010dc6:	441d      	add	r5, r3
 8010dc8:	4545      	cmp	r5, r8
 8010dca:	d3f6      	bcc.n	8010dba <floor+0xca>
 8010dcc:	ea25 0507 	bic.w	r5, r5, r7
 8010dd0:	e7b2      	b.n	8010d38 <floor+0x48>
 8010dd2:	2500      	movs	r5, #0
 8010dd4:	462c      	mov	r4, r5
 8010dd6:	e7af      	b.n	8010d38 <floor+0x48>
 8010dd8:	8800759c 	.word	0x8800759c
 8010ddc:	7e37e43c 	.word	0x7e37e43c
 8010de0:	bff00000 	.word	0xbff00000
 8010de4:	000fffff 	.word	0x000fffff

08010de8 <floorf>:
 8010de8:	ee10 3a10 	vmov	r3, s0
 8010dec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010df0:	3a7f      	subs	r2, #127	@ 0x7f
 8010df2:	2a16      	cmp	r2, #22
 8010df4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010df8:	dc2b      	bgt.n	8010e52 <floorf+0x6a>
 8010dfa:	2a00      	cmp	r2, #0
 8010dfc:	da12      	bge.n	8010e24 <floorf+0x3c>
 8010dfe:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010e64 <floorf+0x7c>
 8010e02:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010e06:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e0e:	dd06      	ble.n	8010e1e <floorf+0x36>
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	da24      	bge.n	8010e5e <floorf+0x76>
 8010e14:	2900      	cmp	r1, #0
 8010e16:	4b14      	ldr	r3, [pc, #80]	@ (8010e68 <floorf+0x80>)
 8010e18:	bf08      	it	eq
 8010e1a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8010e1e:	ee00 3a10 	vmov	s0, r3
 8010e22:	4770      	bx	lr
 8010e24:	4911      	ldr	r1, [pc, #68]	@ (8010e6c <floorf+0x84>)
 8010e26:	4111      	asrs	r1, r2
 8010e28:	420b      	tst	r3, r1
 8010e2a:	d0fa      	beq.n	8010e22 <floorf+0x3a>
 8010e2c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8010e64 <floorf+0x7c>
 8010e30:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010e34:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e3c:	ddef      	ble.n	8010e1e <floorf+0x36>
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	bfbe      	ittt	lt
 8010e42:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8010e46:	fa40 f202 	asrlt.w	r2, r0, r2
 8010e4a:	189b      	addlt	r3, r3, r2
 8010e4c:	ea23 0301 	bic.w	r3, r3, r1
 8010e50:	e7e5      	b.n	8010e1e <floorf+0x36>
 8010e52:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010e56:	d3e4      	bcc.n	8010e22 <floorf+0x3a>
 8010e58:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010e5c:	4770      	bx	lr
 8010e5e:	2300      	movs	r3, #0
 8010e60:	e7dd      	b.n	8010e1e <floorf+0x36>
 8010e62:	bf00      	nop
 8010e64:	7149f2ca 	.word	0x7149f2ca
 8010e68:	bf800000 	.word	0xbf800000
 8010e6c:	007fffff 	.word	0x007fffff

08010e70 <_init>:
 8010e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e72:	bf00      	nop
 8010e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e76:	bc08      	pop	{r3}
 8010e78:	469e      	mov	lr, r3
 8010e7a:	4770      	bx	lr

08010e7c <_fini>:
 8010e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e7e:	bf00      	nop
 8010e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e82:	bc08      	pop	{r3}
 8010e84:	469e      	mov	lr, r3
 8010e86:	4770      	bx	lr
