//! Fail-closed, flat-address AArch64 routine policy. All memory transfers are
//! checked before execution; write callbacks are observations, never vetoes.
use super::{Options, initialize};
use crate::board::{Board, scalar};
use fujimod_emulator_cpu::{Access, Cpu, Hook, HookRange, Model, Register, arm64};
use serde::{Deserialize, Serialize};
use std::{
    cell::{Cell, RefCell},
    ffi::c_void,
    rc::{Rc, Weak},
};
type Span = (u64, u64);

#[derive(Clone, Deserialize, Serialize)]
#[serde(deny_unknown_fields)]
pub struct Stub {
    pub address: u64,
    pub returns: u64,
    pub label: String,
    #[serde(default)]
    pub dynamic: bool,
    #[serde(default)]
    pub reads: Vec<(u8, ReadSize)>,
}
#[derive(Clone, Deserialize, Serialize)]
#[serde(untagged)]
pub enum ReadSize {
    Fixed(u64),
    Argument { argument: u8 },
    Indirect { indirect: u64, size: u64 },
}
fn default_observer_limit() -> usize {
    4096
}
#[derive(Serialize)]
pub struct RegisterObservation {
    pub pc: u64,
    pub registers: std::collections::BTreeMap<String, u64>,
}
/// Declared AArch64 exception level for the checked routine entry PSTATE.
///
/// EL1 and EL3 are admitted; EL3 entries may additionally read and write the
/// EL3 system registers and `eret` to a declared, AArch64 target. EL2 remains
/// reserved and refuses before any instruction runs.
#[derive(Clone, Copy, Debug, PartialEq, Eq, Deserialize, Serialize)]
#[serde(rename_all = "lowercase")]
pub enum EntryLevel {
    El1,
    El2,
    El3,
}
impl EntryLevel {
    /// PSTATE `M[3:0]` encoding for this level in its high (SP_ELx) stack mode.
    pub fn m4(self) -> u64 {
        match self {
            EntryLevel::El1 => 0b0101,
            EntryLevel::El2 => 0b1001,
            EntryLevel::El3 => 0b1101,
        }
    }
    /// Numeric exception level (1, 2, or 3).
    pub fn level(self) -> u64 {
        match self {
            EntryLevel::El1 => 1,
            EntryLevel::El2 => 2,
            EntryLevel::El3 => 3,
        }
    }
    /// Complete initial PSTATE value: `0x3c0 | m4()`, the level's high-stack mode.
    pub fn pstate(self) -> u64 {
        0x3c0 | self.m4()
    }
}
#[derive(Deserialize)]
#[serde(deny_unknown_fields)]
pub struct CheckedOptions {
    #[serde(default)]
    pub observe_addresses: Vec<u64>,
    #[serde(default = "default_observer_limit")]
    pub observer_limit: usize,
    /// Named read-only model registers and their expected values.
    #[serde(default)]
    pub system_reads: Vec<(String, u64)>,
    /// Named system registers the routine may read or write. Writes require
    /// membership here; reads may also be declared through `system_reads`.
    #[serde(default)]
    pub system_registers: Vec<String>,
    #[serde(default)]
    pub stop_addresses: Vec<u64>,
    pub entry: u64,
    /// Declared entry exception level. Required; an absent declaration is
    /// refused with an explicit message rather than serde's missing-field error.
    #[serde(default)]
    pub entry_level: Option<EntryLevel>,
    /// Explicit initial PSTATE. When absent, the declared level's high-stack
    /// PSTATE is used; when present, its M[3:0] must match the declared level.
    #[serde(default)]
    pub pstate: Option<u64>,
    pub arguments: Vec<u64>,
    pub return_address: u64,
    pub stack_pointer: u64,
    pub stack: Span,
    pub max_instructions: u64,
    pub quantum: usize,
    pub executable: Vec<Span>,
    pub readable: Vec<Span>,
    pub writable: Vec<Span>,
    pub store_limit: usize,
    pub stubs: Vec<Stub>,
    /// Explicit initial values for x0..x30; omitted registers use zero.
    pub registers: Vec<(u8, u64)>,
    /// Explicit expected exits for a partial-frame fragment, overriding only
    /// named callee-save expectations. Ordinary calls preserve all of them.
    #[serde(default)]
    pub fragment_exit: std::collections::BTreeMap<String, u64>,
}
#[derive(Serialize)]
pub struct Store {
    pub pc: u64,
    pub address: u64,
    pub size: u32,
    pub value: u64,
}
#[derive(Serialize)]
pub struct StubHit {
    pub address: u64,
    pub arguments: Vec<u64>,
    pub returns: u64,
    pub writes: Vec<WriteReceipt>,
    pub reads: Vec<WriteReceipt>,
}
#[derive(Serialize)]
pub struct WriteReceipt {
    pub address: u64,
    pub size: usize,
    pub sha256: String,
}
pub type StubResponse = (u64, Vec<(u64, Vec<u8>)>);
pub type StubSnapshot = Vec<(u64, Vec<u8>)>;
#[derive(Serialize)]
pub struct SystemReadObservation {
    pub pc: u64,
    pub name: String,
    pub encoding: u16,
    pub destination: u8,
    pub value: u64,
}
#[derive(Serialize)]
pub struct SystemWriteObservation {
    pub pc: u64,
    pub name: String,
    pub value: u64,
}
#[derive(Default)]
struct Observed {
    failure: Option<String>,
    returned: bool,
    stopped_at: Option<u64>,
    stub: Option<usize>,
    stores: Vec<Store>,
    hits: Vec<StubHit>,
    observations: Vec<RegisterObservation>,
    system_reads: Vec<SystemReadObservation>,
    system_writes: Vec<SystemWriteObservation>,
    pending: Option<SystemReadObservation>,
    /// Single-threaded exclusive monitor: the most recent exclusive load's
    /// (address, byte width). Only one core runs under this harness, so a
    /// single reservation is the entire architectural monitor.
    exclusive: Option<(u64, u8)>,
}
#[derive(Serialize)]
pub struct CheckedResult {
    pub returned: bool,
    pub stopped_at: Option<u64>,
    pub failure: Option<String>,
    pub return_value: Option<u64>,
    pub registers: std::collections::BTreeMap<String, u64>,
    pub initial_registers: std::collections::BTreeMap<String, u64>,
    pub instructions: u64,
    pub virtual_ticks: u64,
    pub stores: Vec<Store>,
    pub stub_hits: Vec<StubHit>,
    pub observations: Vec<RegisterObservation>,
    pub system_read_model_values: Vec<(String, u64)>,
    pub system_read_observations: Vec<SystemReadObservation>,
    pub system_writes: Vec<SystemWriteObservation>,
}
struct Guard {
    cpu: Weak<dyn Cpu>,
    pause: Rc<Cell<bool>>,
    options: CheckedOptions,
    /// Identity-mapped MMIO windows served by the board's interrupt
    /// controller. Transfers into these windows are admitted even though
    /// they are not declared RAM; the board serves them on the MMIO path.
    interrupt_windows: Vec<Span>,
    observed: RefCell<Observed>,
}
fn contains(spans: &[Span], address: u64, size: u64) -> bool {
    address
        .checked_add(size)
        .is_some_and(|end| spans.iter().any(|&(a, b)| a <= address && end <= b))
}
fn overlaps(a: Span, b: Span) -> bool {
    a.0 < b.1 && b.0 < a.1
}
fn validate_ranges(ranges: &[Span], backing: &[Span]) -> Result<(), String> {
    if ranges.len() > 4096
        || ranges
            .iter()
            .any(|&(a, b)| a >= b || !contains(backing, a, b - a))
    {
        return Err("Routine ranges must be nonempty spans in identity-mapped RAM".into());
    }
    Ok(())
}
fn admitted_system_register(name: &str) -> Option<u16> {
    Some(match name {
        "MIDR_EL1" => 0xc000,
        "MPIDR_EL1" => 0xc005,
        "CurrentEL" => 0xc212,
        "SCTLR_EL1" => 0xc080,
        "TCR_EL1" => 0xc102,
        "TTBR0_EL1" => 0xc100,
        "TTBR1_EL1" => 0xc101,
        "MAIR_EL1" => 0xc510,
        "VBAR_EL1" => 0xc600,
        "VBAR_EL2" => 0xe600,
        "VBAR_EL3" => 0xf600,
        "SPSR_EL3" => 0xf200,
        "ELR_EL3" => 0xf201,

        _ => return None,
    })
}
/// Canonical name for an admitted system-register encoding, used by the MSR
/// and MRS paths to resolve the architectural register a word names.
fn system_register_name(encoding: u16) -> Option<&'static str> {
    Some(match encoding {
        0xc000 => "MIDR_EL1",
        0xc005 => "MPIDR_EL1",
        0xc212 => "CurrentEL",
        0xc080 => "SCTLR_EL1",
        0xc102 => "TCR_EL1",
        0xc100 => "TTBR0_EL1",
        0xc101 => "TTBR1_EL1",
        0xc510 => "MAIR_EL1",
        0xc600 => "VBAR_EL1",
        0xe600 => "VBAR_EL2",
        0xf600 => "VBAR_EL3",
        0xf200 => "SPSR_EL3",
        0xf201 => "ELR_EL3",
        _ => return None,
    })
}
fn model_value(cpu: &dyn Cpu, name: &str, encoding: u16) -> Result<u64, String> {
    if name == "CurrentEL" {
        Ok(scalar(cpu, Register::Pstate)? & 0xc)
    } else {
        scalar(
            cpu,
            Register::Arm64System(fujimod_emulator_cpu::arm::SystemRegister::from_encoding(
                encoding,
            )),
        )
    }
}
impl Guard {
    fn pause(&self, cpu: &dyn Cpu) -> Result<(), String> {
        self.pause.set(true);
        cpu.stop_before_instruction()
    }
    fn finish_system_read(&self, cpu: &dyn Cpu) -> Result<(), String> {
        let pending = self.observed.borrow_mut().pending.take();
        if let Some(read) = pending {
            if scalar(cpu, Register::Pc)? != read.pc.wrapping_add(4) {
                return Err(format!(
                    "MRS did not complete at {:#x}; PC {:#x}",
                    read.pc,
                    scalar(cpu, Register::Pc)?
                ));
            }
            let value = model_value(cpu, &read.name, read.encoding)?;
            if value != read.value
                || (read.destination != 31 && scalar(cpu, Register::X(read.destination))? != value)
            {
                return Err(format!(
                    "System register model value changed during MRS at {:#x}",
                    read.pc
                ));
            }
            self.observed.borrow_mut().system_reads.push(read);
        }
        Ok(())
    }
    /// Emulate one base A64 exclusive access (LDXR/LDAXR/STXR/STLXR) with a
    /// single-threaded monitor. This harness runs exactly one core, so one
    /// (address, width) reservation is the whole architectural monitor; there
    /// is no cross-core or multi-threaded interleaving to model. Register-pair
    /// exclusives are refused because their two-register width does not fit
    /// the simple reservation this guard guarantees.
    fn exclusive_access(
        &self,
        cpu: &dyn Cpu,
        pc: u64,
        exclusive: arm64::Exclusive,
    ) -> Result<(), String> {
        if exclusive.pair {
            return Err(format!(
                "Unsupported memory instruction at {pc:#x}: register-pair exclusive"
            ));
        }
        let address = scalar(
            cpu,
            if exclusive.base == 31 {
                Register::Sp
            } else {
                Register::X(exclusive.base)
            },
        )?;
        let width = u64::from(exclusive.bytes);
        if address % width != 0 {
            return Err(format!(
                "unaligned exclusive access at {address:#x} width {width} (pc {pc:#x})"
            ));
        }
        if exclusive.load {
            if !contains(&self.options.readable, address, width) {
                return Err(format!(
                    "read outside declared range at {address:#x} width {width} (pc {pc:#x})"
                ));
            }
            let mut bytes = vec![0u8; width as usize];
            cpu.read_memory(address, &mut bytes)?;
            let mut value = [0u8; 8];
            value[..width as usize].copy_from_slice(&bytes);
            // A load into the zero register discards the value.
            if exclusive.first != 31 {
                cpu.write_register(Register::X(exclusive.first), &value)?;
            }
            self.observed.borrow_mut().exclusive = Some((address, exclusive.bytes));
        } else {
            if !contains(&self.options.writable, address, width) {
                return Err(format!(
                    "store outside declared range at {address:#x} width {width} (pc {pc:#x})"
                ));
            }
            // The stored value register is read as zero when it is the zero
            // register, which is the ordinary release-to-zero idiom.
            let value = if exclusive.first == 31 {
                0
            } else {
                scalar(cpu, Register::X(exclusive.first))?
            };
            let matches = self.observed.borrow().exclusive == Some((address, exclusive.bytes));
            let status: u64 = if matches {
                if self.observed.borrow().stores.len() + 1 > self.options.store_limit {
                    return Err("Store limit reached before instruction".into());
                }
                let bytes = value.to_le_bytes();
                cpu.write_memory(address, &bytes[..width as usize])?;
                let mask = u64::MAX >> (64 - u32::from(exclusive.bytes) * 8);
                self.observed.borrow_mut().stores.push(Store {
                    pc,
                    address,
                    size: width as u32,
                    value: value & mask,
                });
                0
            } else {
                1
            };
            // A matching store clears the monitor after writing; a failed
            // store performs no write and clears it too.
            self.observed.borrow_mut().exclusive = None;
            if exclusive.status != 31 {
                cpu.write_register(Register::X(exclusive.status), &status.to_le_bytes())?;
            }
        }
        cpu.write_register(Register::Pc, &pc.wrapping_add(4).to_le_bytes())?;
        self.pause(cpu)
    }
    fn instruction(&self, pc: u64, size: u32) -> Result<(), String> {
        let cpu = self.cpu.upgrade().ok_or("Routine CPU disappeared")?;
        self.finish_system_read(&*cpu)?;
        if self.options.stop_addresses.contains(&pc) {
            self.observed.borrow_mut().stopped_at = Some(pc);
            return self.pause(&*cpu);
        }
        if pc == self.options.return_address {
            self.observed.borrow_mut().returned = true;
            return self.pause(&*cpu);
        }
        if pc & 3 != 0 || size != 4 || !contains(&self.options.executable, pc, 4) {
            return Err(format!(
                "Instruction fetch outside declared code range at {pc:#x}"
            ));
        }
        if self.options.observe_addresses.contains(&pc) {
            if self.observed.borrow().observations.len() >= self.options.observer_limit {
                return Err("Observer limit reached before instruction".into());
            }
            let registers = cpu_registers(&*cpu)?;
            self.observed
                .borrow_mut()
                .observations
                .push(RegisterObservation { pc, registers });
        }
        if let Some(index) = self.options.stubs.iter().position(|s| s.address == pc) {
            self.observed.borrow_mut().stub = Some(index);
            return self.pause(&*cpu);
        }
        let mut bytes = [0; 4];
        cpu.read_memory(pc, &mut bytes)?;
        let word = u32::from_le_bytes(bytes);
        // ERET switches the exception level; only an EL3 entry may execute it.
        if word == 0xd69f_03e0 {
            if self.options.entry_level != Some(EntryLevel::El3) {
                return Err("EL3 eret requires an EL3 entry level".into());
            }
            let spsr = scalar(
                &*cpu,
                Register::Arm64System(fujimod_emulator_cpu::arm::SystemRegister::from_encoding(
                    0xf200,
                )),
            )?;
            if spsr & 0x10 != 0 || !matches!(spsr & 0xf, 0b0000 | 0b0100 | 0b0101) {
                return Err("eret refuses a non-AArch64 SPSR_EL3 mode".into());
            }
            let elr = scalar(
                &*cpu,
                Register::Arm64System(fujimod_emulator_cpu::arm::SystemRegister::from_encoding(
                    0xf201,
                )),
            )?;
            if !contains(&self.options.executable, elr, 4) {
                return Err(format!(
                    "eret target outside declared code range at {elr:#x}"
                ));
            }
            return Ok(());
        }
        // DSB SY, DMB ISH and ISB are ordering points in this single-core,
        // bus-free routine: admitted RAM stores complete before the next
        // instruction, and an instruction barrier needs no pipeline model.
        // They share the MSR system-instruction top bits, so they must be
        // admitted before the MSR/MRS class checks below.
        if matches!(word, 0xd503_201f | 0xd503_3f9f | 0xd503_3bbf | 0xd503_3fdf) {
            return Ok(());
        }
        // MSR (immediate) with Rt=31 writes one PSTATE field: SPSel, DAIFSet,
        // DAIFClr, UAO, PAN, SSBS, DIT and TCO all share this encoding and
        // name no architectural system register, so the CPU model owns the
        // whole effect. CRn=4 with Rt=31 separates the class from the hint,
        // barrier and system-operation forms sharing the same top bits, and
        // the register-form MRS/MSR classes differ in bit 20 (0xd52/0xd51),
        // so this admission cannot reach them.
        if word & 0xfff0_f01f == 0xd500_401f {
            return Ok(());
        }
        // Exact MRS class: all other system instructions retain the default refusal.
        if word & 0xffe0_0000 == 0xd520_0000 {
            let encoding = ((word >> 5) & 0xffff) as u16;
            let name = system_register_name(encoding).ok_or_else(|| {
                format!("Unsupported instruction {word:#010x} at {pc:#x}: undeclared MRS")
            })?;
            if self.options.entry_level == Some(EntryLevel::El1)
                && matches!(encoding, 0xf200 | 0xf201 | 0xf600 | 0xe600)
            {
                return Err(format!(
                    "EL3 system register {name} requires an EL3 entry level"
                ));
            }
            let declared = self
                .options
                .system_reads
                .iter()
                .find(|(name, _)| admitted_system_register(name) == Some(encoding));
            if declared.is_none()
                && !self
                    .options
                    .system_registers
                    .iter()
                    .any(|n| n.eq_ignore_ascii_case(name))
            {
                return Err(format!(
                    "Unsupported instruction {word:#010x} at {pc:#x}: undeclared MRS"
                ));
            }
            let value = model_value(&*cpu, name, encoding)?;
            if let Some((_, expected)) = declared {
                if value != *expected {
                    return Err(format!(
                        "System register model value changed before MRS at {pc:#x}"
                    ));
                }
            }
            self.observed.borrow_mut().pending = Some(SystemReadObservation {
                pc,
                name: name.to_string(),
                encoding,
                destination: (word & 31) as u8,
                value,
            });
            return Ok(());
        }
        // Exact MSR class: a declared system-register write is serviced by the
        // guard, so the CPU never executes the instruction. Bit 20 (the load
        // bit) is part of the class mask: it distinguishes MSR register from
        // the barrier/hint family that shares the top system-instruction bits.
        if word & 0xfff0_0000 == 0xd510_0000 {
            let encoding = ((word >> 5) & 0xffff) as u16;
            let name = system_register_name(encoding).ok_or_else(|| {
                format!("Unsupported instruction {word:#010x} at {pc:#x}: undeclared MSR")
            })?;
            if self.options.entry_level == Some(EntryLevel::El1)
                && matches!(encoding, 0xf200 | 0xf201 | 0xf600 | 0xe600)
            {
                return Err(format!(
                    "EL3 system register {name} requires an EL3 entry level"
                ));
            }
            if !self
                .options
                .system_registers
                .iter()
                .any(|n| n.eq_ignore_ascii_case(name))
            {
                return Err(format!(
                    "Unsupported instruction {word:#010x} at {pc:#x}: undeclared MSR"
                ));
            }
            let value = if word & 31 == 31 {
                0
            } else {
                scalar(&*cpu, Register::X((word & 31) as u8))?
            };
            cpu.write_register(
                Register::Arm64System(fujimod_emulator_cpu::arm::SystemRegister::from_encoding(
                    encoding,
                )),
                &value.to_le_bytes(),
            )?;
            self.observed
                .borrow_mut()
                .system_writes
                .push(SystemWriteObservation {
                    pc,
                    name: name.to_string(),
                    value,
                });
            cpu.write_register(Register::Pc, &pc.wrapping_add(4).to_le_bytes())?;
            return self.pause(&*cpu);
        }
        if word & 0x0a00_0000 == 0x0800_0000 {
            // Exclusives are emulated by this guard with a single-threaded
            // monitor; the CPU never executes them. Pair forms stay refused.
            if let Some(exclusive) = arm64::decode_exclusive(word)
                .map_err(|error| format!("Unsupported memory instruction at {pc:#x}: {error}"))?
            {
                return self.exclusive_access(&*cpu, pc, exclusive);
            }
            let decoded = arm64::decode_load_store(word, pc, |r| {
                scalar(
                    &*cpu,
                    if r == 31 {
                        Register::Sp
                    } else {
                        Register::X(r)
                    },
                )
            })
            .map_err(|e| format!("Unsupported memory instruction at {pc:#x}: {e}"))?;
            // Validate every member of a pair and the whole SIMD width before
            // admitting the instruction. Padding in mapped pages is not RAM input.
            let mut records = 0;
            for transfer in &decoded.transfers {
                let address = transfer.address;
                let width = u64::from(transfer.size);
                if !contains(&self.interrupt_windows, address, width) {
                    let allowed = if decoded.load {
                        &self.options.readable
                    } else {
                        &self.options.writable
                    };
                    if !contains(allowed, address, width) {
                        return Err(format!(
                            "{} outside declared range at {address:#x} width {width} (pc {pc:#x})",
                            if decoded.load { "read" } else { "store" }
                        ));
                    }
                }
                if !decoded.load {
                    records += width.div_ceil(8) as usize;
                }
            }
            if self.observed.borrow().stores.len() + records > self.options.store_limit {
                return Err("Store limit reached before instruction".into());
            }
            return Ok(());
        }
        // Admit integer arithmetic, ordinary branches and selected register-only
        // scalar FP operations. Memory, system, trap, wait, authenticated branch
        // and other FP/SIMD families remain refused.
        let integer = word & 0x1f00_0000 == 0x1000_0000 // ADR/ADRP
            || matches!(word & 0x1f80_0000,
                0x1100_0000 | 0x1200_0000 | 0x1280_0000 | 0x1300_0000 | 0x1380_0000)
            || matches!(word & 0x1f00_0000,0x0a00_0000 | 0x0b00_0000 | 0x1b00_0000)
            || word & 0x1fe0_fc00 == 0x1a00_0000 // ADC/SBC
            || matches!(word & 0x1fe0_0000,0x1a40_0000 | 0x1a80_0000) // CCMP/CSEL
            || (word & 0x7fff_0000 == 0x5ac0_0000 && (word>>10)&63 <= 5) // RBIT/REV/CLZ/CLS
            || (word & 0x7fe0_0000 == 0x1ac0_0000
                && matches!((word>>10)&63,2|3|8..=11|16..=23)); // DIV/shifts/CRC
        // Pointer authentication and newer system-dependent operations that
        // share data-processing major groups are not generic integer ALU ops.
        let branch = word & 0x7c00_0000 == 0x1400_0000
            || word & 0xff00_0010 == 0x5400_0000
            || word & 0x7e00_0000 == 0x3400_0000
            || word & 0x7e00_0000 == 0x3600_0000
            || matches!(word & 0xffff_fc1f, 0xd61f_0000 | 0xd63f_0000 | 0xd65f_0000);
        let scalar_fmov_immediate = word & 0xff20_1fe0 == 0x1e20_1000 && (word >> 22) & 3 <= 1; // S/D forms; half and reserved forms refuse.
        let scalar_fmov_register_transfer = matches!(
            word & 0xffff_fc00,
            0x1e26_0000 | 0x1e27_0000 | 0x9e66_0000 | 0x9e67_0000
        ); // FMOV W/S and X/D bit transfers; other SIMD register moves refuse.
        let scalar_ucvtf = matches!(word & 0xffff_fc00, 0x1e23_0000 | 0x7e21_d800); // UCVTF S,W and S,S; other conversion widths refuse.
        let scalar_fp_math = ((word & 0xff20_fc00 == 0x1e20_0800 // FMUL S/D.
            || word & 0xff20_0c00 == 0x1e20_0c00 // FCSEL S/D.
            || word & 0xff20_fc1f == 0x1e20_2000) // FCMP S/D.
            && (word >> 22) & 3 <= 1)
            || word & 0xdfff_fc00 == 0x5ea1_b800; // FCVTZS/U scalar S to S.
        // DSB SY, DMB ISH and ISB are admitted above as ordering points.
        if integer
            || branch
            || scalar_fmov_immediate
            || scalar_fmov_register_transfer
            || scalar_ucvtf
            || scalar_fp_math
        {
            return Ok(());
        }
        Err(format!("Unsupported instruction {word:#010x} at {pc:#x}"))
    }
    fn fail(&self, message: String) {
        self.observed.borrow_mut().failure.get_or_insert(message);
        if let Some(cpu) = self.cpu.upgrade() {
            let _ = self.pause(&*cpu);
        }
    }
}
unsafe fn instruction(pc: u64, size: u32, data: *mut c_void) {
    let guard = unsafe { &*data.cast::<Guard>() };
    if let Err(error) = guard.instruction(pc, size) {
        guard.fail(error)
    }
}
unsafe fn store(_: Access, address: u64, size: i32, value: i64, data: *mut c_void) {
    let guard = unsafe { &*data.cast::<Guard>() };
    if let Some(cpu) = guard.cpu.upgrade() {
        let width = size as u32;
        // Native scalar callbacks report wide SIMD stores in 8-byte pieces.
        if !(1..=8).contains(&width) {
            guard.fail("Unsupported native store observation width".into());
            return;
        }
        let pc = scalar(&*cpu, Register::Pc).unwrap_or(0);
        let mut observed = guard.observed.borrow_mut();
        // Any non-exclusive store to the reserved range clears the monitor.
        if let Some((reserved, bytes)) = observed.exclusive {
            let reserved_end = reserved.saturating_add(u64::from(bytes));
            let store_end = address.saturating_add(u64::from(width));
            if address < reserved_end && reserved < store_end {
                observed.exclusive = None;
            }
        }
        observed.stores.push(Store {
            pc,
            address,
            size: width,
            value: value as u64 & (u64::MAX >> (64 - width * 8)),
        });
    }
}
fn registers(board: &Board) -> Result<std::collections::BTreeMap<String, u64>, String> {
    cpu_registers(board.cpu(0)?)
}
fn cpu_registers(cpu: &dyn Cpu) -> Result<std::collections::BTreeMap<String, u64>, String> {
    (0..31)
        .map(|r| (format!("x{r}"), Register::X(r)))
        .chain([
            ("sp".into(), Register::Sp),
            ("pc".into(), Register::Pc),
            ("pstate".into(), Register::Pstate),
        ])
        .map(|(name, r)| Ok((name, scalar(cpu, r)?)))
        .collect()
}
/// Run a device-free, identity-mapped, MMU-off caller with strict guards.
/// This API models no architectural handoff, cache or hardware behavior.
pub fn checked_call(board: &mut Board, options: CheckedOptions) -> Result<CheckedResult, String> {
    checked_call_with(board, options, |_, _| {
        Err("Dynamic stub requires an explicit callback".into())
    })
}
pub fn checked_call_with(
    board: &mut Board,
    options: CheckedOptions,
    mut callback: impl FnMut(&StubHit, &StubSnapshot) -> Result<StubResponse, String>,
) -> Result<CheckedResult, String> {
    let entry_level = match options.entry_level {
        Some(level) => level,
        None => return Err("Missing entry exception level".into()),
    };
    if entry_level == EntryLevel::El2 {
        return Err(format!(
            "Unsupported entry exception level {} (reserved)",
            entry_level.level()
        ));
    }
    let pstate = match options.pstate {
        None => entry_level.pstate(),
        Some(value) if value & 0xf == entry_level.m4() => value,
        Some(_) => return Err("PSTATE exception level contradicts declared entry level".into()),
    };
    if !board.state.borrow().bus.is_empty()
        || board.cpus.len() != 1
        || board.cpu(0)?.model() != Model::ArmV8A
        || board.execution_policy() != fujimod_emulator_cpu::ExecutionPolicy::Exact
    {
        return Err("Checked AArch64 routines require one exact ArmV8A core".into());
    }
    let backing = board
        .mappings()
        .iter()
        .filter(|m| m.core == 0 && m.address == m.physical && m.permissions == 7)
        .map(|m| (m.address, m.address + m.size as u64))
        .collect::<Vec<_>>();
    for ranges in [&options.executable, &options.readable, &options.writable] {
        validate_ranges(ranges, &backing)?
    }
    if !contains(&options.executable, options.entry, 4) {
        return Err("Initial entry must lie within declared executable code".into());
    }
    let sentinel = (
        options.return_address,
        options
            .return_address
            .checked_add(4)
            .ok_or("Return address overflow")?,
    );
    if options.stack_pointer & 15 != 0
        || options.stack.0 >= options.stack.1
        || !contains(&[options.stack], options.stack_pointer, 1)
        || !contains(
            &options.writable,
            options.stack.0,
            options.stack.1 - options.stack.0,
        )
        || !contains(&backing, options.return_address, 4)
        || options.executable.is_empty()
        || options.executable.iter().any(|&s| overlaps(s, sentinel))
        || options
            .writable
            .iter()
            .any(|&w| overlaps(w, sentinel) || options.executable.iter().any(|&x| overlaps(w, x)))
        || options.store_limit == 0
        || options.store_limit > 1 << 20
        || options.stubs.len() > 4096
        || options.observe_addresses.len() > 4096
        || options
            .observe_addresses
            .iter()
            .any(|a| a & 3 != 0 || !contains(&backing, *a, 4))
        || options.observer_limit == 0
        || options.observer_limit > 1 << 20
        || options
            .stubs
            .iter()
            .any(|s| s.address & 3 != 0 || !contains(&options.executable, s.address, 4))
        || options.registers.iter().any(|&(r, _)| r > 30)
    {
        return Err(
            "Invalid checked AArch64 stack (16-byte alignment), sentinel or guard ranges".into(),
        );
    }
    let call = Options {
        core: 0,
        entry: options.entry,
        arguments: options.arguments.clone(),
        return_address: options.return_address,
        stack_pointer: Some(options.stack_pointer),
        pstate: Some(pstate),
        max_instructions: options.max_instructions,
        quantum: options.quantum,
    };
    super::validate(&call)?;
    for (name, value) in &options.fragment_exit {
        if !(name == "sp" || (19..30).any(|n| *name == format!("x{n}")))
            || (name == "sp" && (value & 15 != 0 || !contains(&[options.stack], *value, 1)))
        {
            return Err("Fragment exit must name x19..x29 or an aligned SP in the stack".into());
        }
    }
    if options.stubs.iter().any(|s| {
        s.reads.len() > 32
            || s.reads.iter().any(|(arg, n)| {
                *arg > 7
                    || match n {
                        ReadSize::Fixed(n) => *n == 0 || *n > 1 << 20,
                        ReadSize::Argument { argument } => *argument > 7,
                        ReadSize::Indirect { indirect, size } => {
                            *indirect > 1 << 20 || *size == 0 || *size > 1 << 20
                        }
                    }
            })
    }) {
        return Err("Invalid stub read snapshot bounds".into());
    }
    // Translation changes are never allowed through the routine instruction policy.
    let sctlr = board.read_register(
        0,
        Register::Arm64System(arm64::system_register("SCTLR_EL1")?),
    )?;
    if sctlr & 1 != 0 {
        return Err("Checked AArch64 routine requires MMU disabled".into());
    }
    if options.stop_addresses.len() > 4096
        || options
            .stop_addresses
            .iter()
            .any(|address| address & 3 != 0 || !contains(&backing, *address, 4))
    {
        return Err("Invalid explicit routine stop addresses".into());
    }
    if options.system_reads.len() > 9 {
        return Err("Too many declared system reads".into());
    }
    let mut names = std::collections::BTreeSet::new();
    for (name, _) in &options.system_reads {
        if admitted_system_register(name).is_none() || !names.insert(name) {
            return Err(format!("Unsupported or duplicate system register {name}"));
        }
    }
    initialize(board, &call)?;
    for (name, expected) in &options.system_reads {
        let actual = model_value(board.cpu(0)?, name, admitted_system_register(name).unwrap())?;
        if actual != *expected {
            return Err(format!(
                "System register {name} model value {actual:#x} differs from expected {expected:#x}"
            ));
        }
    }
    for index in 0..32 {
        board.cpu(0)?.write_register(Register::V(index), &[0; 16])?
    }
    board.write_register(0, Register::Fpcr, 0)?;
    board.write_register(0, Register::Fpsr, 0)?;
    for &(r, value) in &options.registers {
        board.write_register(0, Register::X(r), value)?
    }
    let initial = registers(board)?;
    let start = board.instruction_counts()[0];
    let tick = board.now();
    let mut guard = Box::new(Guard {
        cpu: Rc::downgrade(&board.cpus[0]),
        pause: board.host_pause.clone(),
        options,
        interrupt_windows: board.interrupt_windows(),
        observed: RefCell::new(Observed::default()),
    });
    let data = (&*guard as *const Guard).cast_mut().cast();
    let cpu = board.cpus[0].clone();
    let code_hook = unsafe {
        cpu.install_hook(Hook::Instruction {
            callback: instruction,
            data,
            range: HookRange::All,
        })?
    };
    let write_hook = match unsafe {
        cpu.install_hook(Hook::Memory {
            callback: store,
            data,
            read: false,
            write: true,
            range: HookRange::All,
        })
    } {
        Ok(hook) => hook,
        Err(error) => {
            cpu.remove_hook(code_hook)?;
            return Err(error);
        }
    };
    board.harness_interrupt_delivery(0, false);
    let execution = (|| -> Result<(), String> {
        loop {
            if guard.observed.borrow().failure.is_some()
                || guard.observed.borrow().returned
                || guard.observed.borrow().stopped_at.is_some()
            {
                break;
            }
            let stub = guard.observed.borrow_mut().stub.take();
            if let Some(index) = stub {
                let stub = &guard.options.stubs[index];
                if guard.observed.borrow().hits.len() >= guard.options.max_instructions as usize {
                    return Err("Callee substitution limit reached".into());
                }
                let arguments = (0..8)
                    .map(|r| board.read_register(0, Register::X(r)))
                    .collect::<Result<_, _>>()?;
                let mut hit = StubHit {
                    address: stub.address,
                    returns: stub.returns,
                    arguments,
                    writes: vec![],
                    reads: vec![],
                };
                if stub.dynamic {
                    let mut snapshots = vec![];
                    for (argument, length) in &stub.reads {
                        let mut address = hit.arguments[*argument as usize];
                        let size = match length {
                            ReadSize::Fixed(n) => *n,
                            ReadSize::Argument { argument } => hit.arguments[*argument as usize],
                            ReadSize::Indirect { indirect, size } => {
                                let location = address
                                    .checked_add(*indirect)
                                    .ok_or("Stub indirect pointer overflow")?;
                                if !contains(&guard.options.readable, location, 8) {
                                    return Err(
                                        "Stub indirect pointer outside readable range".into()
                                    );
                                }
                                let mut pointer = [0; 8];
                                board.read_memory(0, location, &mut pointer)?;
                                address = u64::from_le_bytes(pointer);
                                snapshots.push((location, pointer.to_vec()));
                                *size
                            }
                        };
                        if size == 0 || size > 1 << 20 {
                            return Err("Stub snapshot size exceeds its bound".into());
                        }
                        if !contains(&guard.options.readable, address, size) {
                            return Err("Stub read outside declared readable range".into());
                        }
                        let mut bytes = vec![0; size as usize];
                        board.read_memory(0, address, &mut bytes)?;
                        snapshots.push((address, bytes));
                    }
                    use sha2::{Digest, Sha256};
                    hit.reads = snapshots
                        .iter()
                        .map(|(address, bytes)| WriteReceipt {
                            address: *address,
                            size: bytes.len(),
                            sha256: format!("{:x}", Sha256::digest(bytes)),
                        })
                        .collect();
                    let (returns, writes) = callback(&hit, &snapshots)?;
                    if writes.len() > 4096
                        || writes.iter().any(|(a, b)| {
                            b.is_empty()
                                || b.len() > 1 << 20
                                || !contains(&guard.options.writable, *a, b.len() as u64)
                        })
                    {
                        return Err(
                            "Stub write outside declared writable ranges or intervention bound"
                                .into(),
                        );
                    }
                    // Validate the entire effect set before applying any write.
                    for (address, bytes) in writes {
                        use sha2::{Digest, Sha256};
                        board.write_memory(0, address, &bytes)?;
                        hit.writes.push(WriteReceipt {
                            address,
                            size: bytes.len(),
                            sha256: format!("{:x}", Sha256::digest(&bytes)),
                        });
                    }
                    hit.returns = returns;
                }
                board.write_register(0, Register::X(0), hit.returns)?;
                guard.observed.borrow_mut().hits.push(hit);
                board.write_register(0, Register::Pc, board.read_register(0, Register::X(30))?)?;
            }
            if board.read_register(0, Register::Pc)? == guard.options.return_address {
                guard.observed.borrow_mut().returned = true;
                break;
            }
            let used = board.instruction_counts()[0] - start;
            if used >= guard.options.max_instructions {
                return Err("Instruction limit reached".into());
            }
            board.run_for_instructions(
                guard.options.max_instructions - used,
                guard.options.quantum,
            )?;
        }
        Ok(())
    })();
    if guard.observed.borrow().pending.is_some() {
        if let Err(error) = guard.finish_system_read(&*cpu) {
            guard.observed.borrow_mut().failure.get_or_insert(error);
        }
    }
    let cleanup_code = cpu.remove_hook(code_hook);
    let cleanup_write = cpu.remove_hook(write_hook);
    board.harness_interrupt_delivery(0, true);
    cleanup_code?;
    cleanup_write?;
    if let Err(error) = execution {
        guard.observed.borrow_mut().failure.get_or_insert(error);
    }
    let final_registers = registers(board)?;
    let observed = guard.observed.get_mut();
    if observed.returned
        || (observed.stopped_at.is_some() && !guard.options.fragment_exit.is_empty())
    {
        for name in (19..30).map(|r| format!("x{r}")).chain(["sp".into()]) {
            if final_registers[&name]
                != guard
                    .options
                    .fragment_exit
                    .get(&name)
                    .copied()
                    .unwrap_or(initial[&name])
            {
                observed
                    .failure
                    .get_or_insert(format!("Callee-save violation: {name}"));
            }
        }
    }
    let returned = observed.returned && observed.failure.is_none();
    Ok(CheckedResult {
        returned,
        stopped_at: observed.stopped_at,
        failure: observed.failure.take(),
        return_value: returned.then_some(final_registers["x0"]),
        registers: final_registers,
        initial_registers: initial,
        instructions: board.instruction_counts()[0] - start,
        virtual_ticks: board.now() - tick,
        stores: std::mem::take(&mut observed.stores),
        stub_hits: std::mem::take(&mut observed.hits),
        observations: std::mem::take(&mut observed.observations),
        system_read_model_values: guard.options.system_reads.clone(),
        system_read_observations: std::mem::take(&mut observed.system_reads),
        system_writes: std::mem::take(&mut observed.system_writes),
    })
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::board::{
        InterruptMap,
        bus::{Bus, Mode},
        factory,
    };
    use serde_json::json;
    fn board(words: &[u32]) -> Board {
        let graph:factory::Graph=serde_json::from_value(json!({
            "processors":[{"model":"armv8a","registers":[],"released":true,"mprofile":null,"rprofile":null}],
            "ram":[{"base":0,"size":65536}],
            "mappings":[{"core":0,"address":0,"physical":0,"size":65536,"permissions":7}],
            "dma_mappings":[],"decoders":[],"peripherals":[],"instructions_per_tick":[1,1]
        })).unwrap();
        let b = graph
            .build(
                factory::Options::new(factory::Engine::Unicorn)
                    .with_translation_cache_size_bytes(1 << 20),
                Bus::new(Mode::Strict),
                None,
            )
            .unwrap();
        b.write_memory(
            0,
            0x1000,
            &words
                .iter()
                .flat_map(|w| w.to_le_bytes())
                .collect::<Vec<_>>(),
        )
        .unwrap();
        b
    }
    fn options() -> CheckedOptions {
        serde_json::from_value(
            json!({"entry":4096,"entry_level":"el1","arguments":[],"return_address":45056,
            "stack_pointer":36864,"stack":[32768,40960],"max_instructions":20,"quantum":10,
            "executable":[[4096,4112]],"readable":[[4096,4112],[16384,16400],[32768,40960]],
            "writable":[[16384,16392],[32768,40960]],"store_limit":20,"stubs":[],"registers":[]}),
        )
        .unwrap()
    }
    fn sysreg(encoding: u16) -> Register {
        Register::Arm64System(fujimod_emulator_cpu::arm::SystemRegister::from_encoding(
            encoding,
        ))
    }
    #[test]
    fn gic_distributor_transfer_is_admitted_and_served() {
        // MOVZ X1,#0xfa00,LSL#16; MOV W0,#1; STR W0,[X1]; LDR W2,[X1];
        // MOV X0,X2; RET. The distributor's control register (offset 0)
        // is outside every declared RAM span, so the routine only completes
        // when the interrupt windows are admitted and the board serves them;
        // GICD_CTLR reads back 0x51 after writing 1 (group enable).
        let graph: factory::Graph = serde_json::from_value(json!({
            "processors":[{"model":"armv8a","registers":[],"released":true,"mprofile":null,"rprofile":null}],
            "ram":[{"base":0,"size":65536}],
            "mappings":[{"core":0,"address":0,"physical":0,"size":65536,"permissions":7}],
            "dma_mappings":[],"decoders":[],"peripherals":[],"instructions_per_tick":[1,1]
        })).unwrap();
        let interrupts = InterruptMap::gic_v3(0xfa00_0000, 0xfa08_0000, 0x20000, 1, 512).unwrap();
        let mut b = graph
            .build(
                factory::Options::new(factory::Engine::Unicorn)
                    .with_translation_cache_size_bytes(1 << 20),
                Bus::new(Mode::Strict),
                Some(interrupts),
            )
            .unwrap();
        b.write_memory(
            0,
            0x1000,
            &[0xd2bf4001u32, 0x52800020, 0xb9000020, 0xb9400022, 0xaa0203e0, 0xd65f03c0]
                .into_iter()
                .flat_map(u32::to_le_bytes)
                .collect::<Vec<_>>(),
        )
        .unwrap();
        let o: CheckedOptions = serde_json::from_value(json!({
            "entry":4096,"entry_level":"el1","arguments":[],"return_address":45056,
            "stack_pointer":36864,"stack":[32768,40960],"max_instructions":20,"quantum":10,
            "executable":[[4096,4120]],"readable":[[4096,4120],[16384,16400],[32768,40960]],
            "writable":[[16384,16392],[32768,40960]],"store_limit":20,"stubs":[],"registers":[]
        })).unwrap();
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.return_value, Some(0x51));
    }
    #[test]
    fn el1_declaration_without_pstate_runs_to_completion() {
        let mut b = board(&[0xd65f03c0]);
        let o = options();
        assert_eq!(o.entry_level, Some(EntryLevel::El1));
        assert!(o.pstate.is_none());
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
    }
    #[test]
    fn explicit_el1_pstate_matching_declared_level_is_accepted() {
        let mut b = board(&[0xd65f03c0]);
        let mut o = options();
        o.pstate = Some(0x3c5);
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
    }
    #[test]
    fn el1_pstate_contradicting_declared_level_refuses_before_execution() {
        let mut b = board(&[0xd65f03c0]);
        let mut o = options();
        o.pstate = Some(0x3cd);
        let error = checked_call(&mut b, o)
            .err()
            .expect("contradicting pstate accepted");
        assert_eq!(
            error,
            "PSTATE exception level contradicts declared entry level"
        );
        assert_eq!(b.instruction_counts()[0], 0);
    }
    #[test]
    fn reserved_entry_levels_refuse_before_execution() {
        let mut b = board(&[0xd65f03c0]);
        let mut o = options();
        o.entry_level = Some(EntryLevel::El2);
        let error = checked_call(&mut b, o)
            .err()
            .expect("reserved level accepted");
        assert_eq!(error, "Unsupported entry exception level 2 (reserved)");
        assert_eq!(b.instruction_counts()[0], 0);
    }
    #[test]
    fn missing_entry_level_refuses_before_execution() {
        let mut b = board(&[0xd65f03c0]);
        let mut o = options();
        o.entry_level = None;
        let error = checked_call(&mut b, o)
            .err()
            .expect("missing level accepted");
        assert_eq!(error, "Missing entry exception level");
        assert_eq!(b.instruction_counts()[0], 0);
    }
    #[test]
    fn initial_entry_requires_four_admitted_executable_bytes() {
        for entry in [0xb000, 0x1010, 0x100c] {
            let mut b = board(&[0xd65f03c0]);
            let mut o = options();
            o.entry = entry;
            o.executable = vec![(0x1000, 0x100e)];
            let error = checked_call(&mut b, o)
                .err()
                .expect("invalid initial entry accepted");
            assert!(error.contains("Initial entry") && error.contains("executable"));
            assert_eq!(b.instruction_counts()[0], 0);
        }
    }
    #[test]
    fn return_preserves_full_width_arguments() {
        let mut b = board(&[0x8b010000, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![0x1_0000_0001, 0x2_0000_0002];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned);
        assert_eq!(r.return_value, Some(0x3_0000_0003));
        assert_eq!(r.instructions, 2);
    }
    #[test]
    fn dsb_sy_retires_between_checked_store_and_load() {
        // STR X0,[X1]; DSB SY; LDR X2,[X1]; RET.
        let mut b = board(&[0xf9000020, 0xd5033f9f, 0xf9400022, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![0x1234_5678_9abc_def0, 0x4000];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.instructions, 4);
        assert_eq!(r.registers["x2"], 0x1234_5678_9abc_def0);
        assert_eq!(r.stores.len(), 1);
        assert_eq!((r.stores[0].pc, r.stores[0].address), (0x1000, 0x4000));
        let mut bytes = [0; 8];
        b.read_memory(0, 0x4000, &mut bytes).unwrap();
        assert_eq!(bytes, 0x1234_5678_9abc_def0u64.to_le_bytes());
    }
    #[test]
    fn dmb_ish_retires_between_checked_store_and_load() {
        // STR X0,[X1]; DMB ISH; LDR X2,[X1]; RET.
        let mut b = board(&[0xf9000020, 0xd5033bbf, 0xf9400022, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![0x1234_5678_9abc_def0, 0x4000];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.instructions, 4);
        assert_eq!(r.registers["x2"], 0x1234_5678_9abc_def0);
        assert_eq!(r.stores.len(), 1);
        assert_eq!((r.stores[0].pc, r.stores[0].address), (0x1000, 0x4000));
    }
    #[test]
    fn scalar_fmov_immediate_retires_without_admitting_fadd() {
        for (word, expected) in [
            (0x1e2e_1008, 0x3f80_0000u64),        // FMOV S8,#1.0.
            (0x1e6e_1008, 0x3ff0_0000_0000_0000), // FMOV D8,#1.0.
        ] {
            let mut b = board(&[word, 0xd65f_03c0]);
            let r = checked_call(&mut b, options()).unwrap();
            assert!(r.returned, "{word:#x}: {:?}", r.failure);
            let mut vector = [0; 16];
            b.cpu(0)
                .unwrap()
                .read_register(Register::V(8), &mut vector)
                .unwrap();
            assert_eq!(
                u64::from_le_bytes(vector[..8].try_into().unwrap()),
                expected
            );
        }
        let mut b = board(&[0x1e20_2800, 0xd65f_03c0]); // FADD S0,S0,S0.
        let r = checked_call(&mut b, options()).unwrap();
        assert_eq!(r.instructions, 0);
        assert!(r.failure.unwrap().contains("Unsupported instruction"));
    }
    #[test]
    fn scalar_fmov_register_transfer_round_trips_integer_bits() {
        for (to_fp, from_fp, input, expected) in [
            (
                0x1e27_0008, // FMOV S8,W0.
                0x1e26_0101, // FMOV W1,S8.
                0x1234_5678_90ab_cdefu64,
                0x90ab_cdefu64,
            ),
            (
                0x9e67_0008, // FMOV D8,X0.
                0x9e66_0101, // FMOV X1,D8.
                0x1234_5678_90ab_cdefu64,
                0x1234_5678_90ab_cdefu64,
            ),
        ] {
            let mut b = board(&[to_fp, from_fp, 0xd65f_03c0]);
            let mut o = options();
            o.arguments = vec![input];
            let r = checked_call(&mut b, o).unwrap();
            assert!(r.returned, "{to_fp:#x}: {:?}", r.failure);
            assert_eq!(r.instructions, 3);
            assert_eq!(r.registers["x1"], expected);
        }
    }
    #[test]
    fn scalar_ucvtf_from_integer_register_and_scalar_bits_retires() {
        for (words, expected_instructions) in [
            (
                vec![0x1e23_0000, 0x1e26_0001, 0xd65f_03c0], // UCVTF S0,W0; FMOV W1,S0.
                3,
            ),
            (
                vec![
                    0x1e27_0008, // FMOV S8,W0.
                    0x7e21_d902, // UCVTF S2,S8.
                    0x1e26_0041, // FMOV W1,S2.
                    0xd65f_03c0,
                ],
                4,
            ),
        ] {
            let mut b = board(&words);
            let mut o = options();
            o.arguments = vec![640];
            let r = checked_call(&mut b, o).unwrap();
            assert!(r.returned, "{:?}", r.failure);
            assert_eq!(r.instructions, expected_instructions);
            assert_eq!(r.registers["x1"], 640.0f32.to_bits() as u64);
        }
    }
    #[test]
    fn scalar_fp_register_math_and_round_toward_zero_are_checked() {
        for conversion in [0x5ea1_b800, 0x7ea1_b800] {
            // FMOV S8,#1; FMOV S0,#4; FMUL S0,S8,S0; FCVTZS/U S0,S0; RET.
            let mut b = board(&[
                0x1e2e_1008,
                0x1e22_1000,
                0x1e20_0900,
                conversion,
                0xd65f_03c0,
            ]);
            let mut o = options();
            o.executable = vec![(0x1000, 0x1014)];
            o.readable = vec![(0x1000, 0x1014), (0x4000, 0x4010), (0x8000, 0xa000)];
            let r = checked_call(&mut b, o).unwrap();
            assert!(r.returned, "{conversion:#x}: {:?}", r.failure);
            let mut vector = [0; 16];
            b.cpu(0)
                .unwrap()
                .read_register(Register::V(0), &mut vector)
                .unwrap();
            assert_eq!(u32::from_le_bytes(vector[..4].try_into().unwrap()), 4);
        }
        // FMOV S1,#1; FMOV S0,#4; FMOV S8,#2; FCMP S1,S0;
        // FCSEL S8,S8,S0,HI; RET. HI is false, so S8 becomes 4.0.
        let mut b = board(&[
            0x1e2e_1001,
            0x1e22_1000,
            0x1e20_1008,
            0x1e20_2020,
            0x1e20_8d08,
            0xd65f_03c0,
        ]);
        let mut o = options();
        o.executable = vec![(0x1000, 0x1018)];
        o.readable = vec![(0x1000, 0x1018), (0x4000, 0x4010), (0x8000, 0xa000)];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        let mut vector = [0; 16];
        b.cpu(0)
            .unwrap()
            .read_register(Register::V(8), &mut vector)
            .unwrap();
        assert_eq!(
            u32::from_le_bytes(vector[..4].try_into().unwrap()),
            0x4080_0000
        );
    }
    #[test]
    fn denied_pair_has_no_partial_store_or_retired_instruction() {
        let mut b = board(&[0xa9000820, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![7, 0x4000, 9];
        let r = checked_call(&mut b, o).unwrap();
        assert!(!r.returned);
        assert_eq!(r.instructions, 0);
        assert!(r.stores.is_empty());
        let mut bytes = [0; 16];
        b.read_memory(0, 0x4000, &mut bytes).unwrap();
        assert_eq!(bytes, [0; 16]);
    }
    #[test]
    fn declared_midr_read_executes_and_records_model_value() {
        let mut b = board(&[0xd5380000, 0xd65f03c0]);
        let actual = b
            .read_register(
                0,
                Register::Arm64System(arm64::system_register("MIDR_EL1").unwrap()),
            )
            .unwrap();
        let mut value = json!({"entry":4096,"entry_level":"el1","arguments":[],"return_address":45056,
            "stack_pointer":36864,"stack":[32768,40960],"max_instructions":20,"quantum":10,
            "executable":[[4096,4112]],"readable":[[4096,4112],[16384,16400],[32768,40960]],
            "writable":[[16384,16392],[32768,40960]],"store_limit":20,"stubs":[],"registers":[]});
        value["system_reads"] = json!([["MIDR_EL1", actual]]);
        let options = serde_json::from_value(value).unwrap();
        let result = serde_json::to_value(checked_call(&mut b, options).unwrap()).unwrap();
        assert_eq!(result["returned"], true);
        assert_eq!(result["registers"]["x0"], actual);
        assert_eq!(result["system_read_observations"][0]["value"], actual);
    }
    #[test]
    fn explicit_model_reads_preserve_affinity_and_write_bounded_store() {
        // MRS x0, MPIDR_EL1; STR x0,[x1]; MRS x2,TCR_EL1; RET.
        let mut b = board(&[0xd53800a0, 0xf9000020, 0xd5382042, 0xd65f03c0]);
        let mpidr = 0x12_8000_0001;
        b.write_register(
            0,
            Register::Arm64System(arm64::system_register("MPIDR_EL1").unwrap()),
            mpidr,
        )
        .unwrap();
        let tcr = b
            .read_register(
                0,
                Register::Arm64System(arm64::system_register("TCR_EL1").unwrap()),
            )
            .unwrap();
        let mut o = options();
        o.arguments = vec![0, 0x4000];
        o.system_reads = vec![("MPIDR_EL1".into(), mpidr), ("TCR_EL1".into(), tcr)];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.registers["x0"], mpidr);
        assert_eq!(r.registers["x2"], tcr);
        assert_eq!(r.stores[0].value, mpidr);
        assert_eq!(r.system_read_observations.len(), 2);
        assert_eq!(
            (
                r.system_read_observations[0].pc,
                r.system_read_observations[0].encoding,
                r.system_read_observations[0].destination,
                r.system_read_observations[0].value
            ),
            (0x1000, 0xc005, 0, mpidr)
        );
    }
    #[test]
    fn invalid_declarations_fail_before_retirement() {
        for declarations in [
            vec![("unknown".to_string(), 0)],
            vec![("CNTFRQ_EL0".to_string(), 0)],
            vec![("TCR_EL1".to_string(), 0), ("TCR_EL1".to_string(), 0)],
            vec![("MIDR_EL1".to_string(), u64::MAX)],
        ] {
            let mut b = board(&[0xd5380000, 0xd65f03c0]);
            let mut o = options();
            o.system_reads = declarations;
            assert!(checked_call(&mut b, o).is_err());
            assert_eq!(b.instruction_counts()[0], 0);
        }
    }
    #[test]
    fn default_undeclared_and_other_system_instructions_remain_refused() {
        for (word, declared) in [
            (0xd5380000, false),
            (0xd538001f, true),
            (0xd5181000, true),
            (0xd5033b9f, true), // DSB ISH remains outside this policy.
            (0xd5033fbf, true), // DMB SY remains outside this policy.
        ] {
            let mut b = board(&[word, 0xd65f03c0]);
            let mut o = options();
            if declared {
                o.system_reads = vec![("TCR_EL1".into(), 0)];
            }
            let r = checked_call(&mut b, o).unwrap();
            assert_eq!(r.instructions, 0, "{word:#x}");
            assert!(r.failure.is_some());
        }
    }
    #[test]
    fn declared_read_does_not_admit_out_of_bounds_store() {
        let mut b = board(&[0xd5380000, 0xf9000020, 0xd65f03c0]);
        let midr = b
            .read_register(
                0,
                Register::Arm64System(arm64::system_register("MIDR_EL1").unwrap()),
            )
            .unwrap();
        let mut o = options();
        o.arguments = vec![0, 0x4008];
        o.system_reads = vec![("MIDR_EL1".into(), midr)];
        let r = checked_call(&mut b, o).unwrap();
        assert_eq!(r.instructions, 1);
        assert!(r.failure.is_some());
        assert!(r.stores.is_empty());
    }
    #[test]
    fn each_declared_register_read_matches_the_cpu_model() {
        for name in [
            "MIDR_EL1",
            "MPIDR_EL1",
            "CurrentEL",
            "SCTLR_EL1",
            "TCR_EL1",
            "TTBR0_EL1",
            "TTBR1_EL1",
            "MAIR_EL1",
        ] {
            let encoding = admitted_system_register(name).unwrap();
            let mut b = board(&[0xd5200000 | ((encoding as u32) << 5), 0xd65f03c0]);
            let expected = if name == "CurrentEL" {
                4
            } else {
                model_value(b.cpu(0).unwrap(), name, encoding).unwrap()
            };
            let mut o = options();
            o.system_reads = vec![(name.into(), expected)];
            let r = checked_call(&mut b, o).unwrap();
            assert!(r.returned, "{name}: {:?}", r.failure);
            assert_eq!(r.registers["x0"], expected, "{name}");
            assert_eq!(r.system_read_observations[0].value, expected, "{name}");
        }
    }
    #[test]
    fn declared_xzr_read_and_budget_are_checked() {
        let mut b = board(&[0xd538001f, 0xd65f03c0]);
        let midr = model_value(b.cpu(0).unwrap(), "MIDR_EL1", 0xc000).unwrap();
        let mut o = options();
        o.max_instructions = 1;
        o.system_reads = vec![("MIDR_EL1".into(), midr)];
        let r = checked_call(&mut b, o).unwrap();
        assert_eq!(r.instructions, 1);
        assert!(r.failure.unwrap().contains("Instruction limit"));
        assert_eq!(r.system_read_observations[0].destination, 31);
    }
    #[test]
    fn system_write_is_rejected_before_retirement() {
        let mut b = board(&[0xd5181000, 0xd65f03c0]);
        let r = checked_call(&mut b, options()).unwrap();
        assert_eq!(r.instructions, 0);
        assert!(r.failure.unwrap().contains("Unsupported instruction"));
    }
    #[test]
    fn exclusive_store_after_matching_load_stores_and_reports_zero() {
        // LDXR W1,[X0]; STXR W2,W1,[X0]; RET.
        let mut b = board(&[0x885f7c01, 0x88027c01, 0xd65f03c0]);
        b.write_memory(0, 0x4000, &0x1122_3344u32.to_le_bytes())
            .unwrap();
        let mut o = options();
        o.arguments = vec![0x4000];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.registers["x1"], 0x1122_3344);
        assert_eq!(r.registers["x2"], 0);
        assert_eq!(r.stores.len(), 1);
        assert_eq!((r.stores[0].address, r.stores[0].size), (0x4000, 4));
        assert_eq!(r.stores[0].value, 0x1122_3344);
        let mut bytes = [0; 4];
        b.read_memory(0, 0x4000, &mut bytes).unwrap();
        assert_eq!(bytes, 0x1122_3344u32.to_le_bytes());
    }
    #[test]
    fn exclusive_store_without_monitor_reports_one_and_does_not_store() {
        // STXR W2,W1,[X0]; RET with no preceding exclusive load.
        let mut b = board(&[0x88027c01, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![0x4000, 0xdead_beef];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.registers["x2"], 1);
        assert!(r.stores.is_empty());
        let mut bytes = [0; 4];
        b.read_memory(0, 0x4000, &mut bytes).unwrap();
        assert_eq!(bytes, [0; 4]);
    }
    #[test]
    fn intervening_store_to_monitored_address_fails_exclusive_store() {
        // LDXR W1,[X0]; STR W3,[X0]; STXR W2,W1,[X0]; RET.
        let mut b = board(&[0x885f7c01, 0xb9000003, 0x88027c01, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![0x4000, 0, 0, 0x55];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.registers["x2"], 1);
        assert_eq!(r.stores.len(), 1);
        assert_eq!((r.stores[0].address, r.stores[0].value), (0x4000, 0x55));
        let mut bytes = [0; 4];
        b.read_memory(0, 0x4000, &mut bytes).unwrap();
        assert_eq!(bytes, 0x55u32.to_le_bytes());
    }
    #[test]
    fn mismatched_exclusive_width_fails() {
        // LDXR W1,[X0]; STXRH W2,W1,[X0]; RET.
        let mut b = board(&[0x885f7c01, 0x48027c01, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![0x4000, 0x1234_5678];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.registers["x2"], 1);
        assert!(r.stores.is_empty());
        let mut bytes = [0; 4];
        b.read_memory(0, 0x4000, &mut bytes).unwrap();
        assert_eq!(bytes, [0; 4]);
    }
    #[test]
    fn exclusive_access_obeys_declared_ranges() {
        // LDXR W1,[X0] where X0 points outside readable ranges: refused.
        let mut b = board(&[0x885f7c01, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![0x5000];
        let r = checked_call(&mut b, o).unwrap();
        assert!(!r.returned);
        assert!(r.failure.unwrap().contains("outside declared range"));
        assert!(r.stores.is_empty());
    }
    #[test]
    fn misaligned_exclusive_load_is_refused_before_retirement() {
        // LDXR W1,[X0]; RET with a four-byte access at an unaligned address.
        let mut b = board(&[0x885f7c01, 0xd65f03c0]);
        let mut o = options();
        o.arguments = vec![0x4001];
        let r = checked_call(&mut b, o).unwrap();
        assert!(!r.returned);
        assert_eq!(r.instructions, 0);
        assert!(r.failure.unwrap().contains("unaligned exclusive access"));
        assert!(r.stores.is_empty());
    }
    #[test]
    fn el3_entry_writes_elr_reads_spsr_and_erets_to_el1() {
        // MSR ELR_EL3,x0; MRS x1,SPSR_EL3; ISB; ERET; RET (at x0).
        let mut b = board(&[
            0xd51e_4020,
            0xd53e_4001,
            0xd503_3fdf,
            0xd69f_03e0,
            0xd65f_03c0,
        ]);
        b.write_register(0, sysreg(0xf200), 0x3c5).unwrap(); // SPSR_EL3: EL1h.
        // Set the active SP at the board's EL1h reset level; the entry's EL3
        // PSTATE switch saves it into SP_EL1 so `eret` lands on the same SP.
        b.write_register(0, Register::Sp, 0x9000).unwrap();
        b.write_register(0, sysreg(0xf088), 0x401).unwrap(); // SCR_EL3: AArch64 lower EL.
        b.write_register(0, sysreg(0xe088), 0x80000000).unwrap(); // HCR_EL2: AArch64 EL1.
        let mut o = options();
        o.entry_level = Some(EntryLevel::El3);
        o.pstate = Some(0x3cd);
        o.arguments = vec![0x1010];
        o.system_registers = vec!["spsr_el3".into(), "elr_el3".into()];
        o.system_reads = vec![("SPSR_EL3".into(), 0x3c5)];
        o.executable = vec![(0x1000, 0x1014)];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.registers["x1"], 0x3c5);
        assert_eq!(r.registers["pstate"] & 0xf, 0b0101);
        assert_eq!(r.system_writes.len(), 1);
        assert_eq!(r.system_writes[0].pc, 0x1000);
        assert_eq!(r.system_writes[0].name, "ELR_EL3");
        assert_eq!(r.system_writes[0].value, 0x1010);
    }
    #[test]
    fn el1_entry_eret_refuses_with_el3_message() {
        let mut b = board(&[0xd69f_03e0, 0xd65f_03c0]);
        let r = checked_call(&mut b, options()).unwrap();
        assert_eq!(r.instructions, 0);
        assert!(r
            .failure
            .unwrap()
            .contains("EL3 eret requires an EL3 entry level"));
    }
    #[test]
    fn el3_entry_undeclared_msr_refuses() {
        // MSR SCTLR_EL1,x0 without any system_registers declaration.
        let mut b = board(&[0xd5181000, 0xd65f_03c0]);
        let mut o = options();
        o.entry_level = Some(EntryLevel::El3);
        o.pstate = Some(0x3cd);
        let r = checked_call(&mut b, o).unwrap();
        assert_eq!(r.instructions, 0);
        assert!(r.failure.unwrap().contains("undeclared MSR"));
    }
    #[test]
    fn el1_entry_el3_register_read_refuses() {
        // MRS x1,SPSR_EL3; RET.
        let mut b = board(&[0xd53e_4001, 0xd65f_03c0]);
        b.write_register(0, sysreg(0xf200), 0x3c5).unwrap();
        let mut o = options();
        o.system_reads = vec![("SPSR_EL3".into(), 0x3c5)];
        let r = checked_call(&mut b, o).unwrap();
        assert_eq!(r.instructions, 0);
        assert!(r
            .failure
            .unwrap()
            .contains("EL3 system register SPSR_EL3 requires an EL3 entry level"));
    }
    #[test]
    fn isb_alone_runs_to_completion() {
        let mut b = board(&[0xd503_3fdf, 0xd65f_03c0]);
        let r = checked_call(&mut b, options()).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.instructions, 2);
    }
    #[test]
    fn msr_immediate_spsel_selects_the_stack_bank() {
        let sp_el0 = sysreg(0xc208);
        let sp_el1 = sysreg(0xe208);
        // Entry at EL3, ERET to EL1t (PSTATE 0xc4, SPSel=0), then
        // MSR SPSel,#1 moves the routine onto SP_EL1; ADD X1,SP,#0 records
        // the banked value and MSR SPSel,#0 restores the entry bank.
        let mut b = board(&[
            0xd69f_03e0,
            0xd500_41bf,
            0x9100_03e1,
            0xd500_40bf,
            0xd65f_03c0,
        ]);
        b.write_register(0, sysreg(0xf200), 0xc4).unwrap(); // SPSR_EL3: EL1t.
        b.write_register(0, sysreg(0xf201), 0x1004).unwrap(); // ELR_EL3.
        b.write_register(0, sysreg(0xf088), 0x401).unwrap(); // SCR_EL3: AArch64 lower EL.
        b.write_register(0, sysreg(0xe088), 0x8000_0000).unwrap(); // HCR_EL2.
        b.write_register(0, sp_el0, 0xaa80).unwrap();
        b.write_register(0, sp_el1, 0xbbc0).unwrap();
        let mut o = options();
        o.entry_level = Some(EntryLevel::El3);
        o.pstate = Some(0x3cd);
        o.executable = vec![(0x1000, 0x1014)];
        o.readable = vec![(0x1000, 0x1014), (0x4000, 0x4010), (0x8000, 0xa000)];
        o.system_registers = vec!["spsr_el3".into(), "elr_el3".into()];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.instructions, 5);
        assert_eq!(r.registers["x1"], 0xbbc0);
        assert_eq!(r.registers["pstate"] & 0x1f, 0b00100);
        assert_eq!(r.registers["sp"], 0xaa80);
        // MSR SPSel,#0 at EL1h selects SP_EL0 for the same read-back, and
        // MSR SPSel,#1 restores SP_EL1 before RET.
        let mut b = board(&[0xd500_40bf, 0x9100_03e1, 0xd500_41bf, 0xd65f_03c0]);
        b.write_register(0, sp_el0, 0xaa80).unwrap();
        let mut o = options();
        o.executable = vec![(0x1000, 0x1010)];
        o.readable = vec![(0x1000, 0x1010), (0x4000, 0x4010), (0x8000, 0xa000)];
        let r = checked_call(&mut b, o).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.instructions, 4);
        assert_eq!(r.registers["x1"], 0xaa80);
        assert_eq!(r.registers["pstate"] & 1, 1);
        assert_eq!(r.registers["sp"], 0x9000);
    }
    #[test]
    fn msr_immediate_daif_clear_and_set_age_pstate() {
        // MSR DAIFClr,#3 unmasks F and I; RET runs with them clear.
        let mut b = board(&[0xd503_43ff, 0xd65f_03c0]);
        let r = checked_call(&mut b, options()).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.instructions, 2);
        assert_eq!(r.registers["pstate"] & 0x3c0, 0x300);
        // MSR DAIFSet,#3 masks them again.
        let mut b = board(&[0xd503_43df, 0xd65f_03c0]);
        let r = checked_call(&mut b, options()).unwrap();
        assert!(r.returned, "{:?}", r.failure);
        assert_eq!(r.instructions, 2);
        assert_eq!(r.registers["pstate"] & 0x3c0, 0x3c0);
    }
    #[test]
    fn trap_instruction_sharing_the_low_bits_stays_refused() {
        // SVC #0x20d: Rt=31 low bits from the immediate class, other top bits.
        let mut b = board(&[0xd400_41bf, 0xd65f_03c0]);
        let r = checked_call(&mut b, options()).unwrap();
        assert_eq!(r.instructions, 0);
        assert!(r.failure.unwrap().contains("Unsupported instruction"));
    }
    #[test]
    fn el3_eret_non_aarch64_spsr_mode_refuses() {
        // ERET with SPSR_EL3 M[3:0] = 0b0001; RET is never reached.
        let mut b = board(&[0xd69f_03e0, 0xd65f_03c0]);
        b.write_register(0, sysreg(0xf200), 0x3c1).unwrap();
        let mut o = options();
        o.entry_level = Some(EntryLevel::El3);
        o.pstate = Some(0x3cd);
        let r = checked_call(&mut b, o).unwrap();
        assert_eq!(r.instructions, 0);
        assert!(r
            .failure
            .unwrap()
            .contains("eret refuses a non-AArch64 SPSR_EL3 mode"));
    }
}
