// Seed: 816847657
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(*) begin
    disable id_4;
    assume #1  (1);
  end
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = id_3;
  module_0(
      id_4, id_2, id_15
  );
  tri id_19;
  initial begin
    id_1 <= 1;
    id_4 = id_7;
    if (id_19) begin
      id_12 <= 1;
      id_6 = #id_20 id_12;
      #1 id_12 <= id_6;
    end
  end
endmodule
