{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721494364555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721494364557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 13:52:44 2024 " "Processing started: Sat Jul 20 13:52:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721494364557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721494364557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vend -c vend " "Command: quartus_map --read_settings_files=on --write_settings_files=off vend -c vend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721494364557 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721494364728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vend.vhd 2 1 " "Using design file vend.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vend-behav " "Found design unit 1: vend-behav" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365135 ""} { "Info" "ISGN_ENTITY_NAME" "1 vend " "Found entity 1: vend" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365135 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1721494365135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vend " "Elaborating entity \"vend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721494365139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtractor.vhd 4 2 " "Using design file subtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtract-behav " "Found design unit 1: subtract-behav" {  } { { "subtractor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365144 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 subtractor-hardware " "Found design unit 2: subtractor-hardware" {  } { { "subtractor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365144 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtractor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365144 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtractor " "Found entity 2: subtractor" {  } { { "subtractor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365144 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1721494365144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:u0 " "Elaborating entity \"subtractor\" for hierarchy \"subtractor:u0\"" {  } { { "vend.vhd" "u0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721494365145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract subtractor:u0\|subtract:s0 " "Elaborating entity \"subtract\" for hierarchy \"subtractor:u0\|subtract:s0\"" {  } { { "subtractor.vhd" "s0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721494365146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.vhd 4 2 " "Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behav " "Found design unit 1: compare-behav" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 comparator-hardware " "Found design unit 2: comparator-hardware" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365151 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365151 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator " "Found entity 2: comparator" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721494365151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1721494365151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:u1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:u1\"" {  } { { "vend.vhd" "u1" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721494365152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare comparator:u1\|compare:c3 " "Elaborating entity \"compare\" for hierarchy \"comparator:u1\|compare:c3\"" {  } { { "comparator.vhd" "c3" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721494365161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1721494365463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_eq GND " "Pin \"out_eq\" is stuck at GND" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721494365584 "|vend|out_eq"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_gt GND " "Pin \"out_gt\" is stuck at GND" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721494365584 "|vend|out_gt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721494365584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721494366124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721494366124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721494366935 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721494366935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721494366935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721494366935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721494366949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 13:52:46 2024 " "Processing ended: Sat Jul 20 13:52:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721494366949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721494366949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721494366949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721494366949 ""}
