// Seed: 3475203134
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4
);
  assign id_0 = (1);
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply1 id_2
    , id_24,
    input tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    output logic id_11,
    output tri0 id_12,
    input supply0 id_13,
    output tri id_14,
    input supply0 id_15,
    input tri id_16,
    input tri1 id_17,
    output wire id_18,
    output wire id_19,
    input logic id_20,
    input tri id_21,
    input wor id_22
);
  always @(posedge -id_13) if (1) id_11 <= id_20;
  module_0(
      id_14, id_4, id_13, id_13, id_16
  );
endmodule
