<!DOCTYPE html>
<html>
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Patches contributed by Jimei University</title>
    <style>
    .pagination {
        border-top: 1px solid #ddd;
        border-bottom: 1px solid #ddd;
        overflow-wrap: break-word;
    }
    .pagination a, .pagination span {
        margin: 0 4px;
    }

    </style>
</head>
<body>
    <h1>Patches contributed by Jimei University</h1>
    <div class="pagination">
        <a href='33.html'>&lt;&lt;Prev</a><a href='33.html'>1</a><span>[2]</span>
    </div>
    <hr>
    <pre>commit 49665ab0ed5eed4fa7b8a6b236ff2df681c89673
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Thu Oct 6 23:25:23 2022 +0800

    arm64: dts: rockchip: Add regulator suffix to rock-3a
    
    Add -regulator suffix to regulator names on Radxa ROCK3 Model A
    board. This makes the naming more consistent.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Acked-by: Michael Riesch &lt;michael.riesch@wolfvision.net&gt;
    Link: https://lore.kernel.org/r/20221006152524.502445-2-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index fb87a168fe96..8adf672709e8 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -60,7 +60,7 @@ simple-audio-card,codec {
 		};
 	};
 
-	vcc12v_dcin: vcc12v-dcin {
+	vcc12v_dcin: vcc12v-dcin-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc12v_dcin";
 		regulator-always-on;
@@ -79,7 +79,7 @@ vcc3v3_pcie: vcc3v3-pcie-regulator {
 		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
 	};
 
-	vcc3v3_sys: vcc3v3-sys {
+	vcc3v3_sys: vcc3v3-sys-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc3v3_sys";
 		regulator-always-on;
@@ -89,7 +89,7 @@ vcc3v3_sys: vcc3v3-sys {
 		vin-supply = &lt;&amp;vcc12v_dcin&gt;;
 	};
 
-	vcc5v0_sys: vcc5v0-sys {
+	vcc5v0_sys: vcc5v0-sys-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc5v0_sys";
 		regulator-always-on;
@@ -99,7 +99,7 @@ vcc5v0_sys: vcc5v0-sys {
 		vin-supply = &lt;&amp;vcc12v_dcin&gt;;
 	};
 
-	vcc5v0_usb: vcc5v0-usb {
+	vcc5v0_usb: vcc5v0-usb-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc5v0_usb";
 		regulator-always-on;
@@ -109,7 +109,7 @@ vcc5v0_usb: vcc5v0-usb {
 		vin-supply = &lt;&amp;vcc12v_dcin&gt;;
 	};
 
-	vcc5v0_usb_host: vcc5v0-usb-host {
+	vcc5v0_usb_host: vcc5v0-usb-host-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
 		gpio = &lt;&amp;gpio0 RK_PA6 GPIO_ACTIVE_HIGH&gt;;
@@ -144,7 +144,7 @@ vcc5v0_usb_otg: vcc5v0-usb-otg-regulator {
 		vin-supply = &lt;&amp;vcc5v0_usb&gt;;
 	};
 
-	vcc_cam: vcc-cam {
+	vcc_cam: vcc-cam-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
 		gpio = &lt;&amp;gpio1 RK_PB1 GPIO_ACTIVE_HIGH&gt;;
@@ -160,7 +160,7 @@ regulator-state-mem {
 		};
 	};
 
-	vcc_mipi: vcc-mipi {
+	vcc_mipi: vcc-mipi-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
 		gpio = &lt;&amp;gpio3 RK_PC0 GPIO_ACTIVE_HIGH&gt;;</pre><hr><pre>commit 0fbbfb0b00d17ae6b6c4f04e325203de9e37837a
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Tue Jul 26 10:35:16 2022 +0800

    arm64: dts: rockchip: Enable PCIe controller on rock3a
    
    Add the nodes to enable the PCIe controller on the
    Radxa ROCK3 Model A board. Run test with the MT7921
    pcie wireless card.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20220726023516.6487-1-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index 037a2c3b1602..e35f6ce812bd 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -67,6 +67,18 @@ vcc12v_dcin: vcc12v-dcin {
 		regulator-boot-on;
 	};
 
+	vcc3v3_pcie: vcc3v3-pcie-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpios = &lt;&amp;gpio0 RK_PD4 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;pcie_enable_h&gt;;
+		regulator-name = "vcc3v3_pcie";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
 	vcc3v3_sys: vcc3v3-sys {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc3v3_sys";
@@ -173,6 +185,10 @@ &amp;combphy1 {
 	status = "okay";
 };
 
+&amp;combphy2 {
+	status = "okay";
+};
+
 &amp;cpu0 {
 	cpu-supply = &lt;&amp;vdd_cpu&gt;;
 };
@@ -522,6 +538,14 @@ rgmii_phy1: ethernet-phy@0 {
 	};
 };
 
+&amp;pcie2x1 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie_reset_h&gt;;
+	reset-gpios = &lt;&amp;gpio3 RK_PC1 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pcie&gt;;
+	status = "okay";
+};
+
 &amp;pinctrl {
 	cam {
 		vcc_cam_en: vcc_cam_en {
@@ -553,6 +577,16 @@ led_user_en: led_user_en {
 		};
 	};
 
+	pcie {
+		pcie_enable_h: pcie-enable-h {
+			rockchip,pins = &lt;0 RK_PD4 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		pcie_reset_h: pcie-reset-h {
+			rockchip,pins = &lt;3 RK_PC1 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+
 	pmic {
 		pmic_int: pmic_int {
 			rockchip,pins =</pre><hr><pre>commit 1b8d4233f51632cb3134b373b5727e26ab7e0a49
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Tue Jul 26 10:30:46 2022 +0800

    arm64: dts: rockchip: add rtc to rock3a
    
    Add devicetree node for hym8563 rtc to
    Radxa ROCK3 Model A board.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20220726023046.5876-1-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index cd8cc0c3c68a..037a2c3b1602 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -484,6 +484,23 @@ &amp;i2c4 {
 	status = "disabled";
 };
 
+&amp;i2c5 {
+	status = "okay";
+
+	hym8563: rtc@51 {
+		compatible = "haoyu,hym8563";
+		reg = &lt;0x51&gt;;
+		interrupt-parent = &lt;&amp;gpio0&gt;;
+		interrupts = &lt;RK_PD3 IRQ_TYPE_LEVEL_LOW&gt;;
+		#clock-cells = &lt;0&gt;;
+		clock-frequency = &lt;32768&gt;;
+		clock-output-names = "rtcic_32kout";
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;hym8563_int&gt;;
+		wakeup-source;
+	};
+};
+
 &amp;i2s0_8ch {
 	status = "okay";
 };
@@ -524,6 +541,12 @@ eth_phy_rst: eth_phy_rst {
 		};
 	};
 
+	hym8563 {
+		hym8563_int: hym8563-int {
+			rockchip,pins = &lt;0 RK_PD3 RK_FUNC_GPIO &amp;pcfg_pull_up&gt;;
+		};
+	};
+
 	leds {
 		led_user_en: led_user_en {
 			rockchip,pins = &lt;0 RK_PB7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;</pre><hr><pre>commit 9c0bd8e53774c38bd7859ad4af300a5062430925
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Fri Oct 1 22:54:21 2021 +0800

    arm64: dts: qcom: ipq8074: Add QUP5 I2C node
    
    Add node to support the QUP5 I2C controller inside of IPQ8074.
    It is exactly the same as QUP2 controllers.
    Some routers like ZTE MF269 use this bus.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Signed-off-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
    Link: https://lore.kernel.org/r/20211001145421.18302-1-amadeus@jmu.edu.cn

diff --git a/arch/arm64/boot/dts/qcom/ipq8074.dtsi b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
index aebd0949ac81..9ab4654e39d3 100644
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
@@ -430,6 +430,21 @@ blsp1_i2c3: i2c@78b7000 {
 			status = "disabled";
 		};
 
+		blsp1_i2c5: i2c@78b9000 {
+			compatible = "qcom,i2c-qup-v2.2.1";
+			#address-cells = &lt;1&gt;;
+			#size-cells = &lt;0&gt;;
+			reg = &lt;0x78b9000 0x600&gt;;
+			interrupts = &lt;GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH&gt;;
+			clocks = &lt;&amp;gcc GCC_BLSP1_AHB_CLK&gt;,
+				 &lt;&amp;gcc GCC_BLSP1_QUP5_I2C_APPS_CLK&gt;;
+			clock-names = "iface", "core";
+			clock-frequency = &lt;400000&gt;;
+			dmas = &lt;&amp;blsp_dma 21&gt;, &lt;&amp;blsp_dma 20&gt;;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
 		blsp1_i2c6: i2c@78ba000 {
 			compatible = "qcom,i2c-qup-v2.2.1";
 			#address-cells = &lt;1&gt;;</pre><hr><pre>commit d4949bf9cc6696c551b0b7b7111372cc8d2a35a9
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Sun Oct 10 21:50:17 2021 +0800

    arm64: dts: allwinner: NanoPi R1S H5: Add generic compatible string for I2C EEPROM
    
    The 'microchip,24c02' compatible does not match the at24 driver, so
    add this generic fallback to the device node compatible string to
    make the device to match the driver using the OF device ID table.
    
    Also set this eeprom to read-only mode because it stores the mac
    address of the onboard usb network card.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Signed-off-by: Maxime Ripard &lt;maxime@cerno.tech&gt;
    Link: https://lore.kernel.org/r/20211010135017.6855-2-amadeus@jmu.edu.cn

diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts b/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts
index 55bcdf8d1a07..55b369534a08 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts
@@ -142,9 +142,16 @@ &amp;i2c0 {
 	status = "okay";
 
 	eeprom@51 {
-		compatible = "microchip,24c02";
+		compatible = "microchip,24c02", "atmel,24c02";
 		reg = &lt;0x51&gt;;
 		pagesize = &lt;16&gt;;
+		read-only;
+		#address-cells = &lt;1&gt;;
+		#size-cells = &lt;1&gt;;
+
+		eth_mac1: mac-address@fa {
+			reg = &lt;0xfa 0x06&gt;;
+		};
 	};
 };
 </pre><hr><pre>commit 67252a5293a5729880127d58962017d365c3e2c7
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Fri Oct 1 23:00:24 2021 +0800

    dt-bindings: devfreq: rk3399_dmc: fix clocks in example
    
    The clocks in the example use 'SCLK_DDRCLK', which does not exist in
    the rk3399-cru.h, correct it to 'SCLK_DDRC'.
    
    Ref: commit 7fbdfcd68783 ("clk: rockchip: add SCLK_DDRC id for rk3399 ddrc")
    Fixes: c1ceb8f7c167 ("Documentation: bindings: add dt documentation for rk3399 dmc")
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20211001150024.18672-1-amadeus@jmu.edu.cn
    Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;

diff --git a/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt b/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt
index 3fbeb3733c48..58fc8a6cebc7 100644
--- a/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt
+++ b/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt
@@ -174,7 +174,7 @@ Example:
 		compatible = "rockchip,rk3399-dmc";
 		devfreq-events = &lt;&amp;dfi&gt;;
 		interrupts = &lt;GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH&gt;;
-		clocks = &lt;&amp;cru SCLK_DDRCLK&gt;;
+		clocks = &lt;&amp;cru SCLK_DDRC&gt;;
 		clock-names = "dmc_clk";
 		operating-points-v2 = &lt;&amp;dmc_opp_table&gt;;
 		center-supply = &lt;&amp;ppvar_centerlogic&gt;;</pre><hr><pre>commit 9962cb9be2db877c232aaf00db40125c0d7bf4bc
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Mon May 17 00:35:22 2021 +0800

    arm64: dts: allwinner: h5: Add NanoPi R1S H5 support
    
    The NanoPi R1S H5 is a open source board made by FriendlyElec.
    It has the following features:
    
    - Allwinner H5, Quad-core Cortex-A53
    - 512MB DDR3 RAM
    - 10/100/1000M Ethernet x 2
    - RTL8189ETV WiFi 802.11b/g/n
    - USB 2.0 host port (A)
    - MicroSD Slot
    - Serial Debug Port
    - 5V 2A DC power-supply
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Signed-off-by: Maxime Ripard &lt;maxime@cerno.tech&gt;
    Link: https://lore.kernel.org/r/20210516163523.9484-2-amadeus@jmu.edu.cn

diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile
index 41ce680e5f8d..a96d9d2d8dd8 100644
--- a/arch/arm64/boot/dts/allwinner/Makefile
+++ b/arch/arm64/boot/dts/allwinner/Makefile
@@ -25,6 +25,7 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-libretech-all-h3-it.dtb
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-libretech-all-h5-cc.dtb
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-nanopi-neo2.dtb
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-nanopi-neo-plus2.dtb
+dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-nanopi-r1s-h5.dtb
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-orangepi-pc2.dtb
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-orangepi-prime.dtb
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-orangepi-zero-plus.dtb
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts b/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts
new file mode 100644
index 000000000000..55bcdf8d1a07
--- /dev/null
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts
@@ -0,0 +1,195 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (C) 2021 Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
+ *
+ * Based on sun50i-h5-nanopi-neo-plus2.dts, which is:
+ *   Copyright (C) 2017 Antony Antony &lt;antony@phenome.org&gt;
+ *   Copyright (C) 2016 ARM Ltd.
+ */
+
+/dts-v1/;
+#include "sun50i-h5.dtsi"
+#include "sun50i-h5-cpu-opp.dtsi"
+
+#include &lt;dt-bindings/gpio/gpio.h&gt;
+#include &lt;dt-bindings/input/input.h&gt;
+#include &lt;dt-bindings/leds/common.h&gt;
+
+/ {
+	model = "FriendlyARM NanoPi R1S H5";
+	compatible = "friendlyarm,nanopi-r1s-h5", "allwinner,sun50i-h5";
+
+	aliases {
+		ethernet0 = &amp;emac;
+		ethernet1 = &amp;rtl8189etv;
+		serial0 = &amp;uart0;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		led-0 {
+			function = LED_FUNCTION_LAN;
+			color = &lt;LED_COLOR_ID_GREEN&gt;;
+			gpios = &lt;&amp;pio 0 9 GPIO_ACTIVE_HIGH&gt;;
+		};
+
+		led-1 {
+			function = LED_FUNCTION_STATUS;
+			color = &lt;LED_COLOR_ID_RED&gt;;
+			gpios = &lt;&amp;pio 0 10 GPIO_ACTIVE_HIGH&gt;;
+			linux,default-trigger = "heartbeat";
+		};
+
+		led-2 {
+			function = LED_FUNCTION_WAN;
+			color = &lt;LED_COLOR_ID_GREEN&gt;;
+			gpios = &lt;&amp;pio 6 11 GPIO_ACTIVE_HIGH&gt;;
+		};
+	};
+
+	r-gpio-keys {
+		compatible = "gpio-keys";
+
+		reset {
+			label = "reset";
+			linux,code = &lt;KEY_RESTART&gt;;
+			gpios = &lt;&amp;r_pio 0 3 GPIO_ACTIVE_LOW&gt;;
+		};
+	};
+
+	reg_gmac_3v3: gmac-3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "gmac-3v3";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		startup-delay-us = &lt;100000&gt;;
+		enable-active-high;
+		gpio = &lt;&amp;pio 3 6 GPIO_ACTIVE_HIGH&gt;;
+	};
+
+	reg_vcc3v3: vcc3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+	};
+
+	reg_usb0_vbus: usb0-vbus {
+		compatible = "regulator-fixed";
+		regulator-name = "usb0-vbus";
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+		enable-active-high;
+		gpio = &lt;&amp;r_pio 0 2 GPIO_ACTIVE_HIGH&gt;; /* PL2 */
+		status = "okay";
+	};
+
+	vdd_cpux: gpio-regulator {
+		compatible = "regulator-gpio";
+		regulator-name = "vdd-cpux";
+		regulator-type = "voltage";
+		regulator-boot-on;
+		regulator-always-on;
+		regulator-min-microvolt = &lt;1100000&gt;;
+		regulator-max-microvolt = &lt;1300000&gt;;
+		regulator-ramp-delay = &lt;50&gt;; /* 4ms */
+		gpios = &lt;&amp;r_pio 0 6 GPIO_ACTIVE_HIGH&gt;;
+		gpios-states = &lt;0x1&gt;;
+		states = &lt;1100000 0x0&gt;, &lt;1300000 0x1&gt;;
+	};
+
+	wifi_pwrseq: wifi_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = &lt;&amp;r_pio 0 7 GPIO_ACTIVE_LOW&gt;; /* PL7 */
+		post-power-on-delay-ms = &lt;200&gt;;
+	};
+};
+
+&amp;cpu0 {
+	cpu-supply = &lt;&amp;vdd_cpux&gt;;
+};
+
+&amp;ehci1 {
+	status = "okay";
+};
+
+&amp;ehci2 {
+	status = "okay";
+};
+
+&amp;emac {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;emac_rgmii_pins&gt;;
+	phy-supply = &lt;&amp;reg_gmac_3v3&gt;;
+	phy-handle = &lt;&amp;ext_rgmii_phy&gt;;
+	phy-mode = "rgmii-id";
+	status = "okay";
+};
+
+&amp;external_mdio {
+	ext_rgmii_phy: ethernet-phy@7 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = &lt;7&gt;;
+	};
+};
+
+&amp;i2c0 {
+	status = "okay";
+
+	eeprom@51 {
+		compatible = "microchip,24c02";
+		reg = &lt;0x51&gt;;
+		pagesize = &lt;16&gt;;
+	};
+};
+
+&amp;mmc0 {
+	vmmc-supply = &lt;&amp;reg_vcc3v3&gt;;
+	bus-width = &lt;4&gt;;
+	cd-gpios = &lt;&amp;pio 5 6 GPIO_ACTIVE_LOW&gt;; /* PF6 */
+	status = "okay";
+};
+
+&amp;mmc1 {
+	vmmc-supply = &lt;&amp;reg_vcc3v3&gt;;
+	vqmmc-supply = &lt;&amp;reg_vcc3v3&gt;;
+	mmc-pwrseq = &lt;&amp;wifi_pwrseq&gt;;
+	bus-width = &lt;4&gt;;
+	non-removable;
+	status = "okay";
+
+	rtl8189etv: sdio_wifi@1 {
+		reg = &lt;1&gt;;
+	};
+};
+
+&amp;ohci1 {
+	status = "okay";
+};
+
+&amp;ohci2 {
+	status = "okay";
+};
+
+&amp;uart0 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;uart0_pa_pins&gt;;
+	status = "okay";
+};
+
+&amp;usb_otg {
+	dr_mode = "peripheral";
+	status = "okay";
+};
+
+&amp;usbphy {
+	/* USB Type-A port's VBUS is always on */
+	usb0_id_det-gpios = &lt;&amp;pio 6 12 GPIO_ACTIVE_HIGH&gt;; /* PG12 */
+	usb0_vbus-supply = &lt;&amp;reg_usb0_vbus&gt;;
+	status = "okay";
+};</pre><hr><pre>commit 92ed3675574723a963152abbbe527b47f659340f
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Mon May 17 00:35:23 2021 +0800

    dt-bindings: arm: Add NanoPi R1S H5
    
    Add the bindings for NanoPi R1S H5 board.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Acked-by: Rob Herring &lt;robh@kernel.org&gt;
    Signed-off-by: Maxime Ripard &lt;maxime@cerno.tech&gt;
    Link: https://lore.kernel.org/r/20210516163523.9484-3-amadeus@jmu.edu.cn

diff --git a/Documentation/devicetree/bindings/arm/sunxi.yaml b/Documentation/devicetree/bindings/arm/sunxi.yaml
index ec8108483b49..889128acf49a 100644
--- a/Documentation/devicetree/bindings/arm/sunxi.yaml
+++ b/Documentation/devicetree/bindings/arm/sunxi.yaml
@@ -275,6 +275,11 @@ properties:
           - const: friendlyarm,nanopi-r1
           - const: allwinner,sun8i-h3
 
+      - description: FriendlyARM NanoPi R1S H5
+        items:
+          - const: friendlyarm,nanopi-r1s-h5
+          - const: allwinner,sun50i-h5
+
       - description: FriendlyARM ZeroPi
         items:
           - const: friendlyarm,zeropi</pre>
    <div class="pagination">
        <a href='33.html'>&lt;&lt;Prev</a><a href='33.html'>1</a><span>[2]</span>
    <div>
</body>
