
winstrument.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  0800c028  0800c028  0000d028  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c580  0800c580  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c580  0800c580  0000d580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c588  0800c588  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c588  0800c588  0000d588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c58c  0800c58c  0000d58c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c590  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a8  200001d4  0800c764  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  0800c764  0000e67c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b9d  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032e0  00000000  00000000  00026da1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c0  00000000  00000000  0002a088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000119f  00000000  00000000  0002b748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025057  00000000  00000000  0002c8e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a06c  00000000  00000000  0005193e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5823  00000000  00000000  0006b9aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001511cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076d4  00000000  00000000  00151210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001588e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c00c 	.word	0x0800c00c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800c00c 	.word	0x0800c00c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send printf to uart2
int _write(int fd, char *ptr, int len) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d002      	beq.n	8000ffc <_write+0x18>
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d111      	bne.n	8001020 <_write+0x3c>
        hstatus = HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	68b9      	ldr	r1, [r7, #8]
 8001006:	4809      	ldr	r0, [pc, #36]	@ (800102c <_write+0x48>)
 8001008:	f005 ff5c 	bl	8006ec4 <HAL_UART_Transmit>
 800100c:	4603      	mov	r3, r0
 800100e:	75fb      	strb	r3, [r7, #23]
        if (hstatus == HAL_OK)
 8001010:	7dfb      	ldrb	r3, [r7, #23]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d101      	bne.n	800101a <_write+0x36>
            return len;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	e004      	b.n	8001024 <_write+0x40>
        else
            return -1;
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
 800101e:	e001      	b.n	8001024 <_write+0x40>
    }
    return -1;
 8001020:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001024:	4618      	mov	r0, r3
 8001026:	3718      	adds	r7, #24
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	200003a4 	.word	0x200003a4

08001030 <HAL_TIM_PeriodElapsedCallback>:

// TIM6 is used for ADC/DMA but we use the same to toggle the LED
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a0e      	ldr	r2, [pc, #56]	@ (8001078 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d115      	bne.n	800106e <HAL_TIM_PeriodElapsedCallback+0x3e>
        if (tim_cnt % 500 == 0)
 8001042:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001048:	fba3 1302 	umull	r1, r3, r3, r2
 800104c:	095b      	lsrs	r3, r3, #5
 800104e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001052:	fb01 f303 	mul.w	r3, r1, r3
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	2b00      	cmp	r3, #0
 800105a:	d103      	bne.n	8001064 <HAL_TIM_PeriodElapsedCallback+0x34>
            HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800105c:	2108      	movs	r1, #8
 800105e:	4809      	ldr	r0, [pc, #36]	@ (8001084 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001060:	f003 f9ec 	bl	800443c <HAL_GPIO_TogglePin>
        tim_cnt++;
 8001064:	4b05      	ldr	r3, [pc, #20]	@ (800107c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	3301      	adds	r3, #1
 800106a:	4a04      	ldr	r2, [pc, #16]	@ (800107c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800106c:	6013      	str	r3, [r2, #0]

    }
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40001000 	.word	0x40001000
 800107c:	20000514 	.word	0x20000514
 8001080:	10624dd3 	.word	0x10624dd3
 8001084:	48000400 	.word	0x48000400

08001088 <process_adc_buffer>:

// Process half a buffer full of data
static inline void process_adc_buffer(uint16_t *buffer) {
 8001088:	b480      	push	{r7}
 800108a:	b087      	sub	sp, #28
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]

    // TODO removed floats / changed algorithm to int32 to avoid using the FPU in ISR which is bad!

    uint32_t sum1 = 0, sum2 = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	2300      	movs	r3, #0
 8001096:	613b      	str	r3, [r7, #16]
    // FIXME pre vs post increment?
    for (int i = 0; i < ADC_SAMPLES; i++) {
 8001098:	2300      	movs	r3, #0
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	e016      	b.n	80010cc <process_adc_buffer+0x44>
        sum1 += buffer[i * 2];
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	4413      	add	r3, r2
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	4413      	add	r3, r2
 80010ae:	617b      	str	r3, [r7, #20]
        sum2 += buffer[1 + i * 2];
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	3301      	adds	r3, #1
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	4413      	add	r3, r2
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	461a      	mov	r2, r3
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	4413      	add	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < ADC_SAMPLES; i++) {
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	3301      	adds	r3, #1
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2b09      	cmp	r3, #9
 80010d0:	dde5      	ble.n	800109e <process_adc_buffer+0x16>
    }

    // this is a simple time-averaged value of samples
    // it's ok to divide without a float here because it's by 100?  If this is a power of 2 is that better?
    temp_avg = sum1 / ADC_SAMPLES;
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	4a3f      	ldr	r2, [pc, #252]	@ (80011d4 <process_adc_buffer+0x14c>)
 80010d6:	fba2 2303 	umull	r2, r3, r2, r3
 80010da:	08db      	lsrs	r3, r3, #3
 80010dc:	b29a      	uxth	r2, r3
 80010de:	4b3e      	ldr	r3, [pc, #248]	@ (80011d8 <process_adc_buffer+0x150>)
 80010e0:	801a      	strh	r2, [r3, #0]
    vref_avg = sum2 / ADC_SAMPLES;
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	4a3b      	ldr	r2, [pc, #236]	@ (80011d4 <process_adc_buffer+0x14c>)
 80010e6:	fba2 2303 	umull	r2, r3, r2, r3
 80010ea:	08db      	lsrs	r3, r3, #3
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	4b3b      	ldr	r3, [pc, #236]	@ (80011dc <process_adc_buffer+0x154>)
 80010f0:	801a      	strh	r2, [r3, #0]

    // VDDA can be calculated based on the measured vref and the calibration data
    // removed the /1000 to avoid the float
    vdda = (((float)VREFINT_CAL_VREF * (float)*VREFINT_CAL_ADDR) / (float)vref_avg);
 80010f2:	4b3b      	ldr	r3, [pc, #236]	@ (80011e0 <process_adc_buffer+0x158>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	ee07 3a90 	vmov	s15, r3
 80010fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010fe:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80011e4 <process_adc_buffer+0x15c>
 8001102:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001106:	4b35      	ldr	r3, [pc, #212]	@ (80011dc <process_adc_buffer+0x154>)
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001116:	4b34      	ldr	r3, [pc, #208]	@ (80011e8 <process_adc_buffer+0x160>)
 8001118:	edc3 7a00 	vstr	s15, [r3]

    // Knowing vdda and the resolution of adc - the actual voltage can be calculated
    vref = (vdda / ADC_RESOLUTION) * (float)vref_avg;
 800111c:	4b32      	ldr	r3, [pc, #200]	@ (80011e8 <process_adc_buffer+0x160>)
 800111e:	edd3 7a00 	vldr	s15, [r3]
 8001122:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80011ec <process_adc_buffer+0x164>
 8001126:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800112a:	4b2c      	ldr	r3, [pc, #176]	@ (80011dc <process_adc_buffer+0x154>)
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	ee07 3a90 	vmov	s15, r3
 8001132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800113a:	4b2d      	ldr	r3, [pc, #180]	@ (80011f0 <process_adc_buffer+0x168>)
 800113c:	edc3 7a00 	vstr	s15, [r3]

 /*   // this is calibrated, but not scaled by the voltage offset
    temp = (float) (ta * temp_avg - tb);*/

    // TODO this seems to work-ish, however should follow the good advice of "don't do math in the ISR!"
    temp = ((temp_avg * (vdda * 1000) / VREFINT_CAL_VREF) - (int32_t)*TEMPSENSOR_CAL1_ADDR );
 8001140:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <process_adc_buffer+0x150>)
 8001142:	881b      	ldrh	r3, [r3, #0]
 8001144:	ee07 3a90 	vmov	s15, r3
 8001148:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800114c:	4b26      	ldr	r3, [pc, #152]	@ (80011e8 <process_adc_buffer+0x160>)
 800114e:	edd3 7a00 	vldr	s15, [r3]
 8001152:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80011f4 <process_adc_buffer+0x16c>
 8001156:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800115a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800115e:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80011e4 <process_adc_buffer+0x15c>
 8001162:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001166:	4b24      	ldr	r3, [pc, #144]	@ (80011f8 <process_adc_buffer+0x170>)
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001172:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001176:	4b21      	ldr	r3, [pc, #132]	@ (80011fc <process_adc_buffer+0x174>)
 8001178:	edc3 7a00 	vstr	s15, [r3]
    // FIXME this should use the chip macro specified values here, not hardcoded values
    temp = temp * (int32_t)(130-30);
 800117c:	4b1f      	ldr	r3, [pc, #124]	@ (80011fc <process_adc_buffer+0x174>)
 800117e:	edd3 7a00 	vldr	s15, [r3]
 8001182:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001200 <process_adc_buffer+0x178>
 8001186:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118a:	4b1c      	ldr	r3, [pc, #112]	@ (80011fc <process_adc_buffer+0x174>)
 800118c:	edc3 7a00 	vstr	s15, [r3]
    temp = temp / (int32_t)(*TEMPSENSOR_CAL2_ADDR - *TEMPSENSOR_CAL1_ADDR);
 8001190:	4b1a      	ldr	r3, [pc, #104]	@ (80011fc <process_adc_buffer+0x174>)
 8001192:	edd3 6a00 	vldr	s13, [r3]
 8001196:	4b1b      	ldr	r3, [pc, #108]	@ (8001204 <process_adc_buffer+0x17c>)
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	461a      	mov	r2, r3
 800119c:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <process_adc_buffer+0x170>)
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	ee07 3a90 	vmov	s15, r3
 80011a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ae:	4b13      	ldr	r3, [pc, #76]	@ (80011fc <process_adc_buffer+0x174>)
 80011b0:	edc3 7a00 	vstr	s15, [r3]
    temp = temp + 30;
 80011b4:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <process_adc_buffer+0x174>)
 80011b6:	edd3 7a00 	vldr	s15, [r3]
 80011ba:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80011be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011c2:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <process_adc_buffer+0x174>)
 80011c4:	edc3 7a00 	vstr	s15, [r3]


}
 80011c8:	bf00      	nop
 80011ca:	371c      	adds	r7, #28
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	cccccccd 	.word	0xcccccccd
 80011d8:	2000051a 	.word	0x2000051a
 80011dc:	20000518 	.word	0x20000518
 80011e0:	1fff75aa 	.word	0x1fff75aa
 80011e4:	453b8000 	.word	0x453b8000
 80011e8:	2000051c 	.word	0x2000051c
 80011ec:	457ff000 	.word	0x457ff000
 80011f0:	20000520 	.word	0x20000520
 80011f4:	447a0000 	.word	0x447a0000
 80011f8:	1fff75a8 	.word	0x1fff75a8
 80011fc:	20000524 	.word	0x20000524
 8001200:	42c80000 	.word	0x42c80000
 8001204:	1fff75ca 	.word	0x1fff75ca

08001208 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
    process_adc_buffer(&adc_buffer[0]); // We're half way through the buffer, so can safely deal with first half
 8001210:	4803      	ldr	r0, [pc, #12]	@ (8001220 <HAL_ADC_ConvHalfCpltCallback+0x18>)
 8001212:	f7ff ff39 	bl	8001088 <process_adc_buffer>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	200004c4 	.word	0x200004c4

08001224 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
    process_adc_buffer(&adc_buffer[ADC_SAMPLES * 2]); // We're all the way through the buffer, so deal with second half
 800122c:	4803      	ldr	r0, [pc, #12]	@ (800123c <HAL_ADC_ConvCpltCallback+0x18>)
 800122e:	f7ff ff2b 	bl	8001088 <process_adc_buffer>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	200004ec 	.word	0x200004ec

08001240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001240:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001244:	b08b      	sub	sp, #44	@ 0x2c
 8001246:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001248:	f000 ff73 	bl	8002132 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124c:	f000 f8d8 	bl	8001400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001250:	f000 fb70 	bl	8001934 <MX_GPIO_Init>
  MX_DMA_Init();
 8001254:	f000 fb40 	bl	80018d8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001258:	f000 fb0e 	bl	8001878 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800125c:	f000 f934 	bl	80014c8 <MX_ADC1_Init>
  MX_RTC_Init();
 8001260:	f000 f9fe 	bl	8001660 <MX_RTC_Init>
  MX_TIM6_Init();
 8001264:	f000 fad2 	bl	800180c <MX_TIM6_Init>
  MX_CRC_Init();
 8001268:	f000 f9d8 	bl	800161c <MX_CRC_Init>
  MX_TIM1_Init();
 800126c:	f000 fa20 	bl	80016b0 <MX_TIM1_Init>
  MX_CAN1_Init();
 8001270:	f000 f9a0 	bl	80015b4 <MX_CAN1_Init>
  // TODO read up on this and see if this actually makes any sense at all to use.  Advice from the stackexchange post on PWM operation.
  //memset(&sConfigOC, 0, sizeof(sConfigOC));


  // TODO setup PWM
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001274:	2100      	movs	r1, #0
 8001276:	484d      	ldr	r0, [pc, #308]	@ (80013ac <main+0x16c>)
 8001278:	f004 fda8 	bl	8005dcc <HAL_TIM_PWM_Stop>
  // HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800127c:	2100      	movs	r1, #0
 800127e:	484b      	ldr	r0, [pc, #300]	@ (80013ac <main+0x16c>)
 8001280:	f004 fcc6 	bl	8005c10 <HAL_TIM_PWM_Start>

  printf("\n\nStarting\n");
 8001284:	484a      	ldr	r0, [pc, #296]	@ (80013b0 <main+0x170>)
 8001286:	f007 fa7d 	bl	8008784 <puts>
  printf("VREFINT_CAL = %d (0x%04x)\r\n", (uint16_t)*VREFINT_CAL_ADDR, (uint16_t)*VREFINT_CAL_ADDR);
 800128a:	4b4a      	ldr	r3, [pc, #296]	@ (80013b4 <main+0x174>)
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	4619      	mov	r1, r3
 8001290:	4b48      	ldr	r3, [pc, #288]	@ (80013b4 <main+0x174>)
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	4848      	ldr	r0, [pc, #288]	@ (80013b8 <main+0x178>)
 8001298:	f007 fa0c 	bl	80086b4 <iprintf>
  printf("TEMPSENSOR_CAL1 = %d (0x%04x)\r\n", (uint16_t)*TEMPSENSOR_CAL1_ADDR, (uint16_t)*TEMPSENSOR_CAL1_ADDR);
 800129c:	4b47      	ldr	r3, [pc, #284]	@ (80013bc <main+0x17c>)
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	4619      	mov	r1, r3
 80012a2:	4b46      	ldr	r3, [pc, #280]	@ (80013bc <main+0x17c>)
 80012a4:	881b      	ldrh	r3, [r3, #0]
 80012a6:	461a      	mov	r2, r3
 80012a8:	4845      	ldr	r0, [pc, #276]	@ (80013c0 <main+0x180>)
 80012aa:	f007 fa03 	bl	80086b4 <iprintf>
  printf("TEMPSENSOR_CAL2 = %d (0x%04x)\r\n", (uint16_t)*TEMPSENSOR_CAL2_ADDR, (uint16_t)*TEMPSENSOR_CAL2_ADDR);
 80012ae:	4b45      	ldr	r3, [pc, #276]	@ (80013c4 <main+0x184>)
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4b43      	ldr	r3, [pc, #268]	@ (80013c4 <main+0x184>)
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	4843      	ldr	r0, [pc, #268]	@ (80013c8 <main+0x188>)
 80012bc:	f007 f9fa 	bl	80086b4 <iprintf>

  // Calculate transfer function values - a and b in simple linear equation y = ax + b
  // TODO check this algorithm to ensure it tracks the suggested practice by ST

  ta = (float)((uint16_t)TEMPSENSOR_CAL2_TEMP - (uint16_t)TEMPSENSOR_CAL1_TEMP) / ((uint16_t)*TEMPSENSOR_CAL2_ADDR - (uint16_t)*TEMPSENSOR_CAL1_ADDR);
 80012c0:	4b40      	ldr	r3, [pc, #256]	@ (80013c4 <main+0x184>)
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	4b3d      	ldr	r3, [pc, #244]	@ (80013bc <main+0x17c>)
 80012c8:	881b      	ldrh	r3, [r3, #0]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	ee07 3a90 	vmov	s15, r3
 80012d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d4:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80013cc <main+0x18c>
 80012d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012dc:	4b3c      	ldr	r3, [pc, #240]	@ (80013d0 <main+0x190>)
 80012de:	edc3 7a00 	vstr	s15, [r3]
  tb = ((ta * (uint16_t)*TEMPSENSOR_CAL1_ADDR) + (uint16_t)TEMPSENSOR_CAL1_TEMP);
 80012e2:	4b36      	ldr	r3, [pc, #216]	@ (80013bc <main+0x17c>)
 80012e4:	881b      	ldrh	r3, [r3, #0]
 80012e6:	ee07 3a90 	vmov	s15, r3
 80012ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ee:	4b38      	ldr	r3, [pc, #224]	@ (80013d0 <main+0x190>)
 80012f0:	edd3 7a00 	vldr	s15, [r3]
 80012f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012f8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80012fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001300:	4b34      	ldr	r3, [pc, #208]	@ (80013d4 <main+0x194>)
 8001302:	edc3 7a00 	vstr	s15, [r3]

  printf("Temp calibration: t = %0.3f * tmeasured - %0.3f\r\n", ta, tb);
 8001306:	4b32      	ldr	r3, [pc, #200]	@ (80013d0 <main+0x190>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f91c 	bl	8000548 <__aeabi_f2d>
 8001310:	4604      	mov	r4, r0
 8001312:	460d      	mov	r5, r1
 8001314:	4b2f      	ldr	r3, [pc, #188]	@ (80013d4 <main+0x194>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f915 	bl	8000548 <__aeabi_f2d>
 800131e:	4602      	mov	r2, r0
 8001320:	460b      	mov	r3, r1
 8001322:	e9cd 2300 	strd	r2, r3, [sp]
 8001326:	4622      	mov	r2, r4
 8001328:	462b      	mov	r3, r5
 800132a:	482b      	ldr	r0, [pc, #172]	@ (80013d8 <main+0x198>)
 800132c:	f007 f9c2 	bl	80086b4 <iprintf>

  HAL_TIM_Base_Start_IT(&htim6); // First get the timer running
 8001330:	482a      	ldr	r0, [pc, #168]	@ (80013dc <main+0x19c>)
 8001332:	f004 fbb7 	bl	8005aa4 <HAL_TIM_Base_Start_IT>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, ADC_SAMPLES * 2 * 2); // Now fire up the ADC DMA
 8001336:	2228      	movs	r2, #40	@ 0x28
 8001338:	4929      	ldr	r1, [pc, #164]	@ (80013e0 <main+0x1a0>)
 800133a:	482a      	ldr	r0, [pc, #168]	@ (80013e4 <main+0x1a4>)
 800133c:	f001 fa8a 	bl	8002854 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t now = 0, then = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	2300      	movs	r3, #0
 8001346:	607b      	str	r3, [r7, #4]

  while (1)
  {
      now = HAL_GetTick();
 8001348:	f000 ff5c 	bl	8002204 <HAL_GetTick>
 800134c:	6038      	str	r0, [r7, #0]

      if (now - then >= 1000)
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001358:	d3f6      	bcc.n	8001348 <main+0x108>
	{

         printf("VDDA = %5.3f V Vref = %5.3f V (raw = %d) Temp = %4.2f C (raw = %d)\r\n", vdda, vref, vref_avg, temp, temp_avg);
 800135a:	4b23      	ldr	r3, [pc, #140]	@ (80013e8 <main+0x1a8>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff f8f2 	bl	8000548 <__aeabi_f2d>
 8001364:	4680      	mov	r8, r0
 8001366:	4689      	mov	r9, r1
 8001368:	4b20      	ldr	r3, [pc, #128]	@ (80013ec <main+0x1ac>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff f8eb 	bl	8000548 <__aeabi_f2d>
 8001372:	4604      	mov	r4, r0
 8001374:	460d      	mov	r5, r1
 8001376:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <main+0x1b0>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	461e      	mov	r6, r3
 800137c:	4b1d      	ldr	r3, [pc, #116]	@ (80013f4 <main+0x1b4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f8e1 	bl	8000548 <__aeabi_f2d>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	491b      	ldr	r1, [pc, #108]	@ (80013f8 <main+0x1b8>)
 800138c:	8809      	ldrh	r1, [r1, #0]
 800138e:	9106      	str	r1, [sp, #24]
 8001390:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001394:	9602      	str	r6, [sp, #8]
 8001396:	e9cd 4500 	strd	r4, r5, [sp]
 800139a:	4642      	mov	r2, r8
 800139c:	464b      	mov	r3, r9
 800139e:	4817      	ldr	r0, [pc, #92]	@ (80013fc <main+0x1bc>)
 80013a0:	f007 f988 	bl	80086b4 <iprintf>

         then = now;
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	607b      	str	r3, [r7, #4]
      now = HAL_GetTick();
 80013a8:	e7ce      	b.n	8001348 <main+0x108>
 80013aa:	bf00      	nop
 80013ac:	2000030c 	.word	0x2000030c
 80013b0:	0800c028 	.word	0x0800c028
 80013b4:	1fff75aa 	.word	0x1fff75aa
 80013b8:	0800c034 	.word	0x0800c034
 80013bc:	1fff75a8 	.word	0x1fff75a8
 80013c0:	0800c050 	.word	0x0800c050
 80013c4:	1fff75ca 	.word	0x1fff75ca
 80013c8:	0800c070 	.word	0x0800c070
 80013cc:	42c80000 	.word	0x42c80000
 80013d0:	200004bc 	.word	0x200004bc
 80013d4:	200004c0 	.word	0x200004c0
 80013d8:	0800c090 	.word	0x0800c090
 80013dc:	20000358 	.word	0x20000358
 80013e0:	200004c4 	.word	0x200004c4
 80013e4:	200001f0 	.word	0x200001f0
 80013e8:	2000051c 	.word	0x2000051c
 80013ec:	20000520 	.word	0x20000520
 80013f0:	20000518 	.word	0x20000518
 80013f4:	20000524 	.word	0x20000524
 80013f8:	2000051a 	.word	0x2000051a
 80013fc:	0800c0c4 	.word	0x0800c0c4

08001400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b096      	sub	sp, #88	@ 0x58
 8001404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	2244      	movs	r2, #68	@ 0x44
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f007 fab8 	bl	8008984 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001414:	463b      	mov	r3, r7
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
 8001420:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001422:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001426:	f003 f841 	bl	80044ac <HAL_PWREx_ControlVoltageScaling>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001430:	f000 faca 	bl	80019c8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001434:	f003 f81c 	bl	8004470 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001438:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <SystemClock_Config+0xc4>)
 800143a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800143e:	4a21      	ldr	r2, [pc, #132]	@ (80014c4 <SystemClock_Config+0xc4>)
 8001440:	f023 0318 	bic.w	r3, r3, #24
 8001444:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8001448:	231c      	movs	r3, #28
 800144a:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800144c:	2301      	movs	r3, #1
 800144e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001450:	2301      	movs	r3, #1
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001454:	2301      	movs	r3, #1
 8001456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800145c:	2360      	movs	r3, #96	@ 0x60
 800145e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001460:	2302      	movs	r3, #2
 8001462:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001464:	2301      	movs	r3, #1
 8001466:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001468:	2301      	movs	r3, #1
 800146a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800146c:	2310      	movs	r3, #16
 800146e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001470:	2307      	movs	r3, #7
 8001472:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001474:	2302      	movs	r3, #2
 8001476:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001478:	2302      	movs	r3, #2
 800147a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	4618      	mov	r0, r3
 8001482:	f003 f869 	bl	8004558 <HAL_RCC_OscConfig>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800148c:	f000 fa9c 	bl	80019c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001490:	230f      	movs	r3, #15
 8001492:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001494:	2303      	movs	r3, #3
 8001496:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001498:	2300      	movs	r3, #0
 800149a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014a4:	463b      	mov	r3, r7
 80014a6:	2101      	movs	r1, #1
 80014a8:	4618      	mov	r0, r3
 80014aa:	f003 fc69 	bl	8004d80 <HAL_RCC_ClockConfig>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80014b4:	f000 fa88 	bl	80019c8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80014b8:	f004 f87c 	bl	80055b4 <HAL_RCCEx_EnableMSIPLLMode>
}
 80014bc:	bf00      	nop
 80014be:	3758      	adds	r7, #88	@ 0x58
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40021000 	.word	0x40021000

080014c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ce:	463b      	mov	r3, r7
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
 80014dc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014de:	4b31      	ldr	r3, [pc, #196]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 80014e0:	4a31      	ldr	r2, [pc, #196]	@ (80015a8 <MX_ADC1_Init+0xe0>)
 80014e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014e4:	4b2f      	ldr	r3, [pc, #188]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 80014e6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80014ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014ec:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014f2:	4b2c      	ldr	r3, [pc, #176]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014f8:	4b2a      	ldr	r3, [pc, #168]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014fe:	4b29      	ldr	r3, [pc, #164]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001500:	2204      	movs	r2, #4
 8001502:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001504:	4b27      	ldr	r3, [pc, #156]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001506:	2200      	movs	r2, #0
 8001508:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800150a:	4b26      	ldr	r3, [pc, #152]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 800150c:	2201      	movs	r2, #1
 800150e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8001510:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001512:	2202      	movs	r2, #2
 8001514:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001516:	4b23      	ldr	r3, [pc, #140]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 800151e:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001520:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 8001524:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001526:	4b1f      	ldr	r3, [pc, #124]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001528:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800152c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800152e:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001530:	2201      	movs	r2, #1
 8001532:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001536:	4b1b      	ldr	r3, [pc, #108]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001538:	2200      	movs	r2, #0
 800153a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800153c:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001544:	4817      	ldr	r0, [pc, #92]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001546:	f001 f843 	bl	80025d0 <HAL_ADC_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001550:	f000 fa3a 	bl	80019c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001554:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <MX_ADC1_Init+0xe4>)
 8001556:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001558:	2306      	movs	r3, #6
 800155a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800155c:	2305      	movs	r3, #5
 800155e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001560:	237f      	movs	r3, #127	@ 0x7f
 8001562:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001564:	2304      	movs	r3, #4
 8001566:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800156c:	463b      	mov	r3, r7
 800156e:	4619      	mov	r1, r3
 8001570:	480c      	ldr	r0, [pc, #48]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 8001572:	f001 fbbb 	bl	8002cec <HAL_ADC_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 800157c:	f000 fa24 	bl	80019c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8001580:	4b0b      	ldr	r3, [pc, #44]	@ (80015b0 <MX_ADC1_Init+0xe8>)
 8001582:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001584:	230c      	movs	r3, #12
 8001586:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	4619      	mov	r1, r3
 800158c:	4805      	ldr	r0, [pc, #20]	@ (80015a4 <MX_ADC1_Init+0xdc>)
 800158e:	f001 fbad 	bl	8002cec <HAL_ADC_ConfigChannel>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8001598:	f000 fa16 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800159c:	bf00      	nop
 800159e:	3718      	adds	r7, #24
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	200001f0 	.word	0x200001f0
 80015a8:	50040000 	.word	0x50040000
 80015ac:	c7520000 	.word	0xc7520000
 80015b0:	cb840000 	.word	0xcb840000

080015b4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80015b8:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015ba:	4a17      	ldr	r2, [pc, #92]	@ (8001618 <MX_CAN1_Init+0x64>)
 80015bc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015c0:	2210      	movs	r2, #16
 80015c2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80015c4:	4b13      	ldr	r3, [pc, #76]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80015ca:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80015d0:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80015d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015d8:	2200      	movs	r2, #0
 80015da:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80015dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015de:	2200      	movs	r2, #0
 80015e0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80015e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80015e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80015ee:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80015f4:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <MX_CAN1_Init+0x60>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001600:	4804      	ldr	r0, [pc, #16]	@ (8001614 <MX_CAN1_Init+0x60>)
 8001602:	f002 f8a1 	bl	8003748 <HAL_CAN_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 800160c:	f000 f9dc 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}
 8001614:	2000029c 	.word	0x2000029c
 8001618:	40006400 	.word	0x40006400

0800161c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001620:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <MX_CRC_Init+0x3c>)
 8001622:	4a0e      	ldr	r2, [pc, #56]	@ (800165c <MX_CRC_Init+0x40>)
 8001624:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001626:	4b0c      	ldr	r3, [pc, #48]	@ (8001658 <MX_CRC_Init+0x3c>)
 8001628:	2200      	movs	r2, #0
 800162a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800162c:	4b0a      	ldr	r3, [pc, #40]	@ (8001658 <MX_CRC_Init+0x3c>)
 800162e:	2200      	movs	r2, #0
 8001630:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <MX_CRC_Init+0x3c>)
 8001634:	2200      	movs	r2, #0
 8001636:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001638:	4b07      	ldr	r3, [pc, #28]	@ (8001658 <MX_CRC_Init+0x3c>)
 800163a:	2200      	movs	r2, #0
 800163c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800163e:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <MX_CRC_Init+0x3c>)
 8001640:	2201      	movs	r2, #1
 8001642:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001644:	4804      	ldr	r0, [pc, #16]	@ (8001658 <MX_CRC_Init+0x3c>)
 8001646:	f002 fa8d 	bl	8003b64 <HAL_CRC_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001650:	f000 f9ba 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200002c4 	.word	0x200002c4
 800165c:	40023000 	.word	0x40023000

08001660 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001664:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <MX_RTC_Init+0x48>)
 8001666:	4a11      	ldr	r2, [pc, #68]	@ (80016ac <MX_RTC_Init+0x4c>)
 8001668:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800166a:	4b0f      	ldr	r3, [pc, #60]	@ (80016a8 <MX_RTC_Init+0x48>)
 800166c:	2200      	movs	r2, #0
 800166e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001670:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <MX_RTC_Init+0x48>)
 8001672:	227f      	movs	r2, #127	@ 0x7f
 8001674:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001676:	4b0c      	ldr	r3, [pc, #48]	@ (80016a8 <MX_RTC_Init+0x48>)
 8001678:	22ff      	movs	r2, #255	@ 0xff
 800167a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800167c:	4b0a      	ldr	r3, [pc, #40]	@ (80016a8 <MX_RTC_Init+0x48>)
 800167e:	2200      	movs	r2, #0
 8001680:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001682:	4b09      	ldr	r3, [pc, #36]	@ (80016a8 <MX_RTC_Init+0x48>)
 8001684:	2200      	movs	r2, #0
 8001686:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001688:	4b07      	ldr	r3, [pc, #28]	@ (80016a8 <MX_RTC_Init+0x48>)
 800168a:	2200      	movs	r2, #0
 800168c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800168e:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <MX_RTC_Init+0x48>)
 8001690:	2200      	movs	r2, #0
 8001692:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001694:	4804      	ldr	r0, [pc, #16]	@ (80016a8 <MX_RTC_Init+0x48>)
 8001696:	f004 f88f 	bl	80057b8 <HAL_RTC_Init>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80016a0:	f000 f992 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200002e8 	.word	0x200002e8
 80016ac:	40002800 	.word	0x40002800

080016b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b09a      	sub	sp, #104	@ 0x68
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016b6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016d0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]
 80016e0:	615a      	str	r2, [r3, #20]
 80016e2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	222c      	movs	r2, #44	@ 0x2c
 80016e8:	2100      	movs	r1, #0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f007 f94a 	bl	8008984 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016f0:	4b44      	ldr	r3, [pc, #272]	@ (8001804 <MX_TIM1_Init+0x154>)
 80016f2:	4a45      	ldr	r2, [pc, #276]	@ (8001808 <MX_TIM1_Init+0x158>)
 80016f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80016f6:	4b43      	ldr	r3, [pc, #268]	@ (8001804 <MX_TIM1_Init+0x154>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fc:	4b41      	ldr	r3, [pc, #260]	@ (8001804 <MX_TIM1_Init+0x154>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001702:	4b40      	ldr	r3, [pc, #256]	@ (8001804 <MX_TIM1_Init+0x154>)
 8001704:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001708:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800170a:	4b3e      	ldr	r3, [pc, #248]	@ (8001804 <MX_TIM1_Init+0x154>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001710:	4b3c      	ldr	r3, [pc, #240]	@ (8001804 <MX_TIM1_Init+0x154>)
 8001712:	2200      	movs	r2, #0
 8001714:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001716:	4b3b      	ldr	r3, [pc, #236]	@ (8001804 <MX_TIM1_Init+0x154>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800171c:	4839      	ldr	r0, [pc, #228]	@ (8001804 <MX_TIM1_Init+0x154>)
 800171e:	f004 f969 	bl	80059f4 <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001728:	f000 f94e 	bl	80019c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001730:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001732:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001736:	4619      	mov	r1, r3
 8001738:	4832      	ldr	r0, [pc, #200]	@ (8001804 <MX_TIM1_Init+0x154>)
 800173a:	f004 fde5 	bl	8006308 <HAL_TIM_ConfigClockSource>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001744:	f000 f940 	bl	80019c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001748:	482e      	ldr	r0, [pc, #184]	@ (8001804 <MX_TIM1_Init+0x154>)
 800174a:	f004 f9ff 	bl	8005b4c <HAL_TIM_PWM_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001754:	f000 f938 	bl	80019c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001758:	2300      	movs	r3, #0
 800175a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800175c:	2300      	movs	r3, #0
 800175e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001760:	2300      	movs	r3, #0
 8001762:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001764:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001768:	4619      	mov	r1, r3
 800176a:	4826      	ldr	r0, [pc, #152]	@ (8001804 <MX_TIM1_Init+0x154>)
 800176c:	f005 fa60 	bl	8006c30 <HAL_TIMEx_MasterConfigSynchronization>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001776:	f000 f927 	bl	80019c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800177a:	2360      	movs	r3, #96	@ 0x60
 800177c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 4096;
 800177e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001782:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001784:	2300      	movs	r3, #0
 8001786:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001788:	2300      	movs	r3, #0
 800178a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001790:	2300      	movs	r3, #0
 8001792:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001794:	2300      	movs	r3, #0
 8001796:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001798:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800179c:	2200      	movs	r2, #0
 800179e:	4619      	mov	r1, r3
 80017a0:	4818      	ldr	r0, [pc, #96]	@ (8001804 <MX_TIM1_Init+0x154>)
 80017a2:	f004 fc9d 	bl	80060e0 <HAL_TIM_PWM_ConfigChannel>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80017ac:	f000 f90c 	bl	80019c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017b0:	2300      	movs	r3, #0
 80017b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017b8:	2300      	movs	r3, #0
 80017ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80017d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017d6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80017d8:	2300      	movs	r3, #0
 80017da:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017dc:	2300      	movs	r3, #0
 80017de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017e0:	1d3b      	adds	r3, r7, #4
 80017e2:	4619      	mov	r1, r3
 80017e4:	4807      	ldr	r0, [pc, #28]	@ (8001804 <MX_TIM1_Init+0x154>)
 80017e6:	f005 fa89 	bl	8006cfc <HAL_TIMEx_ConfigBreakDeadTime>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80017f0:	f000 f8ea 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017f4:	4803      	ldr	r0, [pc, #12]	@ (8001804 <MX_TIM1_Init+0x154>)
 80017f6:	f000 fa59 	bl	8001cac <HAL_TIM_MspPostInit>

}
 80017fa:	bf00      	nop
 80017fc:	3768      	adds	r7, #104	@ 0x68
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	2000030c 	.word	0x2000030c
 8001808:	40012c00 	.word	0x40012c00

0800180c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800181c:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <MX_TIM6_Init+0x64>)
 800181e:	4a15      	ldr	r2, [pc, #84]	@ (8001874 <MX_TIM6_Init+0x68>)
 8001820:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 320;
 8001822:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <MX_TIM6_Init+0x64>)
 8001824:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001828:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182a:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <MX_TIM6_Init+0x64>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8001830:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <MX_TIM6_Init+0x64>)
 8001832:	2264      	movs	r2, #100	@ 0x64
 8001834:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <MX_TIM6_Init+0x64>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800183c:	480c      	ldr	r0, [pc, #48]	@ (8001870 <MX_TIM6_Init+0x64>)
 800183e:	f004 f8d9 	bl	80059f4 <HAL_TIM_Base_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001848:	f000 f8be 	bl	80019c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800184c:	2320      	movs	r3, #32
 800184e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001854:	1d3b      	adds	r3, r7, #4
 8001856:	4619      	mov	r1, r3
 8001858:	4805      	ldr	r0, [pc, #20]	@ (8001870 <MX_TIM6_Init+0x64>)
 800185a:	f005 f9e9 	bl	8006c30 <HAL_TIMEx_MasterConfigSynchronization>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001864:	f000 f8b0 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001868:	bf00      	nop
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000358 	.word	0x20000358
 8001874:	40001000 	.word	0x40001000

08001878 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800187c:	4b14      	ldr	r3, [pc, #80]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 800187e:	4a15      	ldr	r2, [pc, #84]	@ (80018d4 <MX_USART2_UART_Init+0x5c>)
 8001880:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001882:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 8001884:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001888:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800188a:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001890:	4b0f      	ldr	r3, [pc, #60]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001896:	4b0e      	ldr	r3, [pc, #56]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 8001898:	2200      	movs	r2, #0
 800189a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800189c:	4b0c      	ldr	r3, [pc, #48]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 800189e:	220c      	movs	r2, #12
 80018a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a2:	4b0b      	ldr	r3, [pc, #44]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a8:	4b09      	ldr	r3, [pc, #36]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ae:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018b4:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018ba:	4805      	ldr	r0, [pc, #20]	@ (80018d0 <MX_USART2_UART_Init+0x58>)
 80018bc:	f005 fab4 	bl	8006e28 <HAL_UART_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018c6:	f000 f87f 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200003a4 	.word	0x200003a4
 80018d4:	40004400 	.word	0x40004400

080018d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018de:	4b14      	ldr	r3, [pc, #80]	@ (8001930 <MX_DMA_Init+0x58>)
 80018e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018e2:	4a13      	ldr	r2, [pc, #76]	@ (8001930 <MX_DMA_Init+0x58>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80018ea:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <MX_DMA_Init+0x58>)
 80018ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	200b      	movs	r0, #11
 80018fc:	f002 f8fb 	bl	8003af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001900:	200b      	movs	r0, #11
 8001902:	f002 f914 	bl	8003b2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	2010      	movs	r0, #16
 800190c:	f002 f8f3 	bl	8003af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001910:	2010      	movs	r0, #16
 8001912:	f002 f90c 	bl	8003b2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2100      	movs	r1, #0
 800191a:	2011      	movs	r0, #17
 800191c:	f002 f8eb 	bl	8003af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001920:	2011      	movs	r0, #17
 8001922:	f002 f904 	bl	8003b2e <HAL_NVIC_EnableIRQ>

}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000

08001934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193a:	f107 030c 	add.w	r3, r7, #12
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
 8001948:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194a:	4b1d      	ldr	r3, [pc, #116]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194e:	4a1c      	ldr	r2, [pc, #112]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001956:	4b1a      	ldr	r3, [pc, #104]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	f003 0304 	and.w	r3, r3, #4
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	4b17      	ldr	r3, [pc, #92]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001966:	4a16      	ldr	r2, [pc, #88]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800196e:	4b14      	ldr	r3, [pc, #80]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 8001970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800197a:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197e:	4a10      	ldr	r2, [pc, #64]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 8001980:	f043 0302 	orr.w	r3, r3, #2
 8001984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001986:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <MX_GPIO_Init+0x8c>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001992:	2200      	movs	r2, #0
 8001994:	2108      	movs	r1, #8
 8001996:	480b      	ldr	r0, [pc, #44]	@ (80019c4 <MX_GPIO_Init+0x90>)
 8001998:	f002 fd38 	bl	800440c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800199c:	2308      	movs	r3, #8
 800199e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a0:	2301      	movs	r3, #1
 80019a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 030c 	add.w	r3, r7, #12
 80019b0:	4619      	mov	r1, r3
 80019b2:	4804      	ldr	r0, [pc, #16]	@ (80019c4 <MX_GPIO_Init+0x90>)
 80019b4:	f002 fbc0 	bl	8004138 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019b8:	bf00      	nop
 80019ba:	3720      	adds	r7, #32
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40021000 	.word	0x40021000
 80019c4:	48000400 	.word	0x48000400

080019c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019cc:	b672      	cpsid	i
}
 80019ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <Error_Handler+0x8>

080019d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019da:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <HAL_MspInit+0x44>)
 80019dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019de:	4a0e      	ldr	r2, [pc, #56]	@ (8001a18 <HAL_MspInit+0x44>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80019e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <HAL_MspInit+0x44>)
 80019e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <HAL_MspInit+0x44>)
 80019f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f6:	4a08      	ldr	r2, [pc, #32]	@ (8001a18 <HAL_MspInit+0x44>)
 80019f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80019fe:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <HAL_MspInit+0x44>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	40021000 	.word	0x40021000

08001a1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b098      	sub	sp, #96	@ 0x60
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a24:	f107 030c 	add.w	r3, r7, #12
 8001a28:	2254      	movs	r2, #84	@ 0x54
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f006 ffa9 	bl	8008984 <memset>
  if(hadc->Instance==ADC1)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a32      	ldr	r2, [pc, #200]	@ (8001b00 <HAL_ADC_MspInit+0xe4>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d15d      	bne.n	8001af8 <HAL_ADC_MspInit+0xdc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a3c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a40:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a42:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001a46:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001a50:	2310      	movs	r3, #16
 8001a52:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a54:	2307      	movs	r3, #7
 8001a56:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001a60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a64:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f003 fbac 	bl	80051c8 <HAL_RCCEx_PeriphCLKConfig>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <HAL_ADC_MspInit+0x5e>
    {
      Error_Handler();
 8001a76:	f7ff ffa7 	bl	80019c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a7a:	4b22      	ldr	r3, [pc, #136]	@ (8001b04 <HAL_ADC_MspInit+0xe8>)
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7e:	4a21      	ldr	r2, [pc, #132]	@ (8001b04 <HAL_ADC_MspInit+0xe8>)
 8001a80:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a86:	4b1f      	ldr	r3, [pc, #124]	@ (8001b04 <HAL_ADC_MspInit+0xe8>)
 8001a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001a92:	4b1d      	ldr	r3, [pc, #116]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001a94:	4a1d      	ldr	r2, [pc, #116]	@ (8001b0c <HAL_ADC_MspInit+0xf0>)
 8001a96:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001a98:	4b1b      	ldr	r3, [pc, #108]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aa4:	4b18      	ldr	r3, [pc, #96]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001aaa:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001aac:	2280      	movs	r2, #128	@ 0x80
 8001aae:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ab0:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001ab2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ab6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ab8:	4b13      	ldr	r3, [pc, #76]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001aba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001abe:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001ac0:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001ac2:	2220      	movs	r2, #32
 8001ac4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ac6:	4b10      	ldr	r3, [pc, #64]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001acc:	480e      	ldr	r0, [pc, #56]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001ace:	f002 f93b 	bl	8003d48 <HAL_DMA_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001ad8:	f7ff ff76 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001ae0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001ae2:	4a09      	ldr	r2, [pc, #36]	@ (8001b08 <HAL_ADC_MspInit+0xec>)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2100      	movs	r1, #0
 8001aec:	2012      	movs	r0, #18
 8001aee:	f002 f802 	bl	8003af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001af2:	2012      	movs	r0, #18
 8001af4:	f002 f81b 	bl	8003b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001af8:	bf00      	nop
 8001afa:	3760      	adds	r7, #96	@ 0x60
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	50040000 	.word	0x50040000
 8001b04:	40021000 	.word	0x40021000
 8001b08:	20000254 	.word	0x20000254
 8001b0c:	40020008 	.word	0x40020008

08001b10 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08a      	sub	sp, #40	@ 0x28
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a18      	ldr	r2, [pc, #96]	@ (8001b90 <HAL_CAN_MspInit+0x80>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d129      	bne.n	8001b86 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001b32:	4b18      	ldr	r3, [pc, #96]	@ (8001b94 <HAL_CAN_MspInit+0x84>)
 8001b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b36:	4a17      	ldr	r2, [pc, #92]	@ (8001b94 <HAL_CAN_MspInit+0x84>)
 8001b38:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b3e:	4b15      	ldr	r3, [pc, #84]	@ (8001b94 <HAL_CAN_MspInit+0x84>)
 8001b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	4b12      	ldr	r3, [pc, #72]	@ (8001b94 <HAL_CAN_MspInit+0x84>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4e:	4a11      	ldr	r2, [pc, #68]	@ (8001b94 <HAL_CAN_MspInit+0x84>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b56:	4b0f      	ldr	r3, [pc, #60]	@ (8001b94 <HAL_CAN_MspInit+0x84>)
 8001b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b62:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b70:	2303      	movs	r3, #3
 8001b72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b74:	2309      	movs	r3, #9
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b82:	f002 fad9 	bl	8004138 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001b86:	bf00      	nop
 8001b88:	3728      	adds	r7, #40	@ 0x28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40006400 	.word	0x40006400
 8001b94:	40021000 	.word	0x40021000

08001b98 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd0 <HAL_CRC_MspInit+0x38>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d10b      	bne.n	8001bc2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <HAL_CRC_MspInit+0x3c>)
 8001bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bae:	4a09      	ldr	r2, [pc, #36]	@ (8001bd4 <HAL_CRC_MspInit+0x3c>)
 8001bb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bb4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001bb6:	4b07      	ldr	r3, [pc, #28]	@ (8001bd4 <HAL_CRC_MspInit+0x3c>)
 8001bb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001bc2:	bf00      	nop
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	40023000 	.word	0x40023000
 8001bd4:	40021000 	.word	0x40021000

08001bd8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b098      	sub	sp, #96	@ 0x60
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	2254      	movs	r2, #84	@ 0x54
 8001be6:	2100      	movs	r1, #0
 8001be8:	4618      	mov	r0, r3
 8001bea:	f006 fecb 	bl	8008984 <memset>
  if(hrtc->Instance==RTC)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a0f      	ldr	r2, [pc, #60]	@ (8001c30 <HAL_RTC_MspInit+0x58>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d117      	bne.n	8001c28 <HAL_RTC_MspInit+0x50>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001bf8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bfc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001bfe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c02:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c04:	f107 030c 	add.w	r3, r7, #12
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f003 fadd 	bl	80051c8 <HAL_RCCEx_PeriphCLKConfig>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001c14:	f7ff fed8 	bl	80019c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <HAL_RTC_MspInit+0x5c>)
 8001c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c1e:	4a05      	ldr	r2, [pc, #20]	@ (8001c34 <HAL_RTC_MspInit+0x5c>)
 8001c20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001c28:	bf00      	nop
 8001c2a:	3760      	adds	r7, #96	@ 0x60
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40002800 	.word	0x40002800
 8001c34:	40021000 	.word	0x40021000

08001c38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a16      	ldr	r2, [pc, #88]	@ (8001ca0 <HAL_TIM_Base_MspInit+0x68>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d10c      	bne.n	8001c64 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c4a:	4b16      	ldr	r3, [pc, #88]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x6c>)
 8001c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c4e:	4a15      	ldr	r2, [pc, #84]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x6c>)
 8001c50:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c56:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x6c>)
 8001c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001c62:	e018      	b.n	8001c96 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a0f      	ldr	r2, [pc, #60]	@ (8001ca8 <HAL_TIM_Base_MspInit+0x70>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d113      	bne.n	8001c96 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x6c>)
 8001c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x6c>)
 8001c74:	f043 0310 	orr.w	r3, r3, #16
 8001c78:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x6c>)
 8001c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7e:	f003 0310 	and.w	r3, r3, #16
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2036      	movs	r0, #54	@ 0x36
 8001c8c:	f001 ff33 	bl	8003af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c90:	2036      	movs	r0, #54	@ 0x36
 8001c92:	f001 ff4c 	bl	8003b2e <HAL_NVIC_EnableIRQ>
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40012c00 	.word	0x40012c00
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40001000 	.word	0x40001000

08001cac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b088      	sub	sp, #32
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 030c 	add.w	r3, r7, #12
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a12      	ldr	r2, [pc, #72]	@ (8001d14 <HAL_TIM_MspPostInit+0x68>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d11d      	bne.n	8001d0a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cce:	4b12      	ldr	r3, [pc, #72]	@ (8001d18 <HAL_TIM_MspPostInit+0x6c>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd2:	4a11      	ldr	r2, [pc, #68]	@ (8001d18 <HAL_TIM_MspPostInit+0x6c>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cda:	4b0f      	ldr	r3, [pc, #60]	@ (8001d18 <HAL_TIM_MspPostInit+0x6c>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ce6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cec:	2302      	movs	r3, #2
 8001cee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfc:	f107 030c 	add.w	r3, r7, #12
 8001d00:	4619      	mov	r1, r3
 8001d02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d06:	f002 fa17 	bl	8004138 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d0a:	bf00      	nop
 8001d0c:	3720      	adds	r7, #32
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40012c00 	.word	0x40012c00
 8001d18:	40021000 	.word	0x40021000

08001d1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b09e      	sub	sp, #120	@ 0x78
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d34:	f107 0310 	add.w	r3, r7, #16
 8001d38:	2254      	movs	r2, #84	@ 0x54
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f006 fe21 	bl	8008984 <memset>
  if(huart->Instance==USART2)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a51      	ldr	r2, [pc, #324]	@ (8001e8c <HAL_UART_MspInit+0x170>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	f040 809b 	bne.w	8001e84 <HAL_UART_MspInit+0x168>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d52:	2300      	movs	r3, #0
 8001d54:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d56:	f107 0310 	add.w	r3, r7, #16
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f003 fa34 	bl	80051c8 <HAL_RCCEx_PeriphCLKConfig>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001d66:	f7ff fe2f 	bl	80019c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d6a:	4b49      	ldr	r3, [pc, #292]	@ (8001e90 <HAL_UART_MspInit+0x174>)
 8001d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6e:	4a48      	ldr	r2, [pc, #288]	@ (8001e90 <HAL_UART_MspInit+0x174>)
 8001d70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d74:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d76:	4b46      	ldr	r3, [pc, #280]	@ (8001e90 <HAL_UART_MspInit+0x174>)
 8001d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d82:	4b43      	ldr	r3, [pc, #268]	@ (8001e90 <HAL_UART_MspInit+0x174>)
 8001d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d86:	4a42      	ldr	r2, [pc, #264]	@ (8001e90 <HAL_UART_MspInit+0x174>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d8e:	4b40      	ldr	r3, [pc, #256]	@ (8001e90 <HAL_UART_MspInit+0x174>)
 8001d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	60bb      	str	r3, [r7, #8]
 8001d98:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001d9a:	2304      	movs	r3, #4
 8001d9c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da6:	2303      	movs	r3, #3
 8001da8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001daa:	2307      	movs	r3, #7
 8001dac:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001dae:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001db2:	4619      	mov	r1, r3
 8001db4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001db8:	f002 f9be 	bl	8004138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001dbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dc0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001dd2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ddc:	f002 f9ac 	bl	8004138 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001de0:	4b2c      	ldr	r3, [pc, #176]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001de2:	4a2d      	ldr	r2, [pc, #180]	@ (8001e98 <HAL_UART_MspInit+0x17c>)
 8001de4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8001de6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001de8:	2202      	movs	r2, #2
 8001dea:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dec:	4b29      	ldr	r3, [pc, #164]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001df2:	4b28      	ldr	r3, [pc, #160]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001df8:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001dfa:	2280      	movs	r2, #128	@ 0x80
 8001dfc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dfe:	4b25      	ldr	r3, [pc, #148]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e04:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001e0a:	4b22      	ldr	r3, [pc, #136]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001e0c:	2220      	movs	r2, #32
 8001e0e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e10:	4b20      	ldr	r3, [pc, #128]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001e16:	481f      	ldr	r0, [pc, #124]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001e18:	f001 ff96 	bl	8003d48 <HAL_DMA_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8001e22:	f7ff fdd1 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a1a      	ldr	r2, [pc, #104]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001e2a:	675a      	str	r2, [r3, #116]	@ 0x74
 8001e2c:	4a19      	ldr	r2, [pc, #100]	@ (8001e94 <HAL_UART_MspInit+0x178>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001e32:	4b1a      	ldr	r3, [pc, #104]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e34:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea0 <HAL_UART_MspInit+0x184>)
 8001e36:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8001e38:	4b18      	ldr	r3, [pc, #96]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e3e:	4b17      	ldr	r3, [pc, #92]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e40:	2210      	movs	r2, #16
 8001e42:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e44:	4b15      	ldr	r3, [pc, #84]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e4a:	4b14      	ldr	r3, [pc, #80]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e4c:	2280      	movs	r2, #128	@ 0x80
 8001e4e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e50:	4b12      	ldr	r3, [pc, #72]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e56:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001e5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e5e:	2220      	movs	r2, #32
 8001e60:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e62:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e68:	480c      	ldr	r0, [pc, #48]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e6a:	f001 ff6d 	bl	8003d48 <HAL_DMA_Init>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <HAL_UART_MspInit+0x15c>
    {
      Error_Handler();
 8001e74:	f7ff fda8 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a08      	ldr	r2, [pc, #32]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e7c:	671a      	str	r2, [r3, #112]	@ 0x70
 8001e7e:	4a07      	ldr	r2, [pc, #28]	@ (8001e9c <HAL_UART_MspInit+0x180>)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e84:	bf00      	nop
 8001e86:	3778      	adds	r7, #120	@ 0x78
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40004400 	.word	0x40004400
 8001e90:	40021000 	.word	0x40021000
 8001e94:	2000042c 	.word	0x2000042c
 8001e98:	4002006c 	.word	0x4002006c
 8001e9c:	20000474 	.word	0x20000474
 8001ea0:	40020080 	.word	0x40020080

08001ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <NMI_Handler+0x4>

08001eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <HardFault_Handler+0x4>

08001eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <MemManage_Handler+0x4>

08001ebc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <BusFault_Handler+0x4>

08001ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <UsageFault_Handler+0x4>

08001ecc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001efa:	f000 f96f 	bl	80021dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f08:	4802      	ldr	r0, [pc, #8]	@ (8001f14 <DMA1_Channel1_IRQHandler+0x10>)
 8001f0a:	f002 f835 	bl	8003f78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000254 	.word	0x20000254

08001f18 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001f1c:	4802      	ldr	r0, [pc, #8]	@ (8001f28 <DMA1_Channel6_IRQHandler+0x10>)
 8001f1e:	f002 f82b 	bl	8003f78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	2000042c 	.word	0x2000042c

08001f2c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001f30:	4802      	ldr	r0, [pc, #8]	@ (8001f3c <DMA1_Channel7_IRQHandler+0x10>)
 8001f32:	f002 f821 	bl	8003f78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	20000474 	.word	0x20000474

08001f40 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001f44:	4802      	ldr	r0, [pc, #8]	@ (8001f50 <ADC1_IRQHandler+0x10>)
 8001f46:	f000 fd09 	bl	800295c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	200001f0 	.word	0x200001f0

08001f54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f58:	4802      	ldr	r0, [pc, #8]	@ (8001f64 <TIM6_DAC_IRQHandler+0x10>)
 8001f5a:	f003 ffbf 	bl	8005edc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000358 	.word	0x20000358

08001f68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return 1;
 8001f6c:	2301      	movs	r3, #1
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <_kill>:

int _kill(int pid, int sig)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f82:	f006 fd51 	bl	8008a28 <__errno>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2216      	movs	r2, #22
 8001f8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <_exit>:

void _exit (int status)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff ffe7 	bl	8001f78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001faa:	bf00      	nop
 8001fac:	e7fd      	b.n	8001faa <_exit+0x12>

08001fae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	b086      	sub	sp, #24
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	60f8      	str	r0, [r7, #12]
 8001fb6:	60b9      	str	r1, [r7, #8]
 8001fb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	e00a      	b.n	8001fd6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fc0:	f3af 8000 	nop.w
 8001fc4:	4601      	mov	r1, r0
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	1c5a      	adds	r2, r3, #1
 8001fca:	60ba      	str	r2, [r7, #8]
 8001fcc:	b2ca      	uxtb	r2, r1
 8001fce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	dbf0      	blt.n	8001fc0 <_read+0x12>
  }

  return len;
 8001fde:	687b      	ldr	r3, [r7, #4]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ff0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002010:	605a      	str	r2, [r3, #4]
  return 0;
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <_isatty>:

int _isatty(int file)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002028:	2301      	movs	r3, #1
}
 800202a:	4618      	mov	r0, r3
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002036:	b480      	push	{r7}
 8002038:	b085      	sub	sp, #20
 800203a:	af00      	add	r7, sp, #0
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002058:	4a14      	ldr	r2, [pc, #80]	@ (80020ac <_sbrk+0x5c>)
 800205a:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <_sbrk+0x60>)
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002064:	4b13      	ldr	r3, [pc, #76]	@ (80020b4 <_sbrk+0x64>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d102      	bne.n	8002072 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800206c:	4b11      	ldr	r3, [pc, #68]	@ (80020b4 <_sbrk+0x64>)
 800206e:	4a12      	ldr	r2, [pc, #72]	@ (80020b8 <_sbrk+0x68>)
 8002070:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002072:	4b10      	ldr	r3, [pc, #64]	@ (80020b4 <_sbrk+0x64>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	429a      	cmp	r2, r3
 800207e:	d207      	bcs.n	8002090 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002080:	f006 fcd2 	bl	8008a28 <__errno>
 8002084:	4603      	mov	r3, r0
 8002086:	220c      	movs	r2, #12
 8002088:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800208a:	f04f 33ff 	mov.w	r3, #4294967295
 800208e:	e009      	b.n	80020a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002090:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <_sbrk+0x64>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002096:	4b07      	ldr	r3, [pc, #28]	@ (80020b4 <_sbrk+0x64>)
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4413      	add	r3, r2
 800209e:	4a05      	ldr	r2, [pc, #20]	@ (80020b4 <_sbrk+0x64>)
 80020a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020a2:	68fb      	ldr	r3, [r7, #12]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	20010000 	.word	0x20010000
 80020b0:	00000400 	.word	0x00000400
 80020b4:	20000528 	.word	0x20000528
 80020b8:	20000680 	.word	0x20000680

080020bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020c0:	4b06      	ldr	r3, [pc, #24]	@ (80020dc <SystemInit+0x20>)
 80020c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c6:	4a05      	ldr	r2, [pc, #20]	@ (80020dc <SystemInit+0x20>)
 80020c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80020d0:	bf00      	nop
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80020e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002118 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020e4:	f7ff ffea 	bl	80020bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020e8:	480c      	ldr	r0, [pc, #48]	@ (800211c <LoopForever+0x6>)
  ldr r1, =_edata
 80020ea:	490d      	ldr	r1, [pc, #52]	@ (8002120 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002124 <LoopForever+0xe>)
  movs r3, #0
 80020ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020f0:	e002      	b.n	80020f8 <LoopCopyDataInit>

080020f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020f6:	3304      	adds	r3, #4

080020f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020fc:	d3f9      	bcc.n	80020f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002128 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002100:	4c0a      	ldr	r4, [pc, #40]	@ (800212c <LoopForever+0x16>)
  movs r3, #0
 8002102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002104:	e001      	b.n	800210a <LoopFillZerobss>

08002106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002108:	3204      	adds	r2, #4

0800210a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800210a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800210c:	d3fb      	bcc.n	8002106 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800210e:	f006 fc91 	bl	8008a34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002112:	f7ff f895 	bl	8001240 <main>

08002116 <LoopForever>:

LoopForever:
    b LoopForever
 8002116:	e7fe      	b.n	8002116 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002118:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800211c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002120:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002124:	0800c590 	.word	0x0800c590
  ldr r2, =_sbss
 8002128:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800212c:	2000067c 	.word	0x2000067c

08002130 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002130:	e7fe      	b.n	8002130 <CAN1_RX0_IRQHandler>

08002132 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800213c:	2003      	movs	r0, #3
 800213e:	f001 fccf 	bl	8003ae0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002142:	2000      	movs	r0, #0
 8002144:	f000 f80e 	bl	8002164 <HAL_InitTick>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d002      	beq.n	8002154 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	71fb      	strb	r3, [r7, #7]
 8002152:	e001      	b.n	8002158 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002154:	f7ff fc3e 	bl	80019d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002158:	79fb      	ldrb	r3, [r7, #7]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
	...

08002164 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800216c:	2300      	movs	r3, #0
 800216e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002170:	4b17      	ldr	r3, [pc, #92]	@ (80021d0 <HAL_InitTick+0x6c>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d023      	beq.n	80021c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002178:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <HAL_InitTick+0x70>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4b14      	ldr	r3, [pc, #80]	@ (80021d0 <HAL_InitTick+0x6c>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	4619      	mov	r1, r3
 8002182:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002186:	fbb3 f3f1 	udiv	r3, r3, r1
 800218a:	fbb2 f3f3 	udiv	r3, r2, r3
 800218e:	4618      	mov	r0, r3
 8002190:	f001 fcdb 	bl	8003b4a <HAL_SYSTICK_Config>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d10f      	bne.n	80021ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b0f      	cmp	r3, #15
 800219e:	d809      	bhi.n	80021b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021a0:	2200      	movs	r2, #0
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	f04f 30ff 	mov.w	r0, #4294967295
 80021a8:	f001 fca5 	bl	8003af6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021ac:	4a0a      	ldr	r2, [pc, #40]	@ (80021d8 <HAL_InitTick+0x74>)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6013      	str	r3, [r2, #0]
 80021b2:	e007      	b.n	80021c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	73fb      	strb	r3, [r7, #15]
 80021b8:	e004      	b.n	80021c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	73fb      	strb	r3, [r7, #15]
 80021be:	e001      	b.n	80021c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000008 	.word	0x20000008
 80021d4:	20000000 	.word	0x20000000
 80021d8:	20000004 	.word	0x20000004

080021dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021e0:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_IncTick+0x20>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	461a      	mov	r2, r3
 80021e6:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <HAL_IncTick+0x24>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4413      	add	r3, r2
 80021ec:	4a04      	ldr	r2, [pc, #16]	@ (8002200 <HAL_IncTick+0x24>)
 80021ee:	6013      	str	r3, [r2, #0]
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000008 	.word	0x20000008
 8002200:	2000052c 	.word	0x2000052c

08002204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return uwTick;
 8002208:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <HAL_GetTick+0x14>)
 800220a:	681b      	ldr	r3, [r3, #0]
}
 800220c:	4618      	mov	r0, r3
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	2000052c 	.word	0x2000052c

0800221c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	431a      	orrs	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	609a      	str	r2, [r3, #8]
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
 800224a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	609a      	str	r2, [r3, #8]
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002278:	4618      	mov	r0, r3
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002284:	b480      	push	{r7}
 8002286:	b087      	sub	sp, #28
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
 8002290:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	3360      	adds	r3, #96	@ 0x60
 8002296:	461a      	mov	r2, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <LL_ADC_SetOffset+0x44>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	4313      	orrs	r3, r2
 80022b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80022bc:	bf00      	nop
 80022be:	371c      	adds	r7, #28
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	03fff000 	.word	0x03fff000

080022cc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3360      	adds	r3, #96	@ 0x60
 80022da:	461a      	mov	r2, r3
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4413      	add	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b087      	sub	sp, #28
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	3360      	adds	r3, #96	@ 0x60
 8002308:	461a      	mov	r2, r3
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	4413      	add	r3, r2
 8002310:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	431a      	orrs	r2, r3
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002322:	bf00      	nop
 8002324:	371c      	adds	r7, #28
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr

0800232e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800232e:	b480      	push	{r7}
 8002330:	b083      	sub	sp, #12
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800233e:	2b00      	cmp	r3, #0
 8002340:	d101      	bne.n	8002346 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002342:	2301      	movs	r3, #1
 8002344:	e000      	b.n	8002348 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002354:	b480      	push	{r7}
 8002356:	b087      	sub	sp, #28
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	3330      	adds	r3, #48	@ 0x30
 8002364:	461a      	mov	r2, r3
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	0a1b      	lsrs	r3, r3, #8
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	f003 030c 	and.w	r3, r3, #12
 8002370:	4413      	add	r3, r2
 8002372:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	f003 031f 	and.w	r3, r3, #31
 800237e:	211f      	movs	r1, #31
 8002380:	fa01 f303 	lsl.w	r3, r1, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	401a      	ands	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	0e9b      	lsrs	r3, r3, #26
 800238c:	f003 011f 	and.w	r1, r3, #31
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	f003 031f 	and.w	r3, r3, #31
 8002396:	fa01 f303 	lsl.w	r3, r1, r3
 800239a:	431a      	orrs	r2, r3
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023a0:	bf00      	nop
 80023a2:	371c      	adds	r7, #28
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80023c0:	2301      	movs	r3, #1
 80023c2:	e000      	b.n	80023c6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b087      	sub	sp, #28
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	3314      	adds	r3, #20
 80023e2:	461a      	mov	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	0e5b      	lsrs	r3, r3, #25
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	4413      	add	r3, r2
 80023f0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	0d1b      	lsrs	r3, r3, #20
 80023fa:	f003 031f 	and.w	r3, r3, #31
 80023fe:	2107      	movs	r1, #7
 8002400:	fa01 f303 	lsl.w	r3, r1, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	401a      	ands	r2, r3
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	0d1b      	lsrs	r3, r3, #20
 800240c:	f003 031f 	and.w	r3, r3, #31
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	fa01 f303 	lsl.w	r3, r1, r3
 8002416:	431a      	orrs	r2, r3
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800241c:	bf00      	nop
 800241e:	371c      	adds	r7, #28
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002440:	43db      	mvns	r3, r3
 8002442:	401a      	ands	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f003 0318 	and.w	r3, r3, #24
 800244a:	4908      	ldr	r1, [pc, #32]	@ (800246c <LL_ADC_SetChannelSingleDiff+0x44>)
 800244c:	40d9      	lsrs	r1, r3
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	400b      	ands	r3, r1
 8002452:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002456:	431a      	orrs	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800245e:	bf00      	nop
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	0007ffff 	.word	0x0007ffff

08002470 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002480:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	6093      	str	r3, [r2, #8]
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024a8:	d101      	bne.n	80024ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80024aa:	2301      	movs	r3, #1
 80024ac:	e000      	b.n	80024b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80024cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024f8:	d101      	bne.n	80024fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80024fa:	2301      	movs	r3, #1
 80024fc:	e000      	b.n	8002500 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800251c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002520:	f043 0201 	orr.w	r2, r3, #1
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <LL_ADC_IsEnabled+0x18>
 8002548:	2301      	movs	r3, #1
 800254a:	e000      	b.n	800254e <LL_ADC_IsEnabled+0x1a>
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800256a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800256e:	f043 0204 	orr.w	r2, r3, #4
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 0304 	and.w	r3, r3, #4
 8002592:	2b04      	cmp	r3, #4
 8002594:	d101      	bne.n	800259a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002596:	2301      	movs	r3, #1
 8002598:	e000      	b.n	800259c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 0308 	and.w	r3, r3, #8
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	d101      	bne.n	80025c0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80025bc:	2301      	movs	r3, #1
 80025be:	e000      	b.n	80025c2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
	...

080025d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025d8:	2300      	movs	r3, #0
 80025da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80025dc:	2300      	movs	r3, #0
 80025de:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e126      	b.n	8002838 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d109      	bne.n	800260c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7ff fa0f 	bl	8001a1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff ff3f 	bl	8002494 <LL_ADC_IsDeepPowerDownEnabled>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d004      	beq.n	8002626 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff ff25 	bl	8002470 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff ff5a 	bl	80024e4 <LL_ADC_IsInternalRegulatorEnabled>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d115      	bne.n	8002662 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff ff3e 	bl	80024bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002640:	4b7f      	ldr	r3, [pc, #508]	@ (8002840 <HAL_ADC_Init+0x270>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	099b      	lsrs	r3, r3, #6
 8002646:	4a7f      	ldr	r2, [pc, #508]	@ (8002844 <HAL_ADC_Init+0x274>)
 8002648:	fba2 2303 	umull	r2, r3, r2, r3
 800264c:	099b      	lsrs	r3, r3, #6
 800264e:	3301      	adds	r3, #1
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002654:	e002      	b.n	800265c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	3b01      	subs	r3, #1
 800265a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f9      	bne.n	8002656 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff ff3c 	bl	80024e4 <LL_ADC_IsInternalRegulatorEnabled>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10d      	bne.n	800268e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002676:	f043 0210 	orr.w	r2, r3, #16
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002682:	f043 0201 	orr.w	r2, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff ff75 	bl	8002582 <LL_ADC_REG_IsConversionOngoing>
 8002698:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800269e:	f003 0310 	and.w	r3, r3, #16
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f040 80bf 	bne.w	8002826 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f040 80bb 	bne.w	8002826 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026b4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80026b8:	f043 0202 	orr.w	r2, r3, #2
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff35 	bl	8002534 <LL_ADC_IsEnabled>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d10b      	bne.n	80026e8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026d0:	485d      	ldr	r0, [pc, #372]	@ (8002848 <HAL_ADC_Init+0x278>)
 80026d2:	f7ff ff2f 	bl	8002534 <LL_ADC_IsEnabled>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d105      	bne.n	80026e8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	4619      	mov	r1, r3
 80026e2:	485a      	ldr	r0, [pc, #360]	@ (800284c <HAL_ADC_Init+0x27c>)
 80026e4:	f7ff fd9a 	bl	800221c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	7e5b      	ldrb	r3, [r3, #25]
 80026ec:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026f2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80026f8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80026fe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002706:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002708:	4313      	orrs	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d106      	bne.n	8002724 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271a:	3b01      	subs	r3, #1
 800271c:	045b      	lsls	r3, r3, #17
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4313      	orrs	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002728:	2b00      	cmp	r3, #0
 800272a:	d009      	beq.n	8002740 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002730:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002738:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	68da      	ldr	r2, [r3, #12]
 8002746:	4b42      	ldr	r3, [pc, #264]	@ (8002850 <HAL_ADC_Init+0x280>)
 8002748:	4013      	ands	r3, r2
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	6812      	ldr	r2, [r2, #0]
 800274e:	69b9      	ldr	r1, [r7, #24]
 8002750:	430b      	orrs	r3, r1
 8002752:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff ff25 	bl	80025a8 <LL_ADC_INJ_IsConversionOngoing>
 800275e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d13d      	bne.n	80027e2 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d13a      	bne.n	80027e2 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002770:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002778:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002788:	f023 0302 	bic.w	r3, r3, #2
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	69b9      	ldr	r1, [r7, #24]
 8002792:	430b      	orrs	r3, r1
 8002794:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800279c:	2b01      	cmp	r3, #1
 800279e:	d118      	bne.n	80027d2 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80027aa:	f023 0304 	bic.w	r3, r3, #4
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027b6:	4311      	orrs	r1, r2
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80027bc:	4311      	orrs	r1, r2
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027c2:	430a      	orrs	r2, r1
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	611a      	str	r2, [r3, #16]
 80027d0:	e007      	b.n	80027e2 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	691a      	ldr	r2, [r3, #16]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 0201 	bic.w	r2, r2, #1
 80027e0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d10c      	bne.n	8002804 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f0:	f023 010f 	bic.w	r1, r3, #15
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	1e5a      	subs	r2, r3, #1
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	631a      	str	r2, [r3, #48]	@ 0x30
 8002802:	e007      	b.n	8002814 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 020f 	bic.w	r2, r2, #15
 8002812:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002818:	f023 0303 	bic.w	r3, r3, #3
 800281c:	f043 0201 	orr.w	r2, r3, #1
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	655a      	str	r2, [r3, #84]	@ 0x54
 8002824:	e007      	b.n	8002836 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282a:	f043 0210 	orr.w	r2, r3, #16
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002836:	7ffb      	ldrb	r3, [r7, #31]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3720      	adds	r7, #32
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20000000 	.word	0x20000000
 8002844:	053e2d63 	.word	0x053e2d63
 8002848:	50040000 	.word	0x50040000
 800284c:	50040300 	.word	0x50040300
 8002850:	fff0c007 	.word	0xfff0c007

08002854 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff fe8c 	bl	8002582 <LL_ADC_REG_IsConversionOngoing>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d167      	bne.n	8002940 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002876:	2b01      	cmp	r3, #1
 8002878:	d101      	bne.n	800287e <HAL_ADC_Start_DMA+0x2a>
 800287a:	2302      	movs	r3, #2
 800287c:	e063      	b.n	8002946 <HAL_ADC_Start_DMA+0xf2>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f000 fe12 	bl	80034b0 <ADC_Enable>
 800288c:	4603      	mov	r3, r0
 800288e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002890:	7dfb      	ldrb	r3, [r7, #23]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d14f      	bne.n	8002936 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800289a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800289e:	f023 0301 	bic.w	r3, r3, #1
 80028a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d006      	beq.n	80028c4 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ba:	f023 0206 	bic.w	r2, r3, #6
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80028c2:	e002      	b.n	80028ca <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ce:	4a20      	ldr	r2, [pc, #128]	@ (8002950 <HAL_ADC_Start_DMA+0xfc>)
 80028d0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002954 <HAL_ADC_Start_DMA+0x100>)
 80028d8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028de:	4a1e      	ldr	r2, [pc, #120]	@ (8002958 <HAL_ADC_Start_DMA+0x104>)
 80028e0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	221c      	movs	r2, #28
 80028e8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 0210 	orr.w	r2, r2, #16
 8002900:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68da      	ldr	r2, [r3, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f042 0201 	orr.w	r2, r2, #1
 8002910:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	3340      	adds	r3, #64	@ 0x40
 800291c:	4619      	mov	r1, r3
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f001 fac9 	bl	8003eb8 <HAL_DMA_Start_IT>
 8002926:	4603      	mov	r3, r0
 8002928:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fe13 	bl	800255a <LL_ADC_REG_StartConversion>
 8002934:	e006      	b.n	8002944 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800293e:	e001      	b.n	8002944 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002940:	2302      	movs	r3, #2
 8002942:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002944:	7dfb      	ldrb	r3, [r7, #23]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3718      	adds	r7, #24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	080035bd 	.word	0x080035bd
 8002954:	08003695 	.word	0x08003695
 8002958:	080036b1 	.word	0x080036b1

0800295c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b088      	sub	sp, #32
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002964:	2300      	movs	r3, #0
 8002966:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d017      	beq.n	80029b2 <HAL_ADC_IRQHandler+0x56>
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d012      	beq.n	80029b2 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002990:	f003 0310 	and.w	r3, r3, #16
 8002994:	2b00      	cmp	r3, #0
 8002996:	d105      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 fec5 	bl	8003734 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2202      	movs	r2, #2
 80029b0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d004      	beq.n	80029c6 <HAL_ADC_IRQHandler+0x6a>
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	f003 0304 	and.w	r3, r3, #4
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d109      	bne.n	80029da <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d05e      	beq.n	8002a8e <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	f003 0308 	and.w	r3, r3, #8
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d059      	beq.n	8002a8e <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029de:	f003 0310 	and.w	r3, r3, #16
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d105      	bne.n	80029f2 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff fc99 	bl	800232e <LL_ADC_REG_IsTriggerSourceSWStart>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d03e      	beq.n	8002a80 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d135      	bne.n	8002a80 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b08      	cmp	r3, #8
 8002a20:	d12e      	bne.n	8002a80 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff fdab 	bl	8002582 <LL_ADC_REG_IsConversionOngoing>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d11a      	bne.n	8002a68 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 020c 	bic.w	r2, r2, #12
 8002a40:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a46:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d112      	bne.n	8002a80 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a5e:	f043 0201 	orr.w	r2, r3, #1
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a66:	e00b      	b.n	8002a80 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a6c:	f043 0210 	orr.w	r2, r3, #16
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a78:	f043 0201 	orr.w	r2, r3, #1
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7fe fbcf 	bl	8001224 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	220c      	movs	r2, #12
 8002a8c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	f003 0320 	and.w	r3, r3, #32
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d004      	beq.n	8002aa2 <HAL_ADC_IRQHandler+0x146>
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	f003 0320 	and.w	r3, r3, #32
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d109      	bne.n	8002ab6 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d072      	beq.n	8002b92 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d06d      	beq.n	8002b92 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aba:	f003 0310 	and.w	r3, r3, #16
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d105      	bne.n	8002ace <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff fc6a 	bl	80023ac <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002ad8:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff fc25 	bl	800232e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ae4:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d047      	beq.n	8002b84 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d007      	beq.n	8002b0e <HAL_ADC_IRQHandler+0x1b2>
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d03f      	beq.n	8002b84 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d13a      	bne.n	8002b84 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b18:	2b40      	cmp	r3, #64	@ 0x40
 8002b1a:	d133      	bne.n	8002b84 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d12e      	bne.n	8002b84 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff fd3c 	bl	80025a8 <LL_ADC_INJ_IsConversionOngoing>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d11a      	bne.n	8002b6c <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b44:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b4a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d112      	bne.n	8002b84 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b62:	f043 0201 	orr.w	r2, r3, #1
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b6a:	e00b      	b.n	8002b84 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b70:	f043 0210 	orr.w	r2, r3, #16
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7c:	f043 0201 	orr.w	r2, r3, #1
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f000 fdad 	bl	80036e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2260      	movs	r2, #96	@ 0x60
 8002b90:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d011      	beq.n	8002bc0 <HAL_ADC_IRQHandler+0x264>
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00c      	beq.n	8002bc0 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002baa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f886 	bl	8002cc4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2280      	movs	r2, #128	@ 0x80
 8002bbe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d012      	beq.n	8002bf0 <HAL_ADC_IRQHandler+0x294>
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00d      	beq.n	8002bf0 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f000 fd93 	bl	800370c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002bee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d012      	beq.n	8002c20 <HAL_ADC_IRQHandler+0x2c4>
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00d      	beq.n	8002c20 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c08:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 fd85 	bl	8003720 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c1e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	f003 0310 	and.w	r3, r3, #16
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d02a      	beq.n	8002c80 <HAL_ADC_IRQHandler+0x324>
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f003 0310 	and.w	r3, r3, #16
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d025      	beq.n	8002c80 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d102      	bne.n	8002c42 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	61fb      	str	r3, [r7, #28]
 8002c40:	e008      	b.n	8002c54 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002c50:	2301      	movs	r3, #1
 8002c52:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d10e      	bne.n	8002c78 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6a:	f043 0202 	orr.w	r2, r3, #2
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f830 	bl	8002cd8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2210      	movs	r2, #16
 8002c7e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d018      	beq.n	8002cbc <HAL_ADC_IRQHandler+0x360>
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d013      	beq.n	8002cbc <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c98:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca4:	f043 0208 	orr.w	r2, r3, #8
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cb4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 fd1e 	bl	80036f8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002cbc:	bf00      	nop
 8002cbe:	3720      	adds	r7, #32
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002ccc:	bf00      	nop
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b0b6      	sub	sp, #216	@ 0xd8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d101      	bne.n	8002d0e <HAL_ADC_ConfigChannel+0x22>
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e3bb      	b.n	8003486 <HAL_ADC_ConfigChannel+0x79a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff fc31 	bl	8002582 <LL_ADC_REG_IsConversionOngoing>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	f040 83a0 	bne.w	8003468 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b05      	cmp	r3, #5
 8002d36:	d824      	bhi.n	8002d82 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	3b02      	subs	r3, #2
 8002d3e:	2b03      	cmp	r3, #3
 8002d40:	d81b      	bhi.n	8002d7a <HAL_ADC_ConfigChannel+0x8e>
 8002d42:	a201      	add	r2, pc, #4	@ (adr r2, 8002d48 <HAL_ADC_ConfigChannel+0x5c>)
 8002d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d48:	08002d59 	.word	0x08002d59
 8002d4c:	08002d61 	.word	0x08002d61
 8002d50:	08002d69 	.word	0x08002d69
 8002d54:	08002d71 	.word	0x08002d71
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002d58:	230c      	movs	r3, #12
 8002d5a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d5e:	e010      	b.n	8002d82 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002d60:	2312      	movs	r3, #18
 8002d62:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d66:	e00c      	b.n	8002d82 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002d68:	2318      	movs	r3, #24
 8002d6a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d6e:	e008      	b.n	8002d82 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002d70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d78:	e003      	b.n	8002d82 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002d7a:	2306      	movs	r3, #6
 8002d7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d80:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6818      	ldr	r0, [r3, #0]
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002d90:	f7ff fae0 	bl	8002354 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff fbf2 	bl	8002582 <LL_ADC_REG_IsConversionOngoing>
 8002d9e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fbfe 	bl	80025a8 <LL_ADC_INJ_IsConversionOngoing>
 8002dac:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002db0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f040 81a4 	bne.w	8003102 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f040 819f 	bne.w	8003102 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	6819      	ldr	r1, [r3, #0]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	f7ff fafe 	bl	80023d2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	695a      	ldr	r2, [r3, #20]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	08db      	lsrs	r3, r3, #3
 8002de2:	f003 0303 	and.w	r3, r3, #3
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d00a      	beq.n	8002e0e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	6919      	ldr	r1, [r3, #16]
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e08:	f7ff fa3c 	bl	8002284 <LL_ADC_SetOffset>
 8002e0c:	e179      	b.n	8003102 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2100      	movs	r1, #0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff fa59 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10a      	bne.n	8002e3a <HAL_ADC_ConfigChannel+0x14e>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2100      	movs	r1, #0
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff fa4e 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002e30:	4603      	mov	r3, r0
 8002e32:	0e9b      	lsrs	r3, r3, #26
 8002e34:	f003 021f 	and.w	r2, r3, #31
 8002e38:	e01e      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x18c>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2100      	movs	r1, #0
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fa43 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002e46:	4603      	mov	r3, r0
 8002e48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e50:	fa93 f3a3 	rbit	r3, r3
 8002e54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e5c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e60:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d101      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002e68:	2320      	movs	r3, #32
 8002e6a:	e004      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002e6c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e70:	fab3 f383 	clz	r3, r3
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d105      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x1a4>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	0e9b      	lsrs	r3, r3, #26
 8002e8a:	f003 031f 	and.w	r3, r3, #31
 8002e8e:	e018      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x1d6>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e9c:	fa93 f3a3 	rbit	r3, r3
 8002ea0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002ea4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ea8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002eac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002eb4:	2320      	movs	r3, #32
 8002eb6:	e004      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002eb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ebc:	fab3 f383 	clz	r3, r3
 8002ec0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d106      	bne.n	8002ed4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7ff fa12 	bl	80022f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2101      	movs	r1, #1
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff f9f6 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10a      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x214>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2101      	movs	r1, #1
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff f9eb 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	0e9b      	lsrs	r3, r3, #26
 8002efa:	f003 021f 	and.w	r2, r3, #31
 8002efe:	e01e      	b.n	8002f3e <HAL_ADC_ConfigChannel+0x252>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2101      	movs	r1, #1
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff f9e0 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f16:	fa93 f3a3 	rbit	r3, r3
 8002f1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002f1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002f26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002f2e:	2320      	movs	r3, #32
 8002f30:	e004      	b.n	8002f3c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002f32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f36:	fab3 f383 	clz	r3, r3
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d105      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x26a>
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	0e9b      	lsrs	r3, r3, #26
 8002f50:	f003 031f 	and.w	r3, r3, #31
 8002f54:	e018      	b.n	8002f88 <HAL_ADC_ConfigChannel+0x29c>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f62:	fa93 f3a3 	rbit	r3, r3
 8002f66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002f6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f6e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002f72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002f7a:	2320      	movs	r3, #32
 8002f7c:	e004      	b.n	8002f88 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002f7e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f82:	fab3 f383 	clz	r3, r3
 8002f86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d106      	bne.n	8002f9a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2200      	movs	r2, #0
 8002f92:	2101      	movs	r1, #1
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff f9af 	bl	80022f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2102      	movs	r1, #2
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff f993 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d10a      	bne.n	8002fc6 <HAL_ADC_ConfigChannel+0x2da>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7ff f988 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	0e9b      	lsrs	r3, r3, #26
 8002fc0:	f003 021f 	and.w	r2, r3, #31
 8002fc4:	e01e      	b.n	8003004 <HAL_ADC_ConfigChannel+0x318>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2102      	movs	r1, #2
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff f97d 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fdc:	fa93 f3a3 	rbit	r3, r3
 8002fe0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002fe4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fe8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002fec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002ff4:	2320      	movs	r3, #32
 8002ff6:	e004      	b.n	8003002 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002ff8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ffc:	fab3 f383 	clz	r3, r3
 8003000:	b2db      	uxtb	r3, r3
 8003002:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300c:	2b00      	cmp	r3, #0
 800300e:	d105      	bne.n	800301c <HAL_ADC_ConfigChannel+0x330>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	0e9b      	lsrs	r3, r3, #26
 8003016:	f003 031f 	and.w	r3, r3, #31
 800301a:	e014      	b.n	8003046 <HAL_ADC_ConfigChannel+0x35a>
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003022:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003024:	fa93 f3a3 	rbit	r3, r3
 8003028:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800302a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800302c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003030:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003038:	2320      	movs	r3, #32
 800303a:	e004      	b.n	8003046 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800303c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003040:	fab3 f383 	clz	r3, r3
 8003044:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003046:	429a      	cmp	r2, r3
 8003048:	d106      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2200      	movs	r2, #0
 8003050:	2102      	movs	r1, #2
 8003052:	4618      	mov	r0, r3
 8003054:	f7ff f950 	bl	80022f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2103      	movs	r1, #3
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff f934 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8003064:	4603      	mov	r3, r0
 8003066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10a      	bne.n	8003084 <HAL_ADC_ConfigChannel+0x398>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2103      	movs	r1, #3
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff f929 	bl	80022cc <LL_ADC_GetOffsetChannel>
 800307a:	4603      	mov	r3, r0
 800307c:	0e9b      	lsrs	r3, r3, #26
 800307e:	f003 021f 	and.w	r2, r3, #31
 8003082:	e017      	b.n	80030b4 <HAL_ADC_ConfigChannel+0x3c8>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2103      	movs	r1, #3
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff f91e 	bl	80022cc <LL_ADC_GetOffsetChannel>
 8003090:	4603      	mov	r3, r0
 8003092:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003094:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003096:	fa93 f3a3 	rbit	r3, r3
 800309a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800309c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800309e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80030a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80030a6:	2320      	movs	r3, #32
 80030a8:	e003      	b.n	80030b2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80030aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030ac:	fab3 f383 	clz	r3, r3
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d105      	bne.n	80030cc <HAL_ADC_ConfigChannel+0x3e0>
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	0e9b      	lsrs	r3, r3, #26
 80030c6:	f003 031f 	and.w	r3, r3, #31
 80030ca:	e011      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x404>
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030d4:	fa93 f3a3 	rbit	r3, r3
 80030d8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80030da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030dc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80030de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80030e4:	2320      	movs	r3, #32
 80030e6:	e003      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80030e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030ea:	fab3 f383 	clz	r3, r3
 80030ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d106      	bne.n	8003102 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2200      	movs	r2, #0
 80030fa:	2103      	movs	r1, #3
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff f8fb 	bl	80022f8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff fa14 	bl	8002534 <LL_ADC_IsEnabled>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	f040 8140 	bne.w	8003394 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6818      	ldr	r0, [r3, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	6819      	ldr	r1, [r3, #0]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	461a      	mov	r2, r3
 8003122:	f7ff f981 	bl	8002428 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	4a8f      	ldr	r2, [pc, #572]	@ (8003368 <HAL_ADC_ConfigChannel+0x67c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	f040 8131 	bne.w	8003394 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10b      	bne.n	800315a <HAL_ADC_ConfigChannel+0x46e>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	0e9b      	lsrs	r3, r3, #26
 8003148:	3301      	adds	r3, #1
 800314a:	f003 031f 	and.w	r3, r3, #31
 800314e:	2b09      	cmp	r3, #9
 8003150:	bf94      	ite	ls
 8003152:	2301      	movls	r3, #1
 8003154:	2300      	movhi	r3, #0
 8003156:	b2db      	uxtb	r3, r3
 8003158:	e019      	b.n	800318e <HAL_ADC_ConfigChannel+0x4a2>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003160:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003162:	fa93 f3a3 	rbit	r3, r3
 8003166:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003168:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800316a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800316c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003172:	2320      	movs	r3, #32
 8003174:	e003      	b.n	800317e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003178:	fab3 f383 	clz	r3, r3
 800317c:	b2db      	uxtb	r3, r3
 800317e:	3301      	adds	r3, #1
 8003180:	f003 031f 	and.w	r3, r3, #31
 8003184:	2b09      	cmp	r3, #9
 8003186:	bf94      	ite	ls
 8003188:	2301      	movls	r3, #1
 800318a:	2300      	movhi	r3, #0
 800318c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800318e:	2b00      	cmp	r3, #0
 8003190:	d079      	beq.n	8003286 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319a:	2b00      	cmp	r3, #0
 800319c:	d107      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x4c2>
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	0e9b      	lsrs	r3, r3, #26
 80031a4:	3301      	adds	r3, #1
 80031a6:	069b      	lsls	r3, r3, #26
 80031a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031ac:	e015      	b.n	80031da <HAL_ADC_ConfigChannel+0x4ee>
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031b6:	fa93 f3a3 	rbit	r3, r3
 80031ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80031bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031be:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80031c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80031c6:	2320      	movs	r3, #32
 80031c8:	e003      	b.n	80031d2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80031ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031cc:	fab3 f383 	clz	r3, r3
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	3301      	adds	r3, #1
 80031d4:	069b      	lsls	r3, r3, #26
 80031d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d109      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x50e>
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	0e9b      	lsrs	r3, r3, #26
 80031ec:	3301      	adds	r3, #1
 80031ee:	f003 031f 	and.w	r3, r3, #31
 80031f2:	2101      	movs	r1, #1
 80031f4:	fa01 f303 	lsl.w	r3, r1, r3
 80031f8:	e017      	b.n	800322a <HAL_ADC_ConfigChannel+0x53e>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003202:	fa93 f3a3 	rbit	r3, r3
 8003206:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800320a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800320c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003212:	2320      	movs	r3, #32
 8003214:	e003      	b.n	800321e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003218:	fab3 f383 	clz	r3, r3
 800321c:	b2db      	uxtb	r3, r3
 800321e:	3301      	adds	r3, #1
 8003220:	f003 031f 	and.w	r3, r3, #31
 8003224:	2101      	movs	r1, #1
 8003226:	fa01 f303 	lsl.w	r3, r1, r3
 800322a:	ea42 0103 	orr.w	r1, r2, r3
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10a      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x564>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	0e9b      	lsrs	r3, r3, #26
 8003240:	3301      	adds	r3, #1
 8003242:	f003 021f 	and.w	r2, r3, #31
 8003246:	4613      	mov	r3, r2
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	4413      	add	r3, r2
 800324c:	051b      	lsls	r3, r3, #20
 800324e:	e018      	b.n	8003282 <HAL_ADC_ConfigChannel+0x596>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003258:	fa93 f3a3 	rbit	r3, r3
 800325c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800325e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003260:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003268:	2320      	movs	r3, #32
 800326a:	e003      	b.n	8003274 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800326c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800326e:	fab3 f383 	clz	r3, r3
 8003272:	b2db      	uxtb	r3, r3
 8003274:	3301      	adds	r3, #1
 8003276:	f003 021f 	and.w	r2, r3, #31
 800327a:	4613      	mov	r3, r2
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	4413      	add	r3, r2
 8003280:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003282:	430b      	orrs	r3, r1
 8003284:	e081      	b.n	800338a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800328e:	2b00      	cmp	r3, #0
 8003290:	d107      	bne.n	80032a2 <HAL_ADC_ConfigChannel+0x5b6>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	0e9b      	lsrs	r3, r3, #26
 8003298:	3301      	adds	r3, #1
 800329a:	069b      	lsls	r3, r3, #26
 800329c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032a0:	e015      	b.n	80032ce <HAL_ADC_ConfigChannel+0x5e2>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032aa:	fa93 f3a3 	rbit	r3, r3
 80032ae:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80032b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80032b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80032ba:	2320      	movs	r3, #32
 80032bc:	e003      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80032be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032c0:	fab3 f383 	clz	r3, r3
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	3301      	adds	r3, #1
 80032c8:	069b      	lsls	r3, r3, #26
 80032ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d109      	bne.n	80032ee <HAL_ADC_ConfigChannel+0x602>
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	0e9b      	lsrs	r3, r3, #26
 80032e0:	3301      	adds	r3, #1
 80032e2:	f003 031f 	and.w	r3, r3, #31
 80032e6:	2101      	movs	r1, #1
 80032e8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ec:	e017      	b.n	800331e <HAL_ADC_ConfigChannel+0x632>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	fa93 f3a3 	rbit	r3, r3
 80032fa:	61bb      	str	r3, [r7, #24]
  return result;
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003300:	6a3b      	ldr	r3, [r7, #32]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003306:	2320      	movs	r3, #32
 8003308:	e003      	b.n	8003312 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	fab3 f383 	clz	r3, r3
 8003310:	b2db      	uxtb	r3, r3
 8003312:	3301      	adds	r3, #1
 8003314:	f003 031f 	and.w	r3, r3, #31
 8003318:	2101      	movs	r1, #1
 800331a:	fa01 f303 	lsl.w	r3, r1, r3
 800331e:	ea42 0103 	orr.w	r1, r2, r3
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10d      	bne.n	800334a <HAL_ADC_ConfigChannel+0x65e>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	0e9b      	lsrs	r3, r3, #26
 8003334:	3301      	adds	r3, #1
 8003336:	f003 021f 	and.w	r2, r3, #31
 800333a:	4613      	mov	r3, r2
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	4413      	add	r3, r2
 8003340:	3b1e      	subs	r3, #30
 8003342:	051b      	lsls	r3, r3, #20
 8003344:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003348:	e01e      	b.n	8003388 <HAL_ADC_ConfigChannel+0x69c>
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	fa93 f3a3 	rbit	r3, r3
 8003356:	60fb      	str	r3, [r7, #12]
  return result;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d104      	bne.n	800336c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003362:	2320      	movs	r3, #32
 8003364:	e006      	b.n	8003374 <HAL_ADC_ConfigChannel+0x688>
 8003366:	bf00      	nop
 8003368:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	fab3 f383 	clz	r3, r3
 8003372:	b2db      	uxtb	r3, r3
 8003374:	3301      	adds	r3, #1
 8003376:	f003 021f 	and.w	r2, r3, #31
 800337a:	4613      	mov	r3, r2
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	4413      	add	r3, r2
 8003380:	3b1e      	subs	r3, #30
 8003382:	051b      	lsls	r3, r3, #20
 8003384:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003388:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800338e:	4619      	mov	r1, r3
 8003390:	f7ff f81f 	bl	80023d2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	4b3d      	ldr	r3, [pc, #244]	@ (8003490 <HAL_ADC_ConfigChannel+0x7a4>)
 800339a:	4013      	ands	r3, r2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d06c      	beq.n	800347a <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033a0:	483c      	ldr	r0, [pc, #240]	@ (8003494 <HAL_ADC_ConfigChannel+0x7a8>)
 80033a2:	f7fe ff61 	bl	8002268 <LL_ADC_GetCommonPathInternalCh>
 80033a6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a3a      	ldr	r2, [pc, #232]	@ (8003498 <HAL_ADC_ConfigChannel+0x7ac>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d127      	bne.n	8003404 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80033b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d121      	bne.n	8003404 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a35      	ldr	r2, [pc, #212]	@ (800349c <HAL_ADC_ConfigChannel+0x7b0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d157      	bne.n	800347a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033d2:	4619      	mov	r1, r3
 80033d4:	482f      	ldr	r0, [pc, #188]	@ (8003494 <HAL_ADC_ConfigChannel+0x7a8>)
 80033d6:	f7fe ff34 	bl	8002242 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033da:	4b31      	ldr	r3, [pc, #196]	@ (80034a0 <HAL_ADC_ConfigChannel+0x7b4>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	099b      	lsrs	r3, r3, #6
 80033e0:	4a30      	ldr	r2, [pc, #192]	@ (80034a4 <HAL_ADC_ConfigChannel+0x7b8>)
 80033e2:	fba2 2303 	umull	r2, r3, r2, r3
 80033e6:	099b      	lsrs	r3, r3, #6
 80033e8:	1c5a      	adds	r2, r3, #1
 80033ea:	4613      	mov	r3, r2
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	4413      	add	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80033f4:	e002      	b.n	80033fc <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	3b01      	subs	r3, #1
 80033fa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1f9      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003402:	e03a      	b.n	800347a <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a27      	ldr	r2, [pc, #156]	@ (80034a8 <HAL_ADC_ConfigChannel+0x7bc>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d113      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800340e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003412:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10d      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a1f      	ldr	r2, [pc, #124]	@ (800349c <HAL_ADC_ConfigChannel+0x7b0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d12a      	bne.n	800347a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003424:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003428:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800342c:	4619      	mov	r1, r3
 800342e:	4819      	ldr	r0, [pc, #100]	@ (8003494 <HAL_ADC_ConfigChannel+0x7a8>)
 8003430:	f7fe ff07 	bl	8002242 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003434:	e021      	b.n	800347a <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1c      	ldr	r2, [pc, #112]	@ (80034ac <HAL_ADC_ConfigChannel+0x7c0>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d11c      	bne.n	800347a <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003440:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003444:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d116      	bne.n	800347a <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a12      	ldr	r2, [pc, #72]	@ (800349c <HAL_ADC_ConfigChannel+0x7b0>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d111      	bne.n	800347a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003456:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800345a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800345e:	4619      	mov	r1, r3
 8003460:	480c      	ldr	r0, [pc, #48]	@ (8003494 <HAL_ADC_ConfigChannel+0x7a8>)
 8003462:	f7fe feee 	bl	8002242 <LL_ADC_SetCommonPathInternalCh>
 8003466:	e008      	b.n	800347a <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346c:	f043 0220 	orr.w	r2, r3, #32
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003482:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003486:	4618      	mov	r0, r3
 8003488:	37d8      	adds	r7, #216	@ 0xd8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	80080000 	.word	0x80080000
 8003494:	50040300 	.word	0x50040300
 8003498:	c7520000 	.word	0xc7520000
 800349c:	50040000 	.word	0x50040000
 80034a0:	20000000 	.word	0x20000000
 80034a4:	053e2d63 	.word	0x053e2d63
 80034a8:	cb840000 	.word	0xcb840000
 80034ac:	80000001 	.word	0x80000001

080034b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80034b8:	2300      	movs	r3, #0
 80034ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff f837 	bl	8002534 <LL_ADC_IsEnabled>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d169      	bne.n	80035a0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	4b36      	ldr	r3, [pc, #216]	@ (80035ac <ADC_Enable+0xfc>)
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00d      	beq.n	80034f6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034de:	f043 0210 	orr.w	r2, r3, #16
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ea:	f043 0201 	orr.w	r2, r3, #1
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e055      	b.n	80035a2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7ff f806 	bl	800250c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003500:	482b      	ldr	r0, [pc, #172]	@ (80035b0 <ADC_Enable+0x100>)
 8003502:	f7fe feb1 	bl	8002268 <LL_ADC_GetCommonPathInternalCh>
 8003506:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003508:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800350c:	2b00      	cmp	r3, #0
 800350e:	d013      	beq.n	8003538 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003510:	4b28      	ldr	r3, [pc, #160]	@ (80035b4 <ADC_Enable+0x104>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	099b      	lsrs	r3, r3, #6
 8003516:	4a28      	ldr	r2, [pc, #160]	@ (80035b8 <ADC_Enable+0x108>)
 8003518:	fba2 2303 	umull	r2, r3, r2, r3
 800351c:	099b      	lsrs	r3, r3, #6
 800351e:	1c5a      	adds	r2, r3, #1
 8003520:	4613      	mov	r3, r2
 8003522:	005b      	lsls	r3, r3, #1
 8003524:	4413      	add	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800352a:	e002      	b.n	8003532 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	3b01      	subs	r3, #1
 8003530:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1f9      	bne.n	800352c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003538:	f7fe fe64 	bl	8002204 <HAL_GetTick>
 800353c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800353e:	e028      	b.n	8003592 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4618      	mov	r0, r3
 8003546:	f7fe fff5 	bl	8002534 <LL_ADC_IsEnabled>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d104      	bne.n	800355a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4618      	mov	r0, r3
 8003556:	f7fe ffd9 	bl	800250c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800355a:	f7fe fe53 	bl	8002204 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d914      	bls.n	8003592 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b01      	cmp	r3, #1
 8003574:	d00d      	beq.n	8003592 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357a:	f043 0210 	orr.w	r2, r3, #16
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003586:	f043 0201 	orr.w	r2, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e007      	b.n	80035a2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b01      	cmp	r3, #1
 800359e:	d1cf      	bne.n	8003540 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	8000003f 	.word	0x8000003f
 80035b0:	50040300 	.word	0x50040300
 80035b4:	20000000 	.word	0x20000000
 80035b8:	053e2d63 	.word	0x053e2d63

080035bc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d14b      	bne.n	800366e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0308 	and.w	r3, r3, #8
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d021      	beq.n	8003634 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7fe fe9a 	bl	800232e <LL_ADC_REG_IsTriggerSourceSWStart>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d032      	beq.n	8003666 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d12b      	bne.n	8003666 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003612:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800361e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d11f      	bne.n	8003666 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362a:	f043 0201 	orr.w	r2, r3, #1
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	655a      	str	r2, [r3, #84]	@ 0x54
 8003632:	e018      	b.n	8003666 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d111      	bne.n	8003666 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003646:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003652:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d105      	bne.n	8003666 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800365e:	f043 0201 	orr.w	r2, r3, #1
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f7fd fddc 	bl	8001224 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800366c:	e00e      	b.n	800368c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003672:	f003 0310 	and.w	r3, r3, #16
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f7ff fb2c 	bl	8002cd8 <HAL_ADC_ErrorCallback>
}
 8003680:	e004      	b.n	800368c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	4798      	blx	r3
}
 800368c:	bf00      	nop
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f7fd fdb0 	bl	8001208 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036a8:	bf00      	nop
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036bc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ce:	f043 0204 	orr.w	r2, r3, #4
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f7ff fafe 	bl	8002cd8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036dc:	bf00      	nop
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003700:	bf00      	nop
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e0ed      	b.n	8003936 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d102      	bne.n	800376c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7fe f9d2 	bl	8001b10 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800377c:	f7fe fd42 	bl	8002204 <HAL_GetTick>
 8003780:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003782:	e012      	b.n	80037aa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003784:	f7fe fd3e 	bl	8002204 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b0a      	cmp	r3, #10
 8003790:	d90b      	bls.n	80037aa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003796:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2205      	movs	r2, #5
 80037a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e0c5      	b.n	8003936 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0e5      	beq.n	8003784 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0202 	bic.w	r2, r2, #2
 80037c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037c8:	f7fe fd1c 	bl	8002204 <HAL_GetTick>
 80037cc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80037ce:	e012      	b.n	80037f6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80037d0:	f7fe fd18 	bl	8002204 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b0a      	cmp	r3, #10
 80037dc:	d90b      	bls.n	80037f6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2205      	movs	r2, #5
 80037ee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e09f      	b.n	8003936 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1e5      	bne.n	80037d0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	7e1b      	ldrb	r3, [r3, #24]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d108      	bne.n	800381e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800381a:	601a      	str	r2, [r3, #0]
 800381c:	e007      	b.n	800382e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800382c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	7e5b      	ldrb	r3, [r3, #25]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d108      	bne.n	8003848 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	e007      	b.n	8003858 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003856:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	7e9b      	ldrb	r3, [r3, #26]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d108      	bne.n	8003872 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f042 0220 	orr.w	r2, r2, #32
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	e007      	b.n	8003882 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0220 	bic.w	r2, r2, #32
 8003880:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	7edb      	ldrb	r3, [r3, #27]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d108      	bne.n	800389c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0210 	bic.w	r2, r2, #16
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	e007      	b.n	80038ac <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f042 0210 	orr.w	r2, r2, #16
 80038aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	7f1b      	ldrb	r3, [r3, #28]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d108      	bne.n	80038c6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0208 	orr.w	r2, r2, #8
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	e007      	b.n	80038d6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 0208 	bic.w	r2, r2, #8
 80038d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	7f5b      	ldrb	r3, [r3, #29]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d108      	bne.n	80038f0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f042 0204 	orr.w	r2, r2, #4
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	e007      	b.n	8003900 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0204 	bic.w	r2, r2, #4
 80038fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689a      	ldr	r2, [r3, #8]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	431a      	orrs	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	431a      	orrs	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	ea42 0103 	orr.w	r1, r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	1e5a      	subs	r2, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	430a      	orrs	r2, r1
 8003924:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
	...

08003940 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f003 0307 	and.w	r3, r3, #7
 800394e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003950:	4b0c      	ldr	r3, [pc, #48]	@ (8003984 <__NVIC_SetPriorityGrouping+0x44>)
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003956:	68ba      	ldr	r2, [r7, #8]
 8003958:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800395c:	4013      	ands	r3, r2
 800395e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003968:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800396c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003970:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003972:	4a04      	ldr	r2, [pc, #16]	@ (8003984 <__NVIC_SetPriorityGrouping+0x44>)
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	60d3      	str	r3, [r2, #12]
}
 8003978:	bf00      	nop
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	e000ed00 	.word	0xe000ed00

08003988 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800398c:	4b04      	ldr	r3, [pc, #16]	@ (80039a0 <__NVIC_GetPriorityGrouping+0x18>)
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	0a1b      	lsrs	r3, r3, #8
 8003992:	f003 0307 	and.w	r3, r3, #7
}
 8003996:	4618      	mov	r0, r3
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	4603      	mov	r3, r0
 80039ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	db0b      	blt.n	80039ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039b6:	79fb      	ldrb	r3, [r7, #7]
 80039b8:	f003 021f 	and.w	r2, r3, #31
 80039bc:	4907      	ldr	r1, [pc, #28]	@ (80039dc <__NVIC_EnableIRQ+0x38>)
 80039be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c2:	095b      	lsrs	r3, r3, #5
 80039c4:	2001      	movs	r0, #1
 80039c6:	fa00 f202 	lsl.w	r2, r0, r2
 80039ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039ce:	bf00      	nop
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	e000e100 	.word	0xe000e100

080039e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4603      	mov	r3, r0
 80039e8:	6039      	str	r1, [r7, #0]
 80039ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	db0a      	blt.n	8003a0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	b2da      	uxtb	r2, r3
 80039f8:	490c      	ldr	r1, [pc, #48]	@ (8003a2c <__NVIC_SetPriority+0x4c>)
 80039fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fe:	0112      	lsls	r2, r2, #4
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	440b      	add	r3, r1
 8003a04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a08:	e00a      	b.n	8003a20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	4908      	ldr	r1, [pc, #32]	@ (8003a30 <__NVIC_SetPriority+0x50>)
 8003a10:	79fb      	ldrb	r3, [r7, #7]
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	3b04      	subs	r3, #4
 8003a18:	0112      	lsls	r2, r2, #4
 8003a1a:	b2d2      	uxtb	r2, r2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	761a      	strb	r2, [r3, #24]
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	e000e100 	.word	0xe000e100
 8003a30:	e000ed00 	.word	0xe000ed00

08003a34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b089      	sub	sp, #36	@ 0x24
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f003 0307 	and.w	r3, r3, #7
 8003a46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f1c3 0307 	rsb	r3, r3, #7
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	bf28      	it	cs
 8003a52:	2304      	movcs	r3, #4
 8003a54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	3304      	adds	r3, #4
 8003a5a:	2b06      	cmp	r3, #6
 8003a5c:	d902      	bls.n	8003a64 <NVIC_EncodePriority+0x30>
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	3b03      	subs	r3, #3
 8003a62:	e000      	b.n	8003a66 <NVIC_EncodePriority+0x32>
 8003a64:	2300      	movs	r3, #0
 8003a66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a68:	f04f 32ff 	mov.w	r2, #4294967295
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	43da      	mvns	r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	401a      	ands	r2, r3
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	fa01 f303 	lsl.w	r3, r1, r3
 8003a86:	43d9      	mvns	r1, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a8c:	4313      	orrs	r3, r2
         );
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3724      	adds	r7, #36	@ 0x24
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
	...

08003a9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003aac:	d301      	bcc.n	8003ab2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e00f      	b.n	8003ad2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8003adc <SysTick_Config+0x40>)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003aba:	210f      	movs	r1, #15
 8003abc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac0:	f7ff ff8e 	bl	80039e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ac4:	4b05      	ldr	r3, [pc, #20]	@ (8003adc <SysTick_Config+0x40>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003aca:	4b04      	ldr	r3, [pc, #16]	@ (8003adc <SysTick_Config+0x40>)
 8003acc:	2207      	movs	r2, #7
 8003ace:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	e000e010 	.word	0xe000e010

08003ae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f7ff ff29 	bl	8003940 <__NVIC_SetPriorityGrouping>
}
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b086      	sub	sp, #24
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	4603      	mov	r3, r0
 8003afe:	60b9      	str	r1, [r7, #8]
 8003b00:	607a      	str	r2, [r7, #4]
 8003b02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b04:	2300      	movs	r3, #0
 8003b06:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b08:	f7ff ff3e 	bl	8003988 <__NVIC_GetPriorityGrouping>
 8003b0c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	68b9      	ldr	r1, [r7, #8]
 8003b12:	6978      	ldr	r0, [r7, #20]
 8003b14:	f7ff ff8e 	bl	8003a34 <NVIC_EncodePriority>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b1e:	4611      	mov	r1, r2
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff ff5d 	bl	80039e0 <__NVIC_SetPriority>
}
 8003b26:	bf00      	nop
 8003b28:	3718      	adds	r7, #24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b082      	sub	sp, #8
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	4603      	mov	r3, r0
 8003b36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7ff ff31 	bl	80039a4 <__NVIC_EnableIRQ>
}
 8003b42:	bf00      	nop
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b082      	sub	sp, #8
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7ff ffa2 	bl	8003a9c <SysTick_Config>
 8003b58:	4603      	mov	r3, r0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
	...

08003b64 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e054      	b.n	8003c20 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	7f5b      	ldrb	r3, [r3, #29]
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d105      	bne.n	8003b8c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f7fe f806 	bl	8001b98 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	791b      	ldrb	r3, [r3, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10c      	bne.n	8003bb4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a22      	ldr	r2, [pc, #136]	@ (8003c28 <HAL_CRC_Init+0xc4>)
 8003ba0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0218 	bic.w	r2, r2, #24
 8003bb0:	609a      	str	r2, [r3, #8]
 8003bb2:	e00c      	b.n	8003bce <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6899      	ldr	r1, [r3, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f834 	bl	8003c2c <HAL_CRCEx_Polynomial_Set>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e028      	b.n	8003c20 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	795b      	ldrb	r3, [r3, #5]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d105      	bne.n	8003be2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f04f 32ff 	mov.w	r2, #4294967295
 8003bde:	611a      	str	r2, [r3, #16]
 8003be0:	e004      	b.n	8003bec <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6912      	ldr	r2, [r2, #16]
 8003bea:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	699a      	ldr	r2, [r3, #24]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	430a      	orrs	r2, r1
 8003c16:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	04c11db7 	.word	0x04c11db7

08003c2c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b087      	sub	sp, #28
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003c3c:	231f      	movs	r3, #31
 8003c3e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d102      	bne.n	8003c50 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	75fb      	strb	r3, [r7, #23]
 8003c4e:	e063      	b.n	8003d18 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003c50:	bf00      	nop
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1e5a      	subs	r2, r3, #1
 8003c56:	613a      	str	r2, [r7, #16]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d009      	beq.n	8003c70 <HAL_CRCEx_Polynomial_Set+0x44>
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	f003 031f 	and.w	r3, r3, #31
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	fa22 f303 	lsr.w	r3, r2, r3
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0f0      	beq.n	8003c52 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b18      	cmp	r3, #24
 8003c74:	d846      	bhi.n	8003d04 <HAL_CRCEx_Polynomial_Set+0xd8>
 8003c76:	a201      	add	r2, pc, #4	@ (adr r2, 8003c7c <HAL_CRCEx_Polynomial_Set+0x50>)
 8003c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7c:	08003d0b 	.word	0x08003d0b
 8003c80:	08003d05 	.word	0x08003d05
 8003c84:	08003d05 	.word	0x08003d05
 8003c88:	08003d05 	.word	0x08003d05
 8003c8c:	08003d05 	.word	0x08003d05
 8003c90:	08003d05 	.word	0x08003d05
 8003c94:	08003d05 	.word	0x08003d05
 8003c98:	08003d05 	.word	0x08003d05
 8003c9c:	08003cf9 	.word	0x08003cf9
 8003ca0:	08003d05 	.word	0x08003d05
 8003ca4:	08003d05 	.word	0x08003d05
 8003ca8:	08003d05 	.word	0x08003d05
 8003cac:	08003d05 	.word	0x08003d05
 8003cb0:	08003d05 	.word	0x08003d05
 8003cb4:	08003d05 	.word	0x08003d05
 8003cb8:	08003d05 	.word	0x08003d05
 8003cbc:	08003ced 	.word	0x08003ced
 8003cc0:	08003d05 	.word	0x08003d05
 8003cc4:	08003d05 	.word	0x08003d05
 8003cc8:	08003d05 	.word	0x08003d05
 8003ccc:	08003d05 	.word	0x08003d05
 8003cd0:	08003d05 	.word	0x08003d05
 8003cd4:	08003d05 	.word	0x08003d05
 8003cd8:	08003d05 	.word	0x08003d05
 8003cdc:	08003ce1 	.word	0x08003ce1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	2b06      	cmp	r3, #6
 8003ce4:	d913      	bls.n	8003d0e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003cea:	e010      	b.n	8003d0e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	2b07      	cmp	r3, #7
 8003cf0:	d90f      	bls.n	8003d12 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003cf6:	e00c      	b.n	8003d12 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	2b0f      	cmp	r3, #15
 8003cfc:	d90b      	bls.n	8003d16 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003d02:	e008      	b.n	8003d16 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	75fb      	strb	r3, [r7, #23]
        break;
 8003d08:	e006      	b.n	8003d18 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003d0a:	bf00      	nop
 8003d0c:	e004      	b.n	8003d18 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003d0e:	bf00      	nop
 8003d10:	e002      	b.n	8003d18 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003d12:	bf00      	nop
 8003d14:	e000      	b.n	8003d18 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003d16:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8003d18:	7dfb      	ldrb	r3, [r7, #23]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10d      	bne.n	8003d3a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f023 0118 	bic.w	r1, r3, #24
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	371c      	adds	r7, #28
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e098      	b.n	8003e8c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	4b4d      	ldr	r3, [pc, #308]	@ (8003e98 <HAL_DMA_Init+0x150>)
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d80f      	bhi.n	8003d86 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	4b4b      	ldr	r3, [pc, #300]	@ (8003e9c <HAL_DMA_Init+0x154>)
 8003d6e:	4413      	add	r3, r2
 8003d70:	4a4b      	ldr	r2, [pc, #300]	@ (8003ea0 <HAL_DMA_Init+0x158>)
 8003d72:	fba2 2303 	umull	r2, r3, r2, r3
 8003d76:	091b      	lsrs	r3, r3, #4
 8003d78:	009a      	lsls	r2, r3, #2
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a48      	ldr	r2, [pc, #288]	@ (8003ea4 <HAL_DMA_Init+0x15c>)
 8003d82:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d84:	e00e      	b.n	8003da4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	4b46      	ldr	r3, [pc, #280]	@ (8003ea8 <HAL_DMA_Init+0x160>)
 8003d8e:	4413      	add	r3, r2
 8003d90:	4a43      	ldr	r2, [pc, #268]	@ (8003ea0 <HAL_DMA_Init+0x158>)
 8003d92:	fba2 2303 	umull	r2, r3, r2, r3
 8003d96:	091b      	lsrs	r3, r3, #4
 8003d98:	009a      	lsls	r2, r3, #2
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a42      	ldr	r2, [pc, #264]	@ (8003eac <HAL_DMA_Init+0x164>)
 8003da2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2202      	movs	r2, #2
 8003da8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003dba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dbe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003dc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003de0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dfe:	d039      	beq.n	8003e74 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e04:	4a27      	ldr	r2, [pc, #156]	@ (8003ea4 <HAL_DMA_Init+0x15c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d11a      	bne.n	8003e40 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003e0a:	4b29      	ldr	r3, [pc, #164]	@ (8003eb0 <HAL_DMA_Init+0x168>)
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e12:	f003 031c 	and.w	r3, r3, #28
 8003e16:	210f      	movs	r1, #15
 8003e18:	fa01 f303 	lsl.w	r3, r1, r3
 8003e1c:	43db      	mvns	r3, r3
 8003e1e:	4924      	ldr	r1, [pc, #144]	@ (8003eb0 <HAL_DMA_Init+0x168>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003e24:	4b22      	ldr	r3, [pc, #136]	@ (8003eb0 <HAL_DMA_Init+0x168>)
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6859      	ldr	r1, [r3, #4]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e30:	f003 031c 	and.w	r3, r3, #28
 8003e34:	fa01 f303 	lsl.w	r3, r1, r3
 8003e38:	491d      	ldr	r1, [pc, #116]	@ (8003eb0 <HAL_DMA_Init+0x168>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	600b      	str	r3, [r1, #0]
 8003e3e:	e019      	b.n	8003e74 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003e40:	4b1c      	ldr	r3, [pc, #112]	@ (8003eb4 <HAL_DMA_Init+0x16c>)
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e48:	f003 031c 	and.w	r3, r3, #28
 8003e4c:	210f      	movs	r1, #15
 8003e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e52:	43db      	mvns	r3, r3
 8003e54:	4917      	ldr	r1, [pc, #92]	@ (8003eb4 <HAL_DMA_Init+0x16c>)
 8003e56:	4013      	ands	r3, r2
 8003e58:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003e5a:	4b16      	ldr	r3, [pc, #88]	@ (8003eb4 <HAL_DMA_Init+0x16c>)
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6859      	ldr	r1, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e66:	f003 031c 	and.w	r3, r3, #28
 8003e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6e:	4911      	ldr	r1, [pc, #68]	@ (8003eb4 <HAL_DMA_Init+0x16c>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3714      	adds	r7, #20
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	40020407 	.word	0x40020407
 8003e9c:	bffdfff8 	.word	0xbffdfff8
 8003ea0:	cccccccd 	.word	0xcccccccd
 8003ea4:	40020000 	.word	0x40020000
 8003ea8:	bffdfbf8 	.word	0xbffdfbf8
 8003eac:	40020400 	.word	0x40020400
 8003eb0:	400200a8 	.word	0x400200a8
 8003eb4:	400204a8 	.word	0x400204a8

08003eb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
 8003ec4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_DMA_Start_IT+0x20>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e04b      	b.n	8003f70 <HAL_DMA_Start_IT+0xb8>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d13a      	bne.n	8003f62 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0201 	bic.w	r2, r2, #1
 8003f08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	68b9      	ldr	r1, [r7, #8]
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 f8e0 	bl	80040d6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d008      	beq.n	8003f30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f042 020e 	orr.w	r2, r2, #14
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	e00f      	b.n	8003f50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f022 0204 	bic.w	r2, r2, #4
 8003f3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f042 020a 	orr.w	r2, r2, #10
 8003f4e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f042 0201 	orr.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	e005      	b.n	8003f6e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3718      	adds	r7, #24
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f94:	f003 031c 	and.w	r3, r3, #28
 8003f98:	2204      	movs	r2, #4
 8003f9a:	409a      	lsls	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d026      	beq.n	8003ff2 <HAL_DMA_IRQHandler+0x7a>
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d021      	beq.n	8003ff2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0320 	and.w	r3, r3, #32
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d107      	bne.n	8003fcc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0204 	bic.w	r2, r2, #4
 8003fca:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd0:	f003 021c 	and.w	r2, r3, #28
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd8:	2104      	movs	r1, #4
 8003fda:	fa01 f202 	lsl.w	r2, r1, r2
 8003fde:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d071      	beq.n	80040cc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003ff0:	e06c      	b.n	80040cc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff6:	f003 031c 	and.w	r3, r3, #28
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	409a      	lsls	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	4013      	ands	r3, r2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d02e      	beq.n	8004064 <HAL_DMA_IRQHandler+0xec>
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	f003 0302 	and.w	r3, r3, #2
 800400c:	2b00      	cmp	r3, #0
 800400e:	d029      	beq.n	8004064 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10b      	bne.n	8004036 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 020a 	bic.w	r2, r2, #10
 800402c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403a:	f003 021c 	and.w	r2, r3, #28
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004042:	2102      	movs	r1, #2
 8004044:	fa01 f202 	lsl.w	r2, r1, r2
 8004048:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004056:	2b00      	cmp	r3, #0
 8004058:	d038      	beq.n	80040cc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004062:	e033      	b.n	80040cc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004068:	f003 031c 	and.w	r3, r3, #28
 800406c:	2208      	movs	r2, #8
 800406e:	409a      	lsls	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4013      	ands	r3, r2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d02a      	beq.n	80040ce <HAL_DMA_IRQHandler+0x156>
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d025      	beq.n	80040ce <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f022 020e 	bic.w	r2, r2, #14
 8004090:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004096:	f003 021c 	and.w	r2, r3, #28
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409e:	2101      	movs	r1, #1
 80040a0:	fa01 f202 	lsl.w	r2, r1, r2
 80040a4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d004      	beq.n	80040ce <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80040cc:	bf00      	nop
 80040ce:	bf00      	nop
}
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b085      	sub	sp, #20
 80040da:	af00      	add	r7, sp, #0
 80040dc:	60f8      	str	r0, [r7, #12]
 80040de:	60b9      	str	r1, [r7, #8]
 80040e0:	607a      	str	r2, [r7, #4]
 80040e2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e8:	f003 021c 	and.w	r2, r3, #28
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f0:	2101      	movs	r1, #1
 80040f2:	fa01 f202 	lsl.w	r2, r1, r2
 80040f6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	2b10      	cmp	r3, #16
 8004106:	d108      	bne.n	800411a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004118:	e007      	b.n	800412a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	68ba      	ldr	r2, [r7, #8]
 8004120:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	60da      	str	r2, [r3, #12]
}
 800412a:	bf00      	nop
 800412c:	3714      	adds	r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
	...

08004138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004138:	b480      	push	{r7}
 800413a:	b087      	sub	sp, #28
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004142:	2300      	movs	r3, #0
 8004144:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004146:	e148      	b.n	80043da <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	2101      	movs	r1, #1
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	fa01 f303 	lsl.w	r3, r1, r3
 8004154:	4013      	ands	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b00      	cmp	r3, #0
 800415c:	f000 813a 	beq.w	80043d4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f003 0303 	and.w	r3, r3, #3
 8004168:	2b01      	cmp	r3, #1
 800416a:	d005      	beq.n	8004178 <HAL_GPIO_Init+0x40>
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f003 0303 	and.w	r3, r3, #3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d130      	bne.n	80041da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	2203      	movs	r2, #3
 8004184:	fa02 f303 	lsl.w	r3, r2, r3
 8004188:	43db      	mvns	r3, r3
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4013      	ands	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	68da      	ldr	r2, [r3, #12]
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	005b      	lsls	r3, r3, #1
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4313      	orrs	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041ae:	2201      	movs	r2, #1
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	fa02 f303 	lsl.w	r3, r2, r3
 80041b6:	43db      	mvns	r3, r3
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	4013      	ands	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	f003 0201 	and.w	r2, r3, #1
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	2b03      	cmp	r3, #3
 80041e4:	d017      	beq.n	8004216 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	2203      	movs	r2, #3
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	43db      	mvns	r3, r3
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	4013      	ands	r3, r2
 80041fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	fa02 f303 	lsl.w	r3, r2, r3
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	4313      	orrs	r3, r2
 800420e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d123      	bne.n	800426a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	08da      	lsrs	r2, r3, #3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	3208      	adds	r2, #8
 800422a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800422e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f003 0307 	and.w	r3, r3, #7
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	220f      	movs	r2, #15
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	43db      	mvns	r3, r3
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	4013      	ands	r3, r2
 8004244:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	691a      	ldr	r2, [r3, #16]
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	fa02 f303 	lsl.w	r3, r2, r3
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	4313      	orrs	r3, r2
 800425a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	08da      	lsrs	r2, r3, #3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3208      	adds	r2, #8
 8004264:	6939      	ldr	r1, [r7, #16]
 8004266:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	2203      	movs	r2, #3
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	43db      	mvns	r3, r3
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	4013      	ands	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f003 0203 	and.w	r2, r3, #3
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	fa02 f303 	lsl.w	r3, r2, r3
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f000 8094 	beq.w	80043d4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ac:	4b52      	ldr	r3, [pc, #328]	@ (80043f8 <HAL_GPIO_Init+0x2c0>)
 80042ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042b0:	4a51      	ldr	r2, [pc, #324]	@ (80043f8 <HAL_GPIO_Init+0x2c0>)
 80042b2:	f043 0301 	orr.w	r3, r3, #1
 80042b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80042b8:	4b4f      	ldr	r3, [pc, #316]	@ (80043f8 <HAL_GPIO_Init+0x2c0>)
 80042ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	60bb      	str	r3, [r7, #8]
 80042c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80042c4:	4a4d      	ldr	r2, [pc, #308]	@ (80043fc <HAL_GPIO_Init+0x2c4>)
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	089b      	lsrs	r3, r3, #2
 80042ca:	3302      	adds	r3, #2
 80042cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f003 0303 	and.w	r3, r3, #3
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	220f      	movs	r2, #15
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	43db      	mvns	r3, r3
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	4013      	ands	r3, r2
 80042e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80042ee:	d00d      	beq.n	800430c <HAL_GPIO_Init+0x1d4>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a43      	ldr	r2, [pc, #268]	@ (8004400 <HAL_GPIO_Init+0x2c8>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d007      	beq.n	8004308 <HAL_GPIO_Init+0x1d0>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a42      	ldr	r2, [pc, #264]	@ (8004404 <HAL_GPIO_Init+0x2cc>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d101      	bne.n	8004304 <HAL_GPIO_Init+0x1cc>
 8004300:	2302      	movs	r3, #2
 8004302:	e004      	b.n	800430e <HAL_GPIO_Init+0x1d6>
 8004304:	2307      	movs	r3, #7
 8004306:	e002      	b.n	800430e <HAL_GPIO_Init+0x1d6>
 8004308:	2301      	movs	r3, #1
 800430a:	e000      	b.n	800430e <HAL_GPIO_Init+0x1d6>
 800430c:	2300      	movs	r3, #0
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	f002 0203 	and.w	r2, r2, #3
 8004314:	0092      	lsls	r2, r2, #2
 8004316:	4093      	lsls	r3, r2
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	4313      	orrs	r3, r2
 800431c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800431e:	4937      	ldr	r1, [pc, #220]	@ (80043fc <HAL_GPIO_Init+0x2c4>)
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	089b      	lsrs	r3, r3, #2
 8004324:	3302      	adds	r3, #2
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800432c:	4b36      	ldr	r3, [pc, #216]	@ (8004408 <HAL_GPIO_Init+0x2d0>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	43db      	mvns	r3, r3
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	4013      	ands	r3, r2
 800433a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d003      	beq.n	8004350 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	4313      	orrs	r3, r2
 800434e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004350:	4a2d      	ldr	r2, [pc, #180]	@ (8004408 <HAL_GPIO_Init+0x2d0>)
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004356:	4b2c      	ldr	r3, [pc, #176]	@ (8004408 <HAL_GPIO_Init+0x2d0>)
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	43db      	mvns	r3, r3
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	4013      	ands	r3, r2
 8004364:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4313      	orrs	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800437a:	4a23      	ldr	r2, [pc, #140]	@ (8004408 <HAL_GPIO_Init+0x2d0>)
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004380:	4b21      	ldr	r3, [pc, #132]	@ (8004408 <HAL_GPIO_Init+0x2d0>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	43db      	mvns	r3, r3
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4013      	ands	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800439c:	693a      	ldr	r2, [r7, #16]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043a4:	4a18      	ldr	r2, [pc, #96]	@ (8004408 <HAL_GPIO_Init+0x2d0>)
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80043aa:	4b17      	ldr	r3, [pc, #92]	@ (8004408 <HAL_GPIO_Init+0x2d0>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	43db      	mvns	r3, r3
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	4013      	ands	r3, r2
 80043b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80043ce:	4a0e      	ldr	r2, [pc, #56]	@ (8004408 <HAL_GPIO_Init+0x2d0>)
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	3301      	adds	r3, #1
 80043d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	fa22 f303 	lsr.w	r3, r2, r3
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f47f aeaf 	bne.w	8004148 <HAL_GPIO_Init+0x10>
  }
}
 80043ea:	bf00      	nop
 80043ec:	bf00      	nop
 80043ee:	371c      	adds	r7, #28
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr
 80043f8:	40021000 	.word	0x40021000
 80043fc:	40010000 	.word	0x40010000
 8004400:	48000400 	.word	0x48000400
 8004404:	48000800 	.word	0x48000800
 8004408:	40010400 	.word	0x40010400

0800440c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	460b      	mov	r3, r1
 8004416:	807b      	strh	r3, [r7, #2]
 8004418:	4613      	mov	r3, r2
 800441a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800441c:	787b      	ldrb	r3, [r7, #1]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004422:	887a      	ldrh	r2, [r7, #2]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004428:	e002      	b.n	8004430 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800442a:	887a      	ldrh	r2, [r7, #2]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	460b      	mov	r3, r1
 8004446:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800444e:	887a      	ldrh	r2, [r7, #2]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	4013      	ands	r3, r2
 8004454:	041a      	lsls	r2, r3, #16
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	43d9      	mvns	r1, r3
 800445a:	887b      	ldrh	r3, [r7, #2]
 800445c:	400b      	ands	r3, r1
 800445e:	431a      	orrs	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	619a      	str	r2, [r3, #24]
}
 8004464:	bf00      	nop
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004474:	4b05      	ldr	r3, [pc, #20]	@ (800448c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a04      	ldr	r2, [pc, #16]	@ (800448c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800447a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800447e:	6013      	str	r3, [r2, #0]
}
 8004480:	bf00      	nop
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40007000 	.word	0x40007000

08004490 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004494:	4b04      	ldr	r3, [pc, #16]	@ (80044a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800449c:	4618      	mov	r0, r3
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	40007000 	.word	0x40007000

080044ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044ba:	d130      	bne.n	800451e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80044bc:	4b23      	ldr	r3, [pc, #140]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044c8:	d038      	beq.n	800453c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80044ca:	4b20      	ldr	r3, [pc, #128]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80044d2:	4a1e      	ldr	r2, [pc, #120]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80044da:	4b1d      	ldr	r3, [pc, #116]	@ (8004550 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2232      	movs	r2, #50	@ 0x32
 80044e0:	fb02 f303 	mul.w	r3, r2, r3
 80044e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004554 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80044e6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ea:	0c9b      	lsrs	r3, r3, #18
 80044ec:	3301      	adds	r3, #1
 80044ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044f0:	e002      	b.n	80044f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044f8:	4b14      	ldr	r3, [pc, #80]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044fa:	695b      	ldr	r3, [r3, #20]
 80044fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004500:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004504:	d102      	bne.n	800450c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1f2      	bne.n	80044f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800450c:	4b0f      	ldr	r3, [pc, #60]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004514:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004518:	d110      	bne.n	800453c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e00f      	b.n	800453e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800451e:	4b0b      	ldr	r3, [pc, #44]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004526:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800452a:	d007      	beq.n	800453c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800452c:	4b07      	ldr	r3, [pc, #28]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004534:	4a05      	ldr	r2, [pc, #20]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004536:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800453a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40007000 	.word	0x40007000
 8004550:	20000000 	.word	0x20000000
 8004554:	431bde83 	.word	0x431bde83

08004558 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b088      	sub	sp, #32
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d102      	bne.n	800456c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	f000 bc02 	b.w	8004d70 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800456c:	4b96      	ldr	r3, [pc, #600]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f003 030c 	and.w	r3, r3, #12
 8004574:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004576:	4b94      	ldr	r3, [pc, #592]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0310 	and.w	r3, r3, #16
 8004588:	2b00      	cmp	r3, #0
 800458a:	f000 80e4 	beq.w	8004756 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d007      	beq.n	80045a4 <HAL_RCC_OscConfig+0x4c>
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	2b0c      	cmp	r3, #12
 8004598:	f040 808b 	bne.w	80046b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	f040 8087 	bne.w	80046b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045a4:	4b88      	ldr	r3, [pc, #544]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d005      	beq.n	80045bc <HAL_RCC_OscConfig+0x64>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d101      	bne.n	80045bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e3d9      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1a      	ldr	r2, [r3, #32]
 80045c0:	4b81      	ldr	r3, [pc, #516]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d004      	beq.n	80045d6 <HAL_RCC_OscConfig+0x7e>
 80045cc:	4b7e      	ldr	r3, [pc, #504]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045d4:	e005      	b.n	80045e2 <HAL_RCC_OscConfig+0x8a>
 80045d6:	4b7c      	ldr	r3, [pc, #496]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80045d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045dc:	091b      	lsrs	r3, r3, #4
 80045de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d223      	bcs.n	800462e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fd8c 	bl	8005108 <RCC_SetFlashLatencyFromMSIRange>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e3ba      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045fa:	4b73      	ldr	r3, [pc, #460]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a72      	ldr	r2, [pc, #456]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004600:	f043 0308 	orr.w	r3, r3, #8
 8004604:	6013      	str	r3, [r2, #0]
 8004606:	4b70      	ldr	r3, [pc, #448]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	496d      	ldr	r1, [pc, #436]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004614:	4313      	orrs	r3, r2
 8004616:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004618:	4b6b      	ldr	r3, [pc, #428]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	021b      	lsls	r3, r3, #8
 8004626:	4968      	ldr	r1, [pc, #416]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004628:	4313      	orrs	r3, r2
 800462a:	604b      	str	r3, [r1, #4]
 800462c:	e025      	b.n	800467a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800462e:	4b66      	ldr	r3, [pc, #408]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a65      	ldr	r2, [pc, #404]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004634:	f043 0308 	orr.w	r3, r3, #8
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	4b63      	ldr	r3, [pc, #396]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	4960      	ldr	r1, [pc, #384]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004648:	4313      	orrs	r3, r2
 800464a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800464c:	4b5e      	ldr	r3, [pc, #376]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	021b      	lsls	r3, r3, #8
 800465a:	495b      	ldr	r1, [pc, #364]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 800465c:	4313      	orrs	r3, r2
 800465e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d109      	bne.n	800467a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	4618      	mov	r0, r3
 800466c:	f000 fd4c 	bl	8005108 <RCC_SetFlashLatencyFromMSIRange>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e37a      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800467a:	f000 fc81 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 800467e:	4602      	mov	r2, r0
 8004680:	4b51      	ldr	r3, [pc, #324]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	091b      	lsrs	r3, r3, #4
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	4950      	ldr	r1, [pc, #320]	@ (80047cc <HAL_RCC_OscConfig+0x274>)
 800468c:	5ccb      	ldrb	r3, [r1, r3]
 800468e:	f003 031f 	and.w	r3, r3, #31
 8004692:	fa22 f303 	lsr.w	r3, r2, r3
 8004696:	4a4e      	ldr	r2, [pc, #312]	@ (80047d0 <HAL_RCC_OscConfig+0x278>)
 8004698:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800469a:	4b4e      	ldr	r3, [pc, #312]	@ (80047d4 <HAL_RCC_OscConfig+0x27c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4618      	mov	r0, r3
 80046a0:	f7fd fd60 	bl	8002164 <HAL_InitTick>
 80046a4:	4603      	mov	r3, r0
 80046a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d052      	beq.n	8004754 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80046ae:	7bfb      	ldrb	r3, [r7, #15]
 80046b0:	e35e      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d032      	beq.n	8004720 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80046ba:	4b43      	ldr	r3, [pc, #268]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a42      	ldr	r2, [pc, #264]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80046c0:	f043 0301 	orr.w	r3, r3, #1
 80046c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046c6:	f7fd fd9d 	bl	8002204 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046cc:	e008      	b.n	80046e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046ce:	f7fd fd99 	bl	8002204 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d901      	bls.n	80046e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e347      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046e0:	4b39      	ldr	r3, [pc, #228]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0f0      	beq.n	80046ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046ec:	4b36      	ldr	r3, [pc, #216]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a35      	ldr	r2, [pc, #212]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80046f2:	f043 0308 	orr.w	r3, r3, #8
 80046f6:	6013      	str	r3, [r2, #0]
 80046f8:	4b33      	ldr	r3, [pc, #204]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	4930      	ldr	r1, [pc, #192]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004706:	4313      	orrs	r3, r2
 8004708:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800470a:	4b2f      	ldr	r3, [pc, #188]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	021b      	lsls	r3, r3, #8
 8004718:	492b      	ldr	r1, [pc, #172]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 800471a:	4313      	orrs	r3, r2
 800471c:	604b      	str	r3, [r1, #4]
 800471e:	e01a      	b.n	8004756 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004720:	4b29      	ldr	r3, [pc, #164]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a28      	ldr	r2, [pc, #160]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004726:	f023 0301 	bic.w	r3, r3, #1
 800472a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800472c:	f7fd fd6a 	bl	8002204 <HAL_GetTick>
 8004730:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004732:	e008      	b.n	8004746 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004734:	f7fd fd66 	bl	8002204 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b02      	cmp	r3, #2
 8004740:	d901      	bls.n	8004746 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e314      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004746:	4b20      	ldr	r3, [pc, #128]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0302 	and.w	r3, r3, #2
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1f0      	bne.n	8004734 <HAL_RCC_OscConfig+0x1dc>
 8004752:	e000      	b.n	8004756 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004754:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d073      	beq.n	800484a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	2b08      	cmp	r3, #8
 8004766:	d005      	beq.n	8004774 <HAL_RCC_OscConfig+0x21c>
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	2b0c      	cmp	r3, #12
 800476c:	d10e      	bne.n	800478c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2b03      	cmp	r3, #3
 8004772:	d10b      	bne.n	800478c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004774:	4b14      	ldr	r3, [pc, #80]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d063      	beq.n	8004848 <HAL_RCC_OscConfig+0x2f0>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d15f      	bne.n	8004848 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e2f1      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004794:	d106      	bne.n	80047a4 <HAL_RCC_OscConfig+0x24c>
 8004796:	4b0c      	ldr	r3, [pc, #48]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a0b      	ldr	r2, [pc, #44]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 800479c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047a0:	6013      	str	r3, [r2, #0]
 80047a2:	e025      	b.n	80047f0 <HAL_RCC_OscConfig+0x298>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047ac:	d114      	bne.n	80047d8 <HAL_RCC_OscConfig+0x280>
 80047ae:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a05      	ldr	r2, [pc, #20]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80047b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047b8:	6013      	str	r3, [r2, #0]
 80047ba:	4b03      	ldr	r3, [pc, #12]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a02      	ldr	r2, [pc, #8]	@ (80047c8 <HAL_RCC_OscConfig+0x270>)
 80047c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	e013      	b.n	80047f0 <HAL_RCC_OscConfig+0x298>
 80047c8:	40021000 	.word	0x40021000
 80047cc:	0800c10c 	.word	0x0800c10c
 80047d0:	20000000 	.word	0x20000000
 80047d4:	20000004 	.word	0x20000004
 80047d8:	4ba0      	ldr	r3, [pc, #640]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a9f      	ldr	r2, [pc, #636]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80047de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047e2:	6013      	str	r3, [r2, #0]
 80047e4:	4b9d      	ldr	r3, [pc, #628]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a9c      	ldr	r2, [pc, #624]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80047ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d013      	beq.n	8004820 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f8:	f7fd fd04 	bl	8002204 <HAL_GetTick>
 80047fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047fe:	e008      	b.n	8004812 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004800:	f7fd fd00 	bl	8002204 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b64      	cmp	r3, #100	@ 0x64
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e2ae      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004812:	4b92      	ldr	r3, [pc, #584]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0f0      	beq.n	8004800 <HAL_RCC_OscConfig+0x2a8>
 800481e:	e014      	b.n	800484a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004820:	f7fd fcf0 	bl	8002204 <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004828:	f7fd fcec 	bl	8002204 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b64      	cmp	r3, #100	@ 0x64
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e29a      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800483a:	4b88      	ldr	r3, [pc, #544]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f0      	bne.n	8004828 <HAL_RCC_OscConfig+0x2d0>
 8004846:	e000      	b.n	800484a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004848:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d060      	beq.n	8004918 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	2b04      	cmp	r3, #4
 800485a:	d005      	beq.n	8004868 <HAL_RCC_OscConfig+0x310>
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	2b0c      	cmp	r3, #12
 8004860:	d119      	bne.n	8004896 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b02      	cmp	r3, #2
 8004866:	d116      	bne.n	8004896 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004868:	4b7c      	ldr	r3, [pc, #496]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004870:	2b00      	cmp	r3, #0
 8004872:	d005      	beq.n	8004880 <HAL_RCC_OscConfig+0x328>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d101      	bne.n	8004880 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e277      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004880:	4b76      	ldr	r3, [pc, #472]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	061b      	lsls	r3, r3, #24
 800488e:	4973      	ldr	r1, [pc, #460]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004890:	4313      	orrs	r3, r2
 8004892:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004894:	e040      	b.n	8004918 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d023      	beq.n	80048e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800489e:	4b6f      	ldr	r3, [pc, #444]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a6e      	ldr	r2, [pc, #440]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80048a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048aa:	f7fd fcab 	bl	8002204 <HAL_GetTick>
 80048ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048b0:	e008      	b.n	80048c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048b2:	f7fd fca7 	bl	8002204 <HAL_GetTick>
 80048b6:	4602      	mov	r2, r0
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d901      	bls.n	80048c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e255      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048c4:	4b65      	ldr	r3, [pc, #404]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d0f0      	beq.n	80048b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d0:	4b62      	ldr	r3, [pc, #392]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	061b      	lsls	r3, r3, #24
 80048de:	495f      	ldr	r1, [pc, #380]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	604b      	str	r3, [r1, #4]
 80048e4:	e018      	b.n	8004918 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048e6:	4b5d      	ldr	r3, [pc, #372]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a5c      	ldr	r2, [pc, #368]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80048ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f2:	f7fd fc87 	bl	8002204 <HAL_GetTick>
 80048f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048f8:	e008      	b.n	800490c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048fa:	f7fd fc83 	bl	8002204 <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	2b02      	cmp	r3, #2
 8004906:	d901      	bls.n	800490c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e231      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800490c:	4b53      	ldr	r3, [pc, #332]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1f0      	bne.n	80048fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0308 	and.w	r3, r3, #8
 8004920:	2b00      	cmp	r3, #0
 8004922:	d03c      	beq.n	800499e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d01c      	beq.n	8004966 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800492c:	4b4b      	ldr	r3, [pc, #300]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 800492e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004932:	4a4a      	ldr	r2, [pc, #296]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004934:	f043 0301 	orr.w	r3, r3, #1
 8004938:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800493c:	f7fd fc62 	bl	8002204 <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004944:	f7fd fc5e 	bl	8002204 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e20c      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004956:	4b41      	ldr	r3, [pc, #260]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004958:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	2b00      	cmp	r3, #0
 8004962:	d0ef      	beq.n	8004944 <HAL_RCC_OscConfig+0x3ec>
 8004964:	e01b      	b.n	800499e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004966:	4b3d      	ldr	r3, [pc, #244]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004968:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800496c:	4a3b      	ldr	r2, [pc, #236]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 800496e:	f023 0301 	bic.w	r3, r3, #1
 8004972:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004976:	f7fd fc45 	bl	8002204 <HAL_GetTick>
 800497a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800497c:	e008      	b.n	8004990 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800497e:	f7fd fc41 	bl	8002204 <HAL_GetTick>
 8004982:	4602      	mov	r2, r0
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	2b02      	cmp	r3, #2
 800498a:	d901      	bls.n	8004990 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e1ef      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004990:	4b32      	ldr	r3, [pc, #200]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004992:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1ef      	bne.n	800497e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0304 	and.w	r3, r3, #4
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f000 80a6 	beq.w	8004af8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ac:	2300      	movs	r3, #0
 80049ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80049b0:	4b2a      	ldr	r3, [pc, #168]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80049b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10d      	bne.n	80049d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049bc:	4b27      	ldr	r3, [pc, #156]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80049be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c0:	4a26      	ldr	r2, [pc, #152]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80049c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80049c8:	4b24      	ldr	r3, [pc, #144]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 80049ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049d0:	60bb      	str	r3, [r7, #8]
 80049d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049d4:	2301      	movs	r3, #1
 80049d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049d8:	4b21      	ldr	r3, [pc, #132]	@ (8004a60 <HAL_RCC_OscConfig+0x508>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d118      	bne.n	8004a16 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049e4:	4b1e      	ldr	r3, [pc, #120]	@ (8004a60 <HAL_RCC_OscConfig+0x508>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004a60 <HAL_RCC_OscConfig+0x508>)
 80049ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049f0:	f7fd fc08 	bl	8002204 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f8:	f7fd fc04 	bl	8002204 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e1b2      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a0a:	4b15      	ldr	r3, [pc, #84]	@ (8004a60 <HAL_RCC_OscConfig+0x508>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0f0      	beq.n	80049f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d108      	bne.n	8004a30 <HAL_RCC_OscConfig+0x4d8>
 8004a1e:	4b0f      	ldr	r3, [pc, #60]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a24:	4a0d      	ldr	r2, [pc, #52]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004a26:	f043 0301 	orr.w	r3, r3, #1
 8004a2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a2e:	e029      	b.n	8004a84 <HAL_RCC_OscConfig+0x52c>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	2b05      	cmp	r3, #5
 8004a36:	d115      	bne.n	8004a64 <HAL_RCC_OscConfig+0x50c>
 8004a38:	4b08      	ldr	r3, [pc, #32]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3e:	4a07      	ldr	r2, [pc, #28]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004a40:	f043 0304 	orr.w	r3, r3, #4
 8004a44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a48:	4b04      	ldr	r3, [pc, #16]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a4e:	4a03      	ldr	r2, [pc, #12]	@ (8004a5c <HAL_RCC_OscConfig+0x504>)
 8004a50:	f043 0301 	orr.w	r3, r3, #1
 8004a54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a58:	e014      	b.n	8004a84 <HAL_RCC_OscConfig+0x52c>
 8004a5a:	bf00      	nop
 8004a5c:	40021000 	.word	0x40021000
 8004a60:	40007000 	.word	0x40007000
 8004a64:	4b9a      	ldr	r3, [pc, #616]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a6a:	4a99      	ldr	r2, [pc, #612]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004a6c:	f023 0301 	bic.w	r3, r3, #1
 8004a70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a74:	4b96      	ldr	r3, [pc, #600]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a7a:	4a95      	ldr	r2, [pc, #596]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004a7c:	f023 0304 	bic.w	r3, r3, #4
 8004a80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d016      	beq.n	8004aba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a8c:	f7fd fbba 	bl	8002204 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a92:	e00a      	b.n	8004aaa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a94:	f7fd fbb6 	bl	8002204 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e162      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aaa:	4b89      	ldr	r3, [pc, #548]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0ed      	beq.n	8004a94 <HAL_RCC_OscConfig+0x53c>
 8004ab8:	e015      	b.n	8004ae6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aba:	f7fd fba3 	bl	8002204 <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ac0:	e00a      	b.n	8004ad8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ac2:	f7fd fb9f 	bl	8002204 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d901      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e14b      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ad8:	4b7d      	ldr	r3, [pc, #500]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1ed      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ae6:	7ffb      	ldrb	r3, [r7, #31]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d105      	bne.n	8004af8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004aec:	4b78      	ldr	r3, [pc, #480]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af0:	4a77      	ldr	r2, [pc, #476]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004af2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004af6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0320 	and.w	r3, r3, #32
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d03c      	beq.n	8004b7e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d01c      	beq.n	8004b46 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b0c:	4b70      	ldr	r3, [pc, #448]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004b0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b12:	4a6f      	ldr	r2, [pc, #444]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004b14:	f043 0301 	orr.w	r3, r3, #1
 8004b18:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b1c:	f7fd fb72 	bl	8002204 <HAL_GetTick>
 8004b20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b22:	e008      	b.n	8004b36 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b24:	f7fd fb6e 	bl	8002204 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e11c      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b36:	4b66      	ldr	r3, [pc, #408]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004b38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b3c:	f003 0302 	and.w	r3, r3, #2
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d0ef      	beq.n	8004b24 <HAL_RCC_OscConfig+0x5cc>
 8004b44:	e01b      	b.n	8004b7e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b46:	4b62      	ldr	r3, [pc, #392]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004b48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b4c:	4a60      	ldr	r2, [pc, #384]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004b4e:	f023 0301 	bic.w	r3, r3, #1
 8004b52:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b56:	f7fd fb55 	bl	8002204 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b5e:	f7fd fb51 	bl	8002204 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e0ff      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b70:	4b57      	ldr	r3, [pc, #348]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004b72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1ef      	bne.n	8004b5e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 80f3 	beq.w	8004d6e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	f040 80c9 	bne.w	8004d24 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004b92:	4b4f      	ldr	r3, [pc, #316]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f003 0203 	and.w	r2, r3, #3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d12c      	bne.n	8004c00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d123      	bne.n	8004c00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bc2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d11b      	bne.n	8004c00 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d113      	bne.n	8004c00 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be2:	085b      	lsrs	r3, r3, #1
 8004be4:	3b01      	subs	r3, #1
 8004be6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d109      	bne.n	8004c00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf6:	085b      	lsrs	r3, r3, #1
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d06b      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	2b0c      	cmp	r3, #12
 8004c04:	d062      	beq.n	8004ccc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004c06:	4b32      	ldr	r3, [pc, #200]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d001      	beq.n	8004c16 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e0ac      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004c16:	4b2e      	ldr	r3, [pc, #184]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a2d      	ldr	r2, [pc, #180]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c20:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004c22:	f7fd faef 	bl	8002204 <HAL_GetTick>
 8004c26:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c28:	e008      	b.n	8004c3c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c2a:	f7fd faeb 	bl	8002204 <HAL_GetTick>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d901      	bls.n	8004c3c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e099      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c3c:	4b24      	ldr	r3, [pc, #144]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1f0      	bne.n	8004c2a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c48:	4b21      	ldr	r3, [pc, #132]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c4a:	68da      	ldr	r2, [r3, #12]
 8004c4c:	4b21      	ldr	r3, [pc, #132]	@ (8004cd4 <HAL_RCC_OscConfig+0x77c>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c58:	3a01      	subs	r2, #1
 8004c5a:	0112      	lsls	r2, r2, #4
 8004c5c:	4311      	orrs	r1, r2
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c62:	0212      	lsls	r2, r2, #8
 8004c64:	4311      	orrs	r1, r2
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c6a:	0852      	lsrs	r2, r2, #1
 8004c6c:	3a01      	subs	r2, #1
 8004c6e:	0552      	lsls	r2, r2, #21
 8004c70:	4311      	orrs	r1, r2
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004c76:	0852      	lsrs	r2, r2, #1
 8004c78:	3a01      	subs	r2, #1
 8004c7a:	0652      	lsls	r2, r2, #25
 8004c7c:	4311      	orrs	r1, r2
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004c82:	06d2      	lsls	r2, r2, #27
 8004c84:	430a      	orrs	r2, r1
 8004c86:	4912      	ldr	r1, [pc, #72]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004c8c:	4b10      	ldr	r3, [pc, #64]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a0f      	ldr	r2, [pc, #60]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c98:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004c9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ca2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ca4:	f7fd faae 	bl	8002204 <HAL_GetTick>
 8004ca8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cac:	f7fd faaa 	bl	8002204 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e058      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cbe:	4b04      	ldr	r3, [pc, #16]	@ (8004cd0 <HAL_RCC_OscConfig+0x778>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0f0      	beq.n	8004cac <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004cca:	e050      	b.n	8004d6e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e04f      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
 8004cd0:	40021000 	.word	0x40021000
 8004cd4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cd8:	4b27      	ldr	r3, [pc, #156]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d144      	bne.n	8004d6e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ce4:	4b24      	ldr	r3, [pc, #144]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a23      	ldr	r2, [pc, #140]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004cea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004cf0:	4b21      	ldr	r3, [pc, #132]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	4a20      	ldr	r2, [pc, #128]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004cf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cfa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004cfc:	f7fd fa82 	bl	8002204 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d04:	f7fd fa7e 	bl	8002204 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e02c      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d16:	4b18      	ldr	r3, [pc, #96]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0f0      	beq.n	8004d04 <HAL_RCC_OscConfig+0x7ac>
 8004d22:	e024      	b.n	8004d6e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	2b0c      	cmp	r3, #12
 8004d28:	d01f      	beq.n	8004d6a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d2a:	4b13      	ldr	r3, [pc, #76]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a12      	ldr	r2, [pc, #72]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004d30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d36:	f7fd fa65 	bl	8002204 <HAL_GetTick>
 8004d3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d3c:	e008      	b.n	8004d50 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d3e:	f7fd fa61 	bl	8002204 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e00f      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d50:	4b09      	ldr	r3, [pc, #36]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1f0      	bne.n	8004d3e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004d5c:	4b06      	ldr	r3, [pc, #24]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	4905      	ldr	r1, [pc, #20]	@ (8004d78 <HAL_RCC_OscConfig+0x820>)
 8004d62:	4b06      	ldr	r3, [pc, #24]	@ (8004d7c <HAL_RCC_OscConfig+0x824>)
 8004d64:	4013      	ands	r3, r2
 8004d66:	60cb      	str	r3, [r1, #12]
 8004d68:	e001      	b.n	8004d6e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e000      	b.n	8004d70 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3720      	adds	r7, #32
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	40021000 	.word	0x40021000
 8004d7c:	feeefffc 	.word	0xfeeefffc

08004d80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d101      	bne.n	8004d94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e0e7      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d94:	4b75      	ldr	r3, [pc, #468]	@ (8004f6c <HAL_RCC_ClockConfig+0x1ec>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d910      	bls.n	8004dc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004da2:	4b72      	ldr	r3, [pc, #456]	@ (8004f6c <HAL_RCC_ClockConfig+0x1ec>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f023 0207 	bic.w	r2, r3, #7
 8004daa:	4970      	ldr	r1, [pc, #448]	@ (8004f6c <HAL_RCC_ClockConfig+0x1ec>)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004db2:	4b6e      	ldr	r3, [pc, #440]	@ (8004f6c <HAL_RCC_ClockConfig+0x1ec>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	683a      	ldr	r2, [r7, #0]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d001      	beq.n	8004dc4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e0cf      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d010      	beq.n	8004df2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	689a      	ldr	r2, [r3, #8]
 8004dd4:	4b66      	ldr	r3, [pc, #408]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d908      	bls.n	8004df2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004de0:	4b63      	ldr	r3, [pc, #396]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	4960      	ldr	r1, [pc, #384]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0301 	and.w	r3, r3, #1
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d04c      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	2b03      	cmp	r3, #3
 8004e04:	d107      	bne.n	8004e16 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e06:	4b5a      	ldr	r3, [pc, #360]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d121      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e0a6      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d107      	bne.n	8004e2e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e1e:	4b54      	ldr	r3, [pc, #336]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d115      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e09a      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d107      	bne.n	8004e46 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e36:	4b4e      	ldr	r3, [pc, #312]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d109      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e08e      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e46:	4b4a      	ldr	r3, [pc, #296]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e086      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e56:	4b46      	ldr	r3, [pc, #280]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f023 0203 	bic.w	r2, r3, #3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4943      	ldr	r1, [pc, #268]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e68:	f7fd f9cc 	bl	8002204 <HAL_GetTick>
 8004e6c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e6e:	e00a      	b.n	8004e86 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e70:	f7fd f9c8 	bl	8002204 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e06e      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e86:	4b3a      	ldr	r3, [pc, #232]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 020c 	and.w	r2, r3, #12
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d1eb      	bne.n	8004e70 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d010      	beq.n	8004ec6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	4b31      	ldr	r3, [pc, #196]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d208      	bcs.n	8004ec6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	492b      	ldr	r1, [pc, #172]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ec6:	4b29      	ldr	r3, [pc, #164]	@ (8004f6c <HAL_RCC_ClockConfig+0x1ec>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0307 	and.w	r3, r3, #7
 8004ece:	683a      	ldr	r2, [r7, #0]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d210      	bcs.n	8004ef6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ed4:	4b25      	ldr	r3, [pc, #148]	@ (8004f6c <HAL_RCC_ClockConfig+0x1ec>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f023 0207 	bic.w	r2, r3, #7
 8004edc:	4923      	ldr	r1, [pc, #140]	@ (8004f6c <HAL_RCC_ClockConfig+0x1ec>)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ee4:	4b21      	ldr	r3, [pc, #132]	@ (8004f6c <HAL_RCC_ClockConfig+0x1ec>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0307 	and.w	r3, r3, #7
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d001      	beq.n	8004ef6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e036      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d008      	beq.n	8004f14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f02:	4b1b      	ldr	r3, [pc, #108]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	4918      	ldr	r1, [pc, #96]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0308 	and.w	r3, r3, #8
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d009      	beq.n	8004f34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f20:	4b13      	ldr	r3, [pc, #76]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	4910      	ldr	r1, [pc, #64]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f34:	f000 f824 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f70 <HAL_RCC_ClockConfig+0x1f0>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	091b      	lsrs	r3, r3, #4
 8004f40:	f003 030f 	and.w	r3, r3, #15
 8004f44:	490b      	ldr	r1, [pc, #44]	@ (8004f74 <HAL_RCC_ClockConfig+0x1f4>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	f003 031f 	and.w	r3, r3, #31
 8004f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f50:	4a09      	ldr	r2, [pc, #36]	@ (8004f78 <HAL_RCC_ClockConfig+0x1f8>)
 8004f52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004f54:	4b09      	ldr	r3, [pc, #36]	@ (8004f7c <HAL_RCC_ClockConfig+0x1fc>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7fd f903 	bl	8002164 <HAL_InitTick>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	72fb      	strb	r3, [r7, #11]

  return status;
 8004f62:	7afb      	ldrb	r3, [r7, #11]
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	40022000 	.word	0x40022000
 8004f70:	40021000 	.word	0x40021000
 8004f74:	0800c10c 	.word	0x0800c10c
 8004f78:	20000000 	.word	0x20000000
 8004f7c:	20000004 	.word	0x20000004

08004f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b089      	sub	sp, #36	@ 0x24
 8004f84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004f86:	2300      	movs	r3, #0
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f8e:	4b3e      	ldr	r3, [pc, #248]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f003 030c 	and.w	r3, r3, #12
 8004f96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f98:	4b3b      	ldr	r3, [pc, #236]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f003 0303 	and.w	r3, r3, #3
 8004fa0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x34>
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	2b0c      	cmp	r3, #12
 8004fac:	d121      	bne.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d11e      	bne.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004fb4:	4b34      	ldr	r3, [pc, #208]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0308 	and.w	r3, r3, #8
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d107      	bne.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004fc0:	4b31      	ldr	r3, [pc, #196]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	f003 030f 	and.w	r3, r3, #15
 8004fcc:	61fb      	str	r3, [r7, #28]
 8004fce:	e005      	b.n	8004fdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004fd0:	4b2d      	ldr	r3, [pc, #180]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	091b      	lsrs	r3, r3, #4
 8004fd6:	f003 030f 	and.w	r3, r3, #15
 8004fda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004fdc:	4a2b      	ldr	r2, [pc, #172]	@ (800508c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fe4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10d      	bne.n	8005008 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ff0:	e00a      	b.n	8005008 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d102      	bne.n	8004ffe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ff8:	4b25      	ldr	r3, [pc, #148]	@ (8005090 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ffa:	61bb      	str	r3, [r7, #24]
 8004ffc:	e004      	b.n	8005008 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	2b08      	cmp	r3, #8
 8005002:	d101      	bne.n	8005008 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005004:	4b23      	ldr	r3, [pc, #140]	@ (8005094 <HAL_RCC_GetSysClockFreq+0x114>)
 8005006:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	2b0c      	cmp	r3, #12
 800500c:	d134      	bne.n	8005078 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800500e:	4b1e      	ldr	r3, [pc, #120]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b02      	cmp	r3, #2
 800501c:	d003      	beq.n	8005026 <HAL_RCC_GetSysClockFreq+0xa6>
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	2b03      	cmp	r3, #3
 8005022:	d003      	beq.n	800502c <HAL_RCC_GetSysClockFreq+0xac>
 8005024:	e005      	b.n	8005032 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005026:	4b1a      	ldr	r3, [pc, #104]	@ (8005090 <HAL_RCC_GetSysClockFreq+0x110>)
 8005028:	617b      	str	r3, [r7, #20]
      break;
 800502a:	e005      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800502c:	4b19      	ldr	r3, [pc, #100]	@ (8005094 <HAL_RCC_GetSysClockFreq+0x114>)
 800502e:	617b      	str	r3, [r7, #20]
      break;
 8005030:	e002      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	617b      	str	r3, [r7, #20]
      break;
 8005036:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005038:	4b13      	ldr	r3, [pc, #76]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	091b      	lsrs	r3, r3, #4
 800503e:	f003 0307 	and.w	r3, r3, #7
 8005042:	3301      	adds	r3, #1
 8005044:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005046:	4b10      	ldr	r3, [pc, #64]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	0a1b      	lsrs	r3, r3, #8
 800504c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	fb03 f202 	mul.w	r2, r3, r2
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	fbb2 f3f3 	udiv	r3, r2, r3
 800505c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800505e:	4b0a      	ldr	r3, [pc, #40]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x108>)
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	0e5b      	lsrs	r3, r3, #25
 8005064:	f003 0303 	and.w	r3, r3, #3
 8005068:	3301      	adds	r3, #1
 800506a:	005b      	lsls	r3, r3, #1
 800506c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	fbb2 f3f3 	udiv	r3, r2, r3
 8005076:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005078:	69bb      	ldr	r3, [r7, #24]
}
 800507a:	4618      	mov	r0, r3
 800507c:	3724      	adds	r7, #36	@ 0x24
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40021000 	.word	0x40021000
 800508c:	0800c124 	.word	0x0800c124
 8005090:	00f42400 	.word	0x00f42400
 8005094:	007a1200 	.word	0x007a1200

08005098 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005098:	b480      	push	{r7}
 800509a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800509c:	4b03      	ldr	r3, [pc, #12]	@ (80050ac <HAL_RCC_GetHCLKFreq+0x14>)
 800509e:	681b      	ldr	r3, [r3, #0]
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	20000000 	.word	0x20000000

080050b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80050b4:	f7ff fff0 	bl	8005098 <HAL_RCC_GetHCLKFreq>
 80050b8:	4602      	mov	r2, r0
 80050ba:	4b06      	ldr	r3, [pc, #24]	@ (80050d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	0a1b      	lsrs	r3, r3, #8
 80050c0:	f003 0307 	and.w	r3, r3, #7
 80050c4:	4904      	ldr	r1, [pc, #16]	@ (80050d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050c6:	5ccb      	ldrb	r3, [r1, r3]
 80050c8:	f003 031f 	and.w	r3, r3, #31
 80050cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	40021000 	.word	0x40021000
 80050d8:	0800c11c 	.word	0x0800c11c

080050dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80050e0:	f7ff ffda 	bl	8005098 <HAL_RCC_GetHCLKFreq>
 80050e4:	4602      	mov	r2, r0
 80050e6:	4b06      	ldr	r3, [pc, #24]	@ (8005100 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	0adb      	lsrs	r3, r3, #11
 80050ec:	f003 0307 	and.w	r3, r3, #7
 80050f0:	4904      	ldr	r1, [pc, #16]	@ (8005104 <HAL_RCC_GetPCLK2Freq+0x28>)
 80050f2:	5ccb      	ldrb	r3, [r1, r3]
 80050f4:	f003 031f 	and.w	r3, r3, #31
 80050f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	40021000 	.word	0x40021000
 8005104:	0800c11c 	.word	0x0800c11c

08005108 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005110:	2300      	movs	r3, #0
 8005112:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005114:	4b2a      	ldr	r3, [pc, #168]	@ (80051c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005118:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005120:	f7ff f9b6 	bl	8004490 <HAL_PWREx_GetVoltageRange>
 8005124:	6178      	str	r0, [r7, #20]
 8005126:	e014      	b.n	8005152 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005128:	4b25      	ldr	r3, [pc, #148]	@ (80051c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800512a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512c:	4a24      	ldr	r2, [pc, #144]	@ (80051c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800512e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005132:	6593      	str	r3, [r2, #88]	@ 0x58
 8005134:	4b22      	ldr	r3, [pc, #136]	@ (80051c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800513c:	60fb      	str	r3, [r7, #12]
 800513e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005140:	f7ff f9a6 	bl	8004490 <HAL_PWREx_GetVoltageRange>
 8005144:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005146:	4b1e      	ldr	r3, [pc, #120]	@ (80051c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800514a:	4a1d      	ldr	r2, [pc, #116]	@ (80051c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800514c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005150:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005158:	d10b      	bne.n	8005172 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b80      	cmp	r3, #128	@ 0x80
 800515e:	d919      	bls.n	8005194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2ba0      	cmp	r3, #160	@ 0xa0
 8005164:	d902      	bls.n	800516c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005166:	2302      	movs	r3, #2
 8005168:	613b      	str	r3, [r7, #16]
 800516a:	e013      	b.n	8005194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800516c:	2301      	movs	r3, #1
 800516e:	613b      	str	r3, [r7, #16]
 8005170:	e010      	b.n	8005194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2b80      	cmp	r3, #128	@ 0x80
 8005176:	d902      	bls.n	800517e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005178:	2303      	movs	r3, #3
 800517a:	613b      	str	r3, [r7, #16]
 800517c:	e00a      	b.n	8005194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b80      	cmp	r3, #128	@ 0x80
 8005182:	d102      	bne.n	800518a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005184:	2302      	movs	r3, #2
 8005186:	613b      	str	r3, [r7, #16]
 8005188:	e004      	b.n	8005194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b70      	cmp	r3, #112	@ 0x70
 800518e:	d101      	bne.n	8005194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005190:	2301      	movs	r3, #1
 8005192:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005194:	4b0b      	ldr	r3, [pc, #44]	@ (80051c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f023 0207 	bic.w	r2, r3, #7
 800519c:	4909      	ldr	r1, [pc, #36]	@ (80051c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80051a4:	4b07      	ldr	r3, [pc, #28]	@ (80051c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d001      	beq.n	80051b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e000      	b.n	80051b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3718      	adds	r7, #24
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	40021000 	.word	0x40021000
 80051c4:	40022000 	.word	0x40022000

080051c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051d0:	2300      	movs	r3, #0
 80051d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051d4:	2300      	movs	r3, #0
 80051d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d031      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051e8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80051ec:	d01a      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80051ee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80051f2:	d814      	bhi.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x56>
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d009      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x44>
 80051f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051fc:	d10f      	bne.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80051fe:	4b5d      	ldr	r3, [pc, #372]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	4a5c      	ldr	r2, [pc, #368]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005204:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005208:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800520a:	e00c      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	3304      	adds	r3, #4
 8005210:	2100      	movs	r1, #0
 8005212:	4618      	mov	r0, r3
 8005214:	f000 f9de 	bl	80055d4 <RCCEx_PLLSAI1_Config>
 8005218:	4603      	mov	r3, r0
 800521a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800521c:	e003      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	74fb      	strb	r3, [r7, #19]
      break;
 8005222:	e000      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005224:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005226:	7cfb      	ldrb	r3, [r7, #19]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10b      	bne.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800522c:	4b51      	ldr	r3, [pc, #324]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800523a:	494e      	ldr	r1, [pc, #312]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005242:	e001      	b.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005244:	7cfb      	ldrb	r3, [r7, #19]
 8005246:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 809e 	beq.w	8005392 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005256:	2300      	movs	r3, #0
 8005258:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800525a:	4b46      	ldr	r3, [pc, #280]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800525c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800525e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005266:	2301      	movs	r3, #1
 8005268:	e000      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800526a:	2300      	movs	r3, #0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00d      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005270:	4b40      	ldr	r3, [pc, #256]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005274:	4a3f      	ldr	r2, [pc, #252]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005276:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800527a:	6593      	str	r3, [r2, #88]	@ 0x58
 800527c:	4b3d      	ldr	r3, [pc, #244]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800527e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005288:	2301      	movs	r3, #1
 800528a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800528c:	4b3a      	ldr	r3, [pc, #232]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a39      	ldr	r2, [pc, #228]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005292:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005296:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005298:	f7fc ffb4 	bl	8002204 <HAL_GetTick>
 800529c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800529e:	e009      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a0:	f7fc ffb0 	bl	8002204 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d902      	bls.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	74fb      	strb	r3, [r7, #19]
        break;
 80052b2:	e005      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052b4:	4b30      	ldr	r3, [pc, #192]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d0ef      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80052c0:	7cfb      	ldrb	r3, [r7, #19]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d15a      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052c6:	4b2b      	ldr	r3, [pc, #172]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052d0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d01e      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d019      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052e2:	4b24      	ldr	r3, [pc, #144]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052ec:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052ee:	4b21      	ldr	r3, [pc, #132]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052fe:	4b1d      	ldr	r3, [pc, #116]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005304:	4a1b      	ldr	r2, [pc, #108]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005306:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800530a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800530e:	4a19      	ldr	r2, [pc, #100]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f003 0301 	and.w	r3, r3, #1
 800531c:	2b00      	cmp	r3, #0
 800531e:	d016      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005320:	f7fc ff70 	bl	8002204 <HAL_GetTick>
 8005324:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005326:	e00b      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005328:	f7fc ff6c 	bl	8002204 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005336:	4293      	cmp	r3, r2
 8005338:	d902      	bls.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	74fb      	strb	r3, [r7, #19]
            break;
 800533e:	e006      	b.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005340:	4b0c      	ldr	r3, [pc, #48]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d0ec      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800534e:	7cfb      	ldrb	r3, [r7, #19]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10b      	bne.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005354:	4b07      	ldr	r3, [pc, #28]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800535a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005362:	4904      	ldr	r1, [pc, #16]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005364:	4313      	orrs	r3, r2
 8005366:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800536a:	e009      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800536c:	7cfb      	ldrb	r3, [r7, #19]
 800536e:	74bb      	strb	r3, [r7, #18]
 8005370:	e006      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005372:	bf00      	nop
 8005374:	40021000 	.word	0x40021000
 8005378:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537c:	7cfb      	ldrb	r3, [r7, #19]
 800537e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005380:	7c7b      	ldrb	r3, [r7, #17]
 8005382:	2b01      	cmp	r3, #1
 8005384:	d105      	bne.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005386:	4b8a      	ldr	r3, [pc, #552]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800538a:	4a89      	ldr	r2, [pc, #548]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800538c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005390:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0301 	and.w	r3, r3, #1
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800539e:	4b84      	ldr	r3, [pc, #528]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80053a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a4:	f023 0203 	bic.w	r2, r3, #3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a1b      	ldr	r3, [r3, #32]
 80053ac:	4980      	ldr	r1, [pc, #512]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0302 	and.w	r3, r3, #2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00a      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053c0:	4b7b      	ldr	r3, [pc, #492]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80053c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c6:	f023 020c 	bic.w	r2, r3, #12
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ce:	4978      	ldr	r1, [pc, #480]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0320 	and.w	r3, r3, #32
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053e2:	4b73      	ldr	r3, [pc, #460]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80053e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	496f      	ldr	r1, [pc, #444]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00a      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005404:	4b6a      	ldr	r3, [pc, #424]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005412:	4967      	ldr	r1, [pc, #412]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005414:	4313      	orrs	r3, r2
 8005416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005426:	4b62      	ldr	r3, [pc, #392]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005434:	495e      	ldr	r1, [pc, #376]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005436:	4313      	orrs	r3, r2
 8005438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00a      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005448:	4b59      	ldr	r3, [pc, #356]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800544a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005456:	4956      	ldr	r1, [pc, #344]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005458:	4313      	orrs	r3, r2
 800545a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800546a:	4b51      	ldr	r3, [pc, #324]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005470:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005478:	494d      	ldr	r1, [pc, #308]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800547a:	4313      	orrs	r3, r2
 800547c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d028      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800548c:	4b48      	ldr	r3, [pc, #288]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800548e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005492:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800549a:	4945      	ldr	r1, [pc, #276]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800549c:	4313      	orrs	r3, r2
 800549e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054aa:	d106      	bne.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054ac:	4b40      	ldr	r3, [pc, #256]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	4a3f      	ldr	r2, [pc, #252]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054b6:	60d3      	str	r3, [r2, #12]
 80054b8:	e011      	b.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054c2:	d10c      	bne.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	3304      	adds	r3, #4
 80054c8:	2101      	movs	r1, #1
 80054ca:	4618      	mov	r0, r3
 80054cc:	f000 f882 	bl	80055d4 <RCCEx_PLLSAI1_Config>
 80054d0:	4603      	mov	r3, r0
 80054d2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80054d4:	7cfb      	ldrb	r3, [r7, #19]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80054da:	7cfb      	ldrb	r3, [r7, #19]
 80054dc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d028      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054ea:	4b31      	ldr	r3, [pc, #196]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f8:	492d      	ldr	r1, [pc, #180]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005504:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005508:	d106      	bne.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800550a:	4b29      	ldr	r3, [pc, #164]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	4a28      	ldr	r2, [pc, #160]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005510:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005514:	60d3      	str	r3, [r2, #12]
 8005516:	e011      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800551c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005520:	d10c      	bne.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	3304      	adds	r3, #4
 8005526:	2101      	movs	r1, #1
 8005528:	4618      	mov	r0, r3
 800552a:	f000 f853 	bl	80055d4 <RCCEx_PLLSAI1_Config>
 800552e:	4603      	mov	r3, r0
 8005530:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005532:	7cfb      	ldrb	r3, [r7, #19]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005538:	7cfb      	ldrb	r3, [r7, #19]
 800553a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d01c      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005548:	4b19      	ldr	r3, [pc, #100]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800554a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005556:	4916      	ldr	r1, [pc, #88]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005558:	4313      	orrs	r3, r2
 800555a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005562:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005566:	d10c      	bne.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3304      	adds	r3, #4
 800556c:	2102      	movs	r1, #2
 800556e:	4618      	mov	r0, r3
 8005570:	f000 f830 	bl	80055d4 <RCCEx_PLLSAI1_Config>
 8005574:	4603      	mov	r3, r0
 8005576:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005578:	7cfb      	ldrb	r3, [r7, #19]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800557e:	7cfb      	ldrb	r3, [r7, #19]
 8005580:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00a      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800558e:	4b08      	ldr	r3, [pc, #32]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005594:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800559c:	4904      	ldr	r1, [pc, #16]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80055a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40021000 	.word	0x40021000

080055b4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80055b8:	4b05      	ldr	r3, [pc, #20]	@ (80055d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a04      	ldr	r2, [pc, #16]	@ (80055d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80055be:	f043 0304 	orr.w	r3, r3, #4
 80055c2:	6013      	str	r3, [r2, #0]
}
 80055c4:	bf00      	nop
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	40021000 	.word	0x40021000

080055d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055de:	2300      	movs	r3, #0
 80055e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055e2:	4b74      	ldr	r3, [pc, #464]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	f003 0303 	and.w	r3, r3, #3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d018      	beq.n	8005620 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80055ee:	4b71      	ldr	r3, [pc, #452]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	f003 0203 	and.w	r2, r3, #3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d10d      	bne.n	800561a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
       ||
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005606:	4b6b      	ldr	r3, [pc, #428]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	091b      	lsrs	r3, r3, #4
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	1c5a      	adds	r2, r3, #1
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
       ||
 8005616:	429a      	cmp	r2, r3
 8005618:	d047      	beq.n	80056aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	73fb      	strb	r3, [r7, #15]
 800561e:	e044      	b.n	80056aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2b03      	cmp	r3, #3
 8005626:	d018      	beq.n	800565a <RCCEx_PLLSAI1_Config+0x86>
 8005628:	2b03      	cmp	r3, #3
 800562a:	d825      	bhi.n	8005678 <RCCEx_PLLSAI1_Config+0xa4>
 800562c:	2b01      	cmp	r3, #1
 800562e:	d002      	beq.n	8005636 <RCCEx_PLLSAI1_Config+0x62>
 8005630:	2b02      	cmp	r3, #2
 8005632:	d009      	beq.n	8005648 <RCCEx_PLLSAI1_Config+0x74>
 8005634:	e020      	b.n	8005678 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005636:	4b5f      	ldr	r3, [pc, #380]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d11d      	bne.n	800567e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005646:	e01a      	b.n	800567e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005648:	4b5a      	ldr	r3, [pc, #360]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005650:	2b00      	cmp	r3, #0
 8005652:	d116      	bne.n	8005682 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005658:	e013      	b.n	8005682 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800565a:	4b56      	ldr	r3, [pc, #344]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10f      	bne.n	8005686 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005666:	4b53      	ldr	r3, [pc, #332]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d109      	bne.n	8005686 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005676:	e006      	b.n	8005686 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	73fb      	strb	r3, [r7, #15]
      break;
 800567c:	e004      	b.n	8005688 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800567e:	bf00      	nop
 8005680:	e002      	b.n	8005688 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005682:	bf00      	nop
 8005684:	e000      	b.n	8005688 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005686:	bf00      	nop
    }

    if(status == HAL_OK)
 8005688:	7bfb      	ldrb	r3, [r7, #15]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d10d      	bne.n	80056aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800568e:	4b49      	ldr	r3, [pc, #292]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6819      	ldr	r1, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	3b01      	subs	r3, #1
 80056a0:	011b      	lsls	r3, r3, #4
 80056a2:	430b      	orrs	r3, r1
 80056a4:	4943      	ldr	r1, [pc, #268]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80056aa:	7bfb      	ldrb	r3, [r7, #15]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d17c      	bne.n	80057aa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80056b0:	4b40      	ldr	r3, [pc, #256]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a3f      	ldr	r2, [pc, #252]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80056ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056bc:	f7fc fda2 	bl	8002204 <HAL_GetTick>
 80056c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80056c2:	e009      	b.n	80056d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056c4:	f7fc fd9e 	bl	8002204 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d902      	bls.n	80056d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	73fb      	strb	r3, [r7, #15]
        break;
 80056d6:	e005      	b.n	80056e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80056d8:	4b36      	ldr	r3, [pc, #216]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1ef      	bne.n	80056c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80056e4:	7bfb      	ldrb	r3, [r7, #15]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d15f      	bne.n	80057aa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d110      	bne.n	8005712 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056f0:	4b30      	ldr	r3, [pc, #192]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056f2:	691b      	ldr	r3, [r3, #16]
 80056f4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80056f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	6892      	ldr	r2, [r2, #8]
 8005700:	0211      	lsls	r1, r2, #8
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	68d2      	ldr	r2, [r2, #12]
 8005706:	06d2      	lsls	r2, r2, #27
 8005708:	430a      	orrs	r2, r1
 800570a:	492a      	ldr	r1, [pc, #168]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800570c:	4313      	orrs	r3, r2
 800570e:	610b      	str	r3, [r1, #16]
 8005710:	e027      	b.n	8005762 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	2b01      	cmp	r3, #1
 8005716:	d112      	bne.n	800573e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005718:	4b26      	ldr	r3, [pc, #152]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005720:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	6892      	ldr	r2, [r2, #8]
 8005728:	0211      	lsls	r1, r2, #8
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6912      	ldr	r2, [r2, #16]
 800572e:	0852      	lsrs	r2, r2, #1
 8005730:	3a01      	subs	r2, #1
 8005732:	0552      	lsls	r2, r2, #21
 8005734:	430a      	orrs	r2, r1
 8005736:	491f      	ldr	r1, [pc, #124]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005738:	4313      	orrs	r3, r2
 800573a:	610b      	str	r3, [r1, #16]
 800573c:	e011      	b.n	8005762 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800573e:	4b1d      	ldr	r3, [pc, #116]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005746:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	6892      	ldr	r2, [r2, #8]
 800574e:	0211      	lsls	r1, r2, #8
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	6952      	ldr	r2, [r2, #20]
 8005754:	0852      	lsrs	r2, r2, #1
 8005756:	3a01      	subs	r2, #1
 8005758:	0652      	lsls	r2, r2, #25
 800575a:	430a      	orrs	r2, r1
 800575c:	4915      	ldr	r1, [pc, #84]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800575e:	4313      	orrs	r3, r2
 8005760:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005762:	4b14      	ldr	r3, [pc, #80]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a13      	ldr	r2, [pc, #76]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005768:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800576c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800576e:	f7fc fd49 	bl	8002204 <HAL_GetTick>
 8005772:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005774:	e009      	b.n	800578a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005776:	f7fc fd45 	bl	8002204 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b02      	cmp	r3, #2
 8005782:	d902      	bls.n	800578a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	73fb      	strb	r3, [r7, #15]
          break;
 8005788:	e005      	b.n	8005796 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800578a:	4b0a      	ldr	r3, [pc, #40]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d0ef      	beq.n	8005776 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005796:	7bfb      	ldrb	r3, [r7, #15]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d106      	bne.n	80057aa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800579c:	4b05      	ldr	r3, [pc, #20]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800579e:	691a      	ldr	r2, [r3, #16]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	699b      	ldr	r3, [r3, #24]
 80057a4:	4903      	ldr	r1, [pc, #12]	@ (80057b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	40021000 	.word	0x40021000

080057b8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d079      	beq.n	80058be <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d106      	bne.n	80057e4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f7fc f9fa 	bl	8001bd8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2202      	movs	r2, #2
 80057e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f003 0310 	and.w	r3, r3, #16
 80057f6:	2b10      	cmp	r3, #16
 80057f8:	d058      	beq.n	80058ac <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	22ca      	movs	r2, #202	@ 0xca
 8005800:	625a      	str	r2, [r3, #36]	@ 0x24
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2253      	movs	r2, #83	@ 0x53
 8005808:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f880 	bl	8005910 <RTC_EnterInitMode>
 8005810:	4603      	mov	r3, r0
 8005812:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005814:	7bfb      	ldrb	r3, [r7, #15]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d127      	bne.n	800586a <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	6812      	ldr	r2, [r2, #0]
 8005824:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005828:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800582c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	6899      	ldr	r1, [r3, #8]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685a      	ldr	r2, [r3, #4]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	431a      	orrs	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	431a      	orrs	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	68d2      	ldr	r2, [r2, #12]
 8005854:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6919      	ldr	r1, [r3, #16]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	041a      	lsls	r2, r3, #16
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	430a      	orrs	r2, r1
 8005868:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 f884 	bl	8005978 <RTC_ExitInitMode>
 8005870:	4603      	mov	r3, r0
 8005872:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005874:	7bfb      	ldrb	r3, [r7, #15]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d113      	bne.n	80058a2 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f022 0203 	bic.w	r2, r2, #3
 8005888:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	69da      	ldr	r2, [r3, #28]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	431a      	orrs	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	22ff      	movs	r2, #255	@ 0xff
 80058a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80058aa:	e001      	b.n	80058b0 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80058ac:	2300      	movs	r3, #0
 80058ae:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80058b0:	7bfb      	ldrb	r3, [r7, #15]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d103      	bne.n	80058be <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 80058be:	7bfb      	ldrb	r3, [r7, #15]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3710      	adds	r7, #16
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a0d      	ldr	r2, [pc, #52]	@ (800590c <HAL_RTC_WaitForSynchro+0x44>)
 80058d6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80058d8:	f7fc fc94 	bl	8002204 <HAL_GetTick>
 80058dc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80058de:	e009      	b.n	80058f4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80058e0:	f7fc fc90 	bl	8002204 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80058ee:	d901      	bls.n	80058f4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e007      	b.n	8005904 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	f003 0320 	and.w	r3, r3, #32
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d0ee      	beq.n	80058e0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3710      	adds	r7, #16
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	0003ff5f 	.word	0x0003ff5f

08005910 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005926:	2b00      	cmp	r3, #0
 8005928:	d120      	bne.n	800596c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f04f 32ff 	mov.w	r2, #4294967295
 8005932:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005934:	f7fc fc66 	bl	8002204 <HAL_GetTick>
 8005938:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800593a:	e00d      	b.n	8005958 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800593c:	f7fc fc62 	bl	8002204 <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800594a:	d905      	bls.n	8005958 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2203      	movs	r2, #3
 8005954:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005962:	2b00      	cmp	r3, #0
 8005964:	d102      	bne.n	800596c <RTC_EnterInitMode+0x5c>
 8005966:	7bfb      	ldrb	r3, [r7, #15]
 8005968:	2b03      	cmp	r3, #3
 800596a:	d1e7      	bne.n	800593c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800596c:	7bfb      	ldrb	r3, [r7, #15]
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
	...

08005978 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005980:	2300      	movs	r3, #0
 8005982:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005984:	4b1a      	ldr	r3, [pc, #104]	@ (80059f0 <RTC_ExitInitMode+0x78>)
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	4a19      	ldr	r2, [pc, #100]	@ (80059f0 <RTC_ExitInitMode+0x78>)
 800598a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800598e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005990:	4b17      	ldr	r3, [pc, #92]	@ (80059f0 <RTC_ExitInitMode+0x78>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f003 0320 	and.w	r3, r3, #32
 8005998:	2b00      	cmp	r3, #0
 800599a:	d10c      	bne.n	80059b6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f7ff ff93 	bl	80058c8 <HAL_RTC_WaitForSynchro>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d01e      	beq.n	80059e6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2203      	movs	r2, #3
 80059ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	73fb      	strb	r3, [r7, #15]
 80059b4:	e017      	b.n	80059e6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80059b6:	4b0e      	ldr	r3, [pc, #56]	@ (80059f0 <RTC_ExitInitMode+0x78>)
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	4a0d      	ldr	r2, [pc, #52]	@ (80059f0 <RTC_ExitInitMode+0x78>)
 80059bc:	f023 0320 	bic.w	r3, r3, #32
 80059c0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f7ff ff80 	bl	80058c8 <HAL_RTC_WaitForSynchro>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d005      	beq.n	80059da <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2203      	movs	r2, #3
 80059d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80059da:	4b05      	ldr	r3, [pc, #20]	@ (80059f0 <RTC_ExitInitMode+0x78>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	4a04      	ldr	r2, [pc, #16]	@ (80059f0 <RTC_ExitInitMode+0x78>)
 80059e0:	f043 0320 	orr.w	r3, r3, #32
 80059e4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	40002800 	.word	0x40002800

080059f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b082      	sub	sp, #8
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d101      	bne.n	8005a06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e049      	b.n	8005a9a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d106      	bne.n	8005a20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f7fc f90c 	bl	8001c38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	3304      	adds	r3, #4
 8005a30:	4619      	mov	r1, r3
 8005a32:	4610      	mov	r0, r2
 8005a34:	f000 fd5a 	bl	80064ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3708      	adds	r7, #8
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
	...

08005aa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d001      	beq.n	8005abc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e03b      	b.n	8005b34 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68da      	ldr	r2, [r3, #12]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f042 0201 	orr.w	r2, r2, #1
 8005ad2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a19      	ldr	r2, [pc, #100]	@ (8005b40 <HAL_TIM_Base_Start_IT+0x9c>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d009      	beq.n	8005af2 <HAL_TIM_Base_Start_IT+0x4e>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ae6:	d004      	beq.n	8005af2 <HAL_TIM_Base_Start_IT+0x4e>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a15      	ldr	r2, [pc, #84]	@ (8005b44 <HAL_TIM_Base_Start_IT+0xa0>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d115      	bne.n	8005b1e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	4b13      	ldr	r3, [pc, #76]	@ (8005b48 <HAL_TIM_Base_Start_IT+0xa4>)
 8005afa:	4013      	ands	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2b06      	cmp	r3, #6
 8005b02:	d015      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x8c>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b0a:	d011      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f042 0201 	orr.w	r2, r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b1c:	e008      	b.n	8005b30 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f042 0201 	orr.w	r2, r2, #1
 8005b2c:	601a      	str	r2, [r3, #0]
 8005b2e:	e000      	b.n	8005b32 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	40012c00 	.word	0x40012c00
 8005b44:	40014000 	.word	0x40014000
 8005b48:	00010007 	.word	0x00010007

08005b4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b082      	sub	sp, #8
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e049      	b.n	8005bf2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d106      	bne.n	8005b78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f841 	bl	8005bfa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	3304      	adds	r3, #4
 8005b88:	4619      	mov	r1, r3
 8005b8a:	4610      	mov	r0, r2
 8005b8c:	f000 fcae 	bl	80064ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3708      	adds	r7, #8
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c02:	bf00      	nop
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
	...

08005c10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d109      	bne.n	8005c34 <HAL_TIM_PWM_Start+0x24>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	bf14      	ite	ne
 8005c2c:	2301      	movne	r3, #1
 8005c2e:	2300      	moveq	r3, #0
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	e03c      	b.n	8005cae <HAL_TIM_PWM_Start+0x9e>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b04      	cmp	r3, #4
 8005c38:	d109      	bne.n	8005c4e <HAL_TIM_PWM_Start+0x3e>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	bf14      	ite	ne
 8005c46:	2301      	movne	r3, #1
 8005c48:	2300      	moveq	r3, #0
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	e02f      	b.n	8005cae <HAL_TIM_PWM_Start+0x9e>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	2b08      	cmp	r3, #8
 8005c52:	d109      	bne.n	8005c68 <HAL_TIM_PWM_Start+0x58>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	bf14      	ite	ne
 8005c60:	2301      	movne	r3, #1
 8005c62:	2300      	moveq	r3, #0
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	e022      	b.n	8005cae <HAL_TIM_PWM_Start+0x9e>
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	2b0c      	cmp	r3, #12
 8005c6c:	d109      	bne.n	8005c82 <HAL_TIM_PWM_Start+0x72>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	bf14      	ite	ne
 8005c7a:	2301      	movne	r3, #1
 8005c7c:	2300      	moveq	r3, #0
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	e015      	b.n	8005cae <HAL_TIM_PWM_Start+0x9e>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b10      	cmp	r3, #16
 8005c86:	d109      	bne.n	8005c9c <HAL_TIM_PWM_Start+0x8c>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	bf14      	ite	ne
 8005c94:	2301      	movne	r3, #1
 8005c96:	2300      	moveq	r3, #0
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	e008      	b.n	8005cae <HAL_TIM_PWM_Start+0x9e>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	bf14      	ite	ne
 8005ca8:	2301      	movne	r3, #1
 8005caa:	2300      	moveq	r3, #0
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e07e      	b.n	8005db4 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d104      	bne.n	8005cc6 <HAL_TIM_PWM_Start+0xb6>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cc4:	e023      	b.n	8005d0e <HAL_TIM_PWM_Start+0xfe>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b04      	cmp	r3, #4
 8005cca:	d104      	bne.n	8005cd6 <HAL_TIM_PWM_Start+0xc6>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cd4:	e01b      	b.n	8005d0e <HAL_TIM_PWM_Start+0xfe>
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b08      	cmp	r3, #8
 8005cda:	d104      	bne.n	8005ce6 <HAL_TIM_PWM_Start+0xd6>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ce4:	e013      	b.n	8005d0e <HAL_TIM_PWM_Start+0xfe>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b0c      	cmp	r3, #12
 8005cea:	d104      	bne.n	8005cf6 <HAL_TIM_PWM_Start+0xe6>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005cf4:	e00b      	b.n	8005d0e <HAL_TIM_PWM_Start+0xfe>
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	2b10      	cmp	r3, #16
 8005cfa:	d104      	bne.n	8005d06 <HAL_TIM_PWM_Start+0xf6>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d04:	e003      	b.n	8005d0e <HAL_TIM_PWM_Start+0xfe>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2202      	movs	r2, #2
 8005d0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2201      	movs	r2, #1
 8005d14:	6839      	ldr	r1, [r7, #0]
 8005d16:	4618      	mov	r0, r3
 8005d18:	f000 ff64 	bl	8006be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a26      	ldr	r2, [pc, #152]	@ (8005dbc <HAL_TIM_PWM_Start+0x1ac>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d009      	beq.n	8005d3a <HAL_TIM_PWM_Start+0x12a>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a25      	ldr	r2, [pc, #148]	@ (8005dc0 <HAL_TIM_PWM_Start+0x1b0>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d004      	beq.n	8005d3a <HAL_TIM_PWM_Start+0x12a>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a23      	ldr	r2, [pc, #140]	@ (8005dc4 <HAL_TIM_PWM_Start+0x1b4>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d101      	bne.n	8005d3e <HAL_TIM_PWM_Start+0x12e>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e000      	b.n	8005d40 <HAL_TIM_PWM_Start+0x130>
 8005d3e:	2300      	movs	r3, #0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d007      	beq.n	8005d54 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d52:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a18      	ldr	r2, [pc, #96]	@ (8005dbc <HAL_TIM_PWM_Start+0x1ac>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d009      	beq.n	8005d72 <HAL_TIM_PWM_Start+0x162>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d66:	d004      	beq.n	8005d72 <HAL_TIM_PWM_Start+0x162>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a14      	ldr	r2, [pc, #80]	@ (8005dc0 <HAL_TIM_PWM_Start+0x1b0>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d115      	bne.n	8005d9e <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689a      	ldr	r2, [r3, #8]
 8005d78:	4b13      	ldr	r3, [pc, #76]	@ (8005dc8 <HAL_TIM_PWM_Start+0x1b8>)
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2b06      	cmp	r3, #6
 8005d82:	d015      	beq.n	8005db0 <HAL_TIM_PWM_Start+0x1a0>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d8a:	d011      	beq.n	8005db0 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f042 0201 	orr.w	r2, r2, #1
 8005d9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d9c:	e008      	b.n	8005db0 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f042 0201 	orr.w	r2, r2, #1
 8005dac:	601a      	str	r2, [r3, #0]
 8005dae:	e000      	b.n	8005db2 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005db0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}
 8005dbc:	40012c00 	.word	0x40012c00
 8005dc0:	40014000 	.word	0x40014000
 8005dc4:	40014400 	.word	0x40014400
 8005dc8:	00010007 	.word	0x00010007

08005dcc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	6839      	ldr	r1, [r7, #0]
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 ff00 	bl	8006be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a39      	ldr	r2, [pc, #228]	@ (8005ed0 <HAL_TIM_PWM_Stop+0x104>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d009      	beq.n	8005e02 <HAL_TIM_PWM_Stop+0x36>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a38      	ldr	r2, [pc, #224]	@ (8005ed4 <HAL_TIM_PWM_Stop+0x108>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d004      	beq.n	8005e02 <HAL_TIM_PWM_Stop+0x36>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a36      	ldr	r2, [pc, #216]	@ (8005ed8 <HAL_TIM_PWM_Stop+0x10c>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d101      	bne.n	8005e06 <HAL_TIM_PWM_Stop+0x3a>
 8005e02:	2301      	movs	r3, #1
 8005e04:	e000      	b.n	8005e08 <HAL_TIM_PWM_Stop+0x3c>
 8005e06:	2300      	movs	r3, #0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d017      	beq.n	8005e3c <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	6a1a      	ldr	r2, [r3, #32]
 8005e12:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005e16:	4013      	ands	r3, r2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d10f      	bne.n	8005e3c <HAL_TIM_PWM_Stop+0x70>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6a1a      	ldr	r2, [r3, #32]
 8005e22:	f240 4344 	movw	r3, #1092	@ 0x444
 8005e26:	4013      	ands	r3, r2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d107      	bne.n	8005e3c <HAL_TIM_PWM_Stop+0x70>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6a1a      	ldr	r2, [r3, #32]
 8005e42:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005e46:	4013      	ands	r3, r2
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d10f      	bne.n	8005e6c <HAL_TIM_PWM_Stop+0xa0>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6a1a      	ldr	r2, [r3, #32]
 8005e52:	f240 4344 	movw	r3, #1092	@ 0x444
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d107      	bne.n	8005e6c <HAL_TIM_PWM_Stop+0xa0>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f022 0201 	bic.w	r2, r2, #1
 8005e6a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d104      	bne.n	8005e7c <HAL_TIM_PWM_Stop+0xb0>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e7a:	e023      	b.n	8005ec4 <HAL_TIM_PWM_Stop+0xf8>
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	2b04      	cmp	r3, #4
 8005e80:	d104      	bne.n	8005e8c <HAL_TIM_PWM_Stop+0xc0>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e8a:	e01b      	b.n	8005ec4 <HAL_TIM_PWM_Stop+0xf8>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	2b08      	cmp	r3, #8
 8005e90:	d104      	bne.n	8005e9c <HAL_TIM_PWM_Stop+0xd0>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e9a:	e013      	b.n	8005ec4 <HAL_TIM_PWM_Stop+0xf8>
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	2b0c      	cmp	r3, #12
 8005ea0:	d104      	bne.n	8005eac <HAL_TIM_PWM_Stop+0xe0>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005eaa:	e00b      	b.n	8005ec4 <HAL_TIM_PWM_Stop+0xf8>
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	2b10      	cmp	r3, #16
 8005eb0:	d104      	bne.n	8005ebc <HAL_TIM_PWM_Stop+0xf0>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005eba:	e003      	b.n	8005ec4 <HAL_TIM_PWM_Stop+0xf8>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3708      	adds	r7, #8
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	40012c00 	.word	0x40012c00
 8005ed4:	40014000 	.word	0x40014000
 8005ed8:	40014400 	.word	0x40014400

08005edc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 0302 	and.w	r3, r3, #2
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d020      	beq.n	8005f40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f003 0302 	and.w	r3, r3, #2
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d01b      	beq.n	8005f40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0202 	mvn.w	r2, #2
 8005f10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2201      	movs	r2, #1
 8005f16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	f003 0303 	and.w	r3, r3, #3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d003      	beq.n	8005f2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 fac1 	bl	80064ae <HAL_TIM_IC_CaptureCallback>
 8005f2c:	e005      	b.n	8005f3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fab3 	bl	800649a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 fac4 	bl	80064c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	f003 0304 	and.w	r3, r3, #4
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d020      	beq.n	8005f8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f003 0304 	and.w	r3, r3, #4
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d01b      	beq.n	8005f8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f06f 0204 	mvn.w	r2, #4
 8005f5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2202      	movs	r2, #2
 8005f62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d003      	beq.n	8005f7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 fa9b 	bl	80064ae <HAL_TIM_IC_CaptureCallback>
 8005f78:	e005      	b.n	8005f86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fa8d 	bl	800649a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 fa9e 	bl	80064c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	f003 0308 	and.w	r3, r3, #8
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d020      	beq.n	8005fd8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f003 0308 	and.w	r3, r3, #8
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d01b      	beq.n	8005fd8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f06f 0208 	mvn.w	r2, #8
 8005fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2204      	movs	r2, #4
 8005fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	69db      	ldr	r3, [r3, #28]
 8005fb6:	f003 0303 	and.w	r3, r3, #3
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d003      	beq.n	8005fc6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 fa75 	bl	80064ae <HAL_TIM_IC_CaptureCallback>
 8005fc4:	e005      	b.n	8005fd2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fa67 	bl	800649a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 fa78 	bl	80064c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	f003 0310 	and.w	r3, r3, #16
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d020      	beq.n	8006024 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f003 0310 	and.w	r3, r3, #16
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d01b      	beq.n	8006024 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f06f 0210 	mvn.w	r2, #16
 8005ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2208      	movs	r2, #8
 8005ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	69db      	ldr	r3, [r3, #28]
 8006002:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006006:	2b00      	cmp	r3, #0
 8006008:	d003      	beq.n	8006012 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 fa4f 	bl	80064ae <HAL_TIM_IC_CaptureCallback>
 8006010:	e005      	b.n	800601e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fa41 	bl	800649a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f000 fa52 	bl	80064c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00c      	beq.n	8006048 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b00      	cmp	r3, #0
 8006036:	d007      	beq.n	8006048 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f06f 0201 	mvn.w	r2, #1
 8006040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f7fa fff4 	bl	8001030 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00c      	beq.n	800606c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006058:	2b00      	cmp	r3, #0
 800605a:	d007      	beq.n	800606c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 feca 	bl	8006e00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00c      	beq.n	8006090 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800607c:	2b00      	cmp	r3, #0
 800607e:	d007      	beq.n	8006090 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 fec2 	bl	8006e14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00c      	beq.n	80060b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d007      	beq.n	80060b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80060ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 fa11 	bl	80064d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	f003 0320 	and.w	r3, r3, #32
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00c      	beq.n	80060d8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f003 0320 	and.w	r3, r3, #32
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d007      	beq.n	80060d8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f06f 0220 	mvn.w	r2, #32
 80060d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 fe8a 	bl	8006dec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060d8:	bf00      	nop
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060ec:	2300      	movs	r3, #0
 80060ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d101      	bne.n	80060fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060fa:	2302      	movs	r3, #2
 80060fc:	e0ff      	b.n	80062fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2b14      	cmp	r3, #20
 800610a:	f200 80f0 	bhi.w	80062ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800610e:	a201      	add	r2, pc, #4	@ (adr r2, 8006114 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006114:	08006169 	.word	0x08006169
 8006118:	080062ef 	.word	0x080062ef
 800611c:	080062ef 	.word	0x080062ef
 8006120:	080062ef 	.word	0x080062ef
 8006124:	080061a9 	.word	0x080061a9
 8006128:	080062ef 	.word	0x080062ef
 800612c:	080062ef 	.word	0x080062ef
 8006130:	080062ef 	.word	0x080062ef
 8006134:	080061eb 	.word	0x080061eb
 8006138:	080062ef 	.word	0x080062ef
 800613c:	080062ef 	.word	0x080062ef
 8006140:	080062ef 	.word	0x080062ef
 8006144:	0800622b 	.word	0x0800622b
 8006148:	080062ef 	.word	0x080062ef
 800614c:	080062ef 	.word	0x080062ef
 8006150:	080062ef 	.word	0x080062ef
 8006154:	0800626d 	.word	0x0800626d
 8006158:	080062ef 	.word	0x080062ef
 800615c:	080062ef 	.word	0x080062ef
 8006160:	080062ef 	.word	0x080062ef
 8006164:	080062ad 	.word	0x080062ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68b9      	ldr	r1, [r7, #8]
 800616e:	4618      	mov	r0, r3
 8006170:	f000 fa20 	bl	80065b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	699a      	ldr	r2, [r3, #24]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f042 0208 	orr.w	r2, r2, #8
 8006182:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699a      	ldr	r2, [r3, #24]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f022 0204 	bic.w	r2, r2, #4
 8006192:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	6999      	ldr	r1, [r3, #24]
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	691a      	ldr	r2, [r3, #16]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	430a      	orrs	r2, r1
 80061a4:	619a      	str	r2, [r3, #24]
      break;
 80061a6:	e0a5      	b.n	80062f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68b9      	ldr	r1, [r7, #8]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 fa7c 	bl	80066ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699a      	ldr	r2, [r3, #24]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6999      	ldr	r1, [r3, #24]
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	021a      	lsls	r2, r3, #8
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	430a      	orrs	r2, r1
 80061e6:	619a      	str	r2, [r3, #24]
      break;
 80061e8:	e084      	b.n	80062f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68b9      	ldr	r1, [r7, #8]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f000 fad5 	bl	80067a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	69da      	ldr	r2, [r3, #28]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f042 0208 	orr.w	r2, r2, #8
 8006204:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	69da      	ldr	r2, [r3, #28]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0204 	bic.w	r2, r2, #4
 8006214:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	69d9      	ldr	r1, [r3, #28]
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	691a      	ldr	r2, [r3, #16]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	430a      	orrs	r2, r1
 8006226:	61da      	str	r2, [r3, #28]
      break;
 8006228:	e064      	b.n	80062f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68b9      	ldr	r1, [r7, #8]
 8006230:	4618      	mov	r0, r3
 8006232:	f000 fb2d 	bl	8006890 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69da      	ldr	r2, [r3, #28]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69da      	ldr	r2, [r3, #28]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69d9      	ldr	r1, [r3, #28]
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	021a      	lsls	r2, r3, #8
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	430a      	orrs	r2, r1
 8006268:	61da      	str	r2, [r3, #28]
      break;
 800626a:	e043      	b.n	80062f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68b9      	ldr	r1, [r7, #8]
 8006272:	4618      	mov	r0, r3
 8006274:	f000 fb6a 	bl	800694c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f042 0208 	orr.w	r2, r2, #8
 8006286:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f022 0204 	bic.w	r2, r2, #4
 8006296:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	691a      	ldr	r2, [r3, #16]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	430a      	orrs	r2, r1
 80062a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80062aa:	e023      	b.n	80062f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68b9      	ldr	r1, [r7, #8]
 80062b2:	4618      	mov	r0, r3
 80062b4:	f000 fba2 	bl	80069fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	021a      	lsls	r2, r3, #8
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	430a      	orrs	r2, r1
 80062ea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80062ec:	e002      	b.n	80062f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	75fb      	strb	r3, [r7, #23]
      break;
 80062f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3718      	adds	r7, #24
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop

08006308 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800631c:	2b01      	cmp	r3, #1
 800631e:	d101      	bne.n	8006324 <HAL_TIM_ConfigClockSource+0x1c>
 8006320:	2302      	movs	r3, #2
 8006322:	e0b6      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x18a>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006342:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006346:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800634e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006360:	d03e      	beq.n	80063e0 <HAL_TIM_ConfigClockSource+0xd8>
 8006362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006366:	f200 8087 	bhi.w	8006478 <HAL_TIM_ConfigClockSource+0x170>
 800636a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800636e:	f000 8086 	beq.w	800647e <HAL_TIM_ConfigClockSource+0x176>
 8006372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006376:	d87f      	bhi.n	8006478 <HAL_TIM_ConfigClockSource+0x170>
 8006378:	2b70      	cmp	r3, #112	@ 0x70
 800637a:	d01a      	beq.n	80063b2 <HAL_TIM_ConfigClockSource+0xaa>
 800637c:	2b70      	cmp	r3, #112	@ 0x70
 800637e:	d87b      	bhi.n	8006478 <HAL_TIM_ConfigClockSource+0x170>
 8006380:	2b60      	cmp	r3, #96	@ 0x60
 8006382:	d050      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x11e>
 8006384:	2b60      	cmp	r3, #96	@ 0x60
 8006386:	d877      	bhi.n	8006478 <HAL_TIM_ConfigClockSource+0x170>
 8006388:	2b50      	cmp	r3, #80	@ 0x50
 800638a:	d03c      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0xfe>
 800638c:	2b50      	cmp	r3, #80	@ 0x50
 800638e:	d873      	bhi.n	8006478 <HAL_TIM_ConfigClockSource+0x170>
 8006390:	2b40      	cmp	r3, #64	@ 0x40
 8006392:	d058      	beq.n	8006446 <HAL_TIM_ConfigClockSource+0x13e>
 8006394:	2b40      	cmp	r3, #64	@ 0x40
 8006396:	d86f      	bhi.n	8006478 <HAL_TIM_ConfigClockSource+0x170>
 8006398:	2b30      	cmp	r3, #48	@ 0x30
 800639a:	d064      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0x15e>
 800639c:	2b30      	cmp	r3, #48	@ 0x30
 800639e:	d86b      	bhi.n	8006478 <HAL_TIM_ConfigClockSource+0x170>
 80063a0:	2b20      	cmp	r3, #32
 80063a2:	d060      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0x15e>
 80063a4:	2b20      	cmp	r3, #32
 80063a6:	d867      	bhi.n	8006478 <HAL_TIM_ConfigClockSource+0x170>
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d05c      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0x15e>
 80063ac:	2b10      	cmp	r3, #16
 80063ae:	d05a      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0x15e>
 80063b0:	e062      	b.n	8006478 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063c2:	f000 fbef 	bl	8006ba4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	609a      	str	r2, [r3, #8]
      break;
 80063de:	e04f      	b.n	8006480 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063f0:	f000 fbd8 	bl	8006ba4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689a      	ldr	r2, [r3, #8]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006402:	609a      	str	r2, [r3, #8]
      break;
 8006404:	e03c      	b.n	8006480 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006412:	461a      	mov	r2, r3
 8006414:	f000 fb4c 	bl	8006ab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2150      	movs	r1, #80	@ 0x50
 800641e:	4618      	mov	r0, r3
 8006420:	f000 fba5 	bl	8006b6e <TIM_ITRx_SetConfig>
      break;
 8006424:	e02c      	b.n	8006480 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006432:	461a      	mov	r2, r3
 8006434:	f000 fb6b 	bl	8006b0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2160      	movs	r1, #96	@ 0x60
 800643e:	4618      	mov	r0, r3
 8006440:	f000 fb95 	bl	8006b6e <TIM_ITRx_SetConfig>
      break;
 8006444:	e01c      	b.n	8006480 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006452:	461a      	mov	r2, r3
 8006454:	f000 fb2c 	bl	8006ab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2140      	movs	r1, #64	@ 0x40
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fb85 	bl	8006b6e <TIM_ITRx_SetConfig>
      break;
 8006464:	e00c      	b.n	8006480 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4619      	mov	r1, r3
 8006470:	4610      	mov	r0, r2
 8006472:	f000 fb7c 	bl	8006b6e <TIM_ITRx_SetConfig>
      break;
 8006476:	e003      	b.n	8006480 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	73fb      	strb	r3, [r7, #15]
      break;
 800647c:	e000      	b.n	8006480 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800647e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006490:	7bfb      	ldrb	r3, [r7, #15]
}
 8006492:	4618      	mov	r0, r3
 8006494:	3710      	adds	r7, #16
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}

0800649a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800649a:	b480      	push	{r7}
 800649c:	b083      	sub	sp, #12
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064a2:	bf00      	nop
 80064a4:	370c      	adds	r7, #12
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr

080064ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064ae:	b480      	push	{r7}
 80064b0:	b083      	sub	sp, #12
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064b6:	bf00      	nop
 80064b8:	370c      	adds	r7, #12
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr

080064c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064c2:	b480      	push	{r7}
 80064c4:	b083      	sub	sp, #12
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064ca:	bf00      	nop
 80064cc:	370c      	adds	r7, #12
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr

080064d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064d6:	b480      	push	{r7}
 80064d8:	b083      	sub	sp, #12
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064de:	bf00      	nop
 80064e0:	370c      	adds	r7, #12
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr
	...

080064ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b085      	sub	sp, #20
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a2a      	ldr	r2, [pc, #168]	@ (80065a8 <TIM_Base_SetConfig+0xbc>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d003      	beq.n	800650c <TIM_Base_SetConfig+0x20>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800650a:	d108      	bne.n	800651e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	4313      	orrs	r3, r2
 800651c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a21      	ldr	r2, [pc, #132]	@ (80065a8 <TIM_Base_SetConfig+0xbc>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d00b      	beq.n	800653e <TIM_Base_SetConfig+0x52>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800652c:	d007      	beq.n	800653e <TIM_Base_SetConfig+0x52>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a1e      	ldr	r2, [pc, #120]	@ (80065ac <TIM_Base_SetConfig+0xc0>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d003      	beq.n	800653e <TIM_Base_SetConfig+0x52>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a1d      	ldr	r2, [pc, #116]	@ (80065b0 <TIM_Base_SetConfig+0xc4>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d108      	bne.n	8006550 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006544:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	4313      	orrs	r3, r2
 800654e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	4313      	orrs	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a0c      	ldr	r2, [pc, #48]	@ (80065a8 <TIM_Base_SetConfig+0xbc>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d007      	beq.n	800658c <TIM_Base_SetConfig+0xa0>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a0b      	ldr	r2, [pc, #44]	@ (80065ac <TIM_Base_SetConfig+0xc0>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d003      	beq.n	800658c <TIM_Base_SetConfig+0xa0>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a0a      	ldr	r2, [pc, #40]	@ (80065b0 <TIM_Base_SetConfig+0xc4>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d103      	bne.n	8006594 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	691a      	ldr	r2, [r3, #16]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	615a      	str	r2, [r3, #20]
}
 800659a:	bf00      	nop
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	40012c00 	.word	0x40012c00
 80065ac:	40014000 	.word	0x40014000
 80065b0:	40014400 	.word	0x40014400

080065b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b087      	sub	sp, #28
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a1b      	ldr	r3, [r3, #32]
 80065c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a1b      	ldr	r3, [r3, #32]
 80065c8:	f023 0201 	bic.w	r2, r3, #1
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	699b      	ldr	r3, [r3, #24]
 80065da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f023 0303 	bic.w	r3, r3, #3
 80065ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f023 0302 	bic.w	r3, r3, #2
 8006600:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	4313      	orrs	r3, r2
 800660a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a24      	ldr	r2, [pc, #144]	@ (80066a0 <TIM_OC1_SetConfig+0xec>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d007      	beq.n	8006624 <TIM_OC1_SetConfig+0x70>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a23      	ldr	r2, [pc, #140]	@ (80066a4 <TIM_OC1_SetConfig+0xf0>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d003      	beq.n	8006624 <TIM_OC1_SetConfig+0x70>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a22      	ldr	r2, [pc, #136]	@ (80066a8 <TIM_OC1_SetConfig+0xf4>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d10c      	bne.n	800663e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f023 0308 	bic.w	r3, r3, #8
 800662a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f023 0304 	bic.w	r3, r3, #4
 800663c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a17      	ldr	r2, [pc, #92]	@ (80066a0 <TIM_OC1_SetConfig+0xec>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d007      	beq.n	8006656 <TIM_OC1_SetConfig+0xa2>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a16      	ldr	r2, [pc, #88]	@ (80066a4 <TIM_OC1_SetConfig+0xf0>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d003      	beq.n	8006656 <TIM_OC1_SetConfig+0xa2>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a15      	ldr	r2, [pc, #84]	@ (80066a8 <TIM_OC1_SetConfig+0xf4>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d111      	bne.n	800667a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800665c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006664:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	693a      	ldr	r2, [r7, #16]
 800666c:	4313      	orrs	r3, r2
 800666e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	4313      	orrs	r3, r2
 8006678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	621a      	str	r2, [r3, #32]
}
 8006694:	bf00      	nop
 8006696:	371c      	adds	r7, #28
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	40012c00 	.word	0x40012c00
 80066a4:	40014000 	.word	0x40014000
 80066a8:	40014400 	.word	0x40014400

080066ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a1b      	ldr	r3, [r3, #32]
 80066c0:	f023 0210 	bic.w	r2, r3, #16
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	021b      	lsls	r3, r3, #8
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f023 0320 	bic.w	r3, r3, #32
 80066fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	011b      	lsls	r3, r3, #4
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	4313      	orrs	r3, r2
 8006706:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a22      	ldr	r2, [pc, #136]	@ (8006794 <TIM_OC2_SetConfig+0xe8>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d10d      	bne.n	800672c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	011b      	lsls	r3, r3, #4
 800671e:	697a      	ldr	r2, [r7, #20]
 8006720:	4313      	orrs	r3, r2
 8006722:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800672a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a19      	ldr	r2, [pc, #100]	@ (8006794 <TIM_OC2_SetConfig+0xe8>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d007      	beq.n	8006744 <TIM_OC2_SetConfig+0x98>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a18      	ldr	r2, [pc, #96]	@ (8006798 <TIM_OC2_SetConfig+0xec>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d003      	beq.n	8006744 <TIM_OC2_SetConfig+0x98>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a17      	ldr	r2, [pc, #92]	@ (800679c <TIM_OC2_SetConfig+0xf0>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d113      	bne.n	800676c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800674a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006752:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	4313      	orrs	r3, r2
 800675e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	4313      	orrs	r3, r2
 800676a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	685a      	ldr	r2, [r3, #4]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	621a      	str	r2, [r3, #32]
}
 8006786:	bf00      	nop
 8006788:	371c      	adds	r7, #28
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	40012c00 	.word	0x40012c00
 8006798:	40014000 	.word	0x40014000
 800679c:	40014400 	.word	0x40014400

080067a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b087      	sub	sp, #28
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a1b      	ldr	r3, [r3, #32]
 80067b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f023 0303 	bic.w	r3, r3, #3
 80067da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	68fa      	ldr	r2, [r7, #12]
 80067e2:	4313      	orrs	r3, r2
 80067e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	021b      	lsls	r3, r3, #8
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a21      	ldr	r2, [pc, #132]	@ (8006884 <TIM_OC3_SetConfig+0xe4>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d10d      	bne.n	800681e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006808:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	021b      	lsls	r3, r3, #8
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	4313      	orrs	r3, r2
 8006814:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800681c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a18      	ldr	r2, [pc, #96]	@ (8006884 <TIM_OC3_SetConfig+0xe4>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d007      	beq.n	8006836 <TIM_OC3_SetConfig+0x96>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a17      	ldr	r2, [pc, #92]	@ (8006888 <TIM_OC3_SetConfig+0xe8>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d003      	beq.n	8006836 <TIM_OC3_SetConfig+0x96>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a16      	ldr	r2, [pc, #88]	@ (800688c <TIM_OC3_SetConfig+0xec>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d113      	bne.n	800685e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800683c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	011b      	lsls	r3, r3, #4
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	4313      	orrs	r3, r2
 8006850:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	011b      	lsls	r3, r3, #4
 8006858:	693a      	ldr	r2, [r7, #16]
 800685a:	4313      	orrs	r3, r2
 800685c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	693a      	ldr	r2, [r7, #16]
 8006862:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	621a      	str	r2, [r3, #32]
}
 8006878:	bf00      	nop
 800687a:	371c      	adds	r7, #28
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr
 8006884:	40012c00 	.word	0x40012c00
 8006888:	40014000 	.word	0x40014000
 800688c:	40014400 	.word	0x40014400

08006890 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006890:	b480      	push	{r7}
 8006892:	b087      	sub	sp, #28
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	69db      	ldr	r3, [r3, #28]
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	021b      	lsls	r3, r3, #8
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	031b      	lsls	r3, r3, #12
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	4313      	orrs	r3, r2
 80068ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a14      	ldr	r2, [pc, #80]	@ (8006940 <TIM_OC4_SetConfig+0xb0>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d007      	beq.n	8006904 <TIM_OC4_SetConfig+0x74>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a13      	ldr	r2, [pc, #76]	@ (8006944 <TIM_OC4_SetConfig+0xb4>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d003      	beq.n	8006904 <TIM_OC4_SetConfig+0x74>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a12      	ldr	r2, [pc, #72]	@ (8006948 <TIM_OC4_SetConfig+0xb8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d109      	bne.n	8006918 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800690a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	695b      	ldr	r3, [r3, #20]
 8006910:	019b      	lsls	r3, r3, #6
 8006912:	697a      	ldr	r2, [r7, #20]
 8006914:	4313      	orrs	r3, r2
 8006916:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685a      	ldr	r2, [r3, #4]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	621a      	str	r2, [r3, #32]
}
 8006932:	bf00      	nop
 8006934:	371c      	adds	r7, #28
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	40012c00 	.word	0x40012c00
 8006944:	40014000 	.word	0x40014000
 8006948:	40014400 	.word	0x40014400

0800694c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a1b      	ldr	r3, [r3, #32]
 8006960:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800697a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800697e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4313      	orrs	r3, r2
 8006988:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006990:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	041b      	lsls	r3, r3, #16
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	4313      	orrs	r3, r2
 800699c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a13      	ldr	r2, [pc, #76]	@ (80069f0 <TIM_OC5_SetConfig+0xa4>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d007      	beq.n	80069b6 <TIM_OC5_SetConfig+0x6a>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a12      	ldr	r2, [pc, #72]	@ (80069f4 <TIM_OC5_SetConfig+0xa8>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d003      	beq.n	80069b6 <TIM_OC5_SetConfig+0x6a>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a11      	ldr	r2, [pc, #68]	@ (80069f8 <TIM_OC5_SetConfig+0xac>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d109      	bne.n	80069ca <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	021b      	lsls	r3, r3, #8
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	697a      	ldr	r2, [r7, #20]
 80069ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	685a      	ldr	r2, [r3, #4]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	621a      	str	r2, [r3, #32]
}
 80069e4:	bf00      	nop
 80069e6:	371c      	adds	r7, #28
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr
 80069f0:	40012c00 	.word	0x40012c00
 80069f4:	40014000 	.word	0x40014000
 80069f8:	40014400 	.word	0x40014400

080069fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a1b      	ldr	r3, [r3, #32]
 8006a10:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	021b      	lsls	r3, r3, #8
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	051b      	lsls	r3, r3, #20
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a14      	ldr	r2, [pc, #80]	@ (8006aa4 <TIM_OC6_SetConfig+0xa8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d007      	beq.n	8006a68 <TIM_OC6_SetConfig+0x6c>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a13      	ldr	r2, [pc, #76]	@ (8006aa8 <TIM_OC6_SetConfig+0xac>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d003      	beq.n	8006a68 <TIM_OC6_SetConfig+0x6c>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a12      	ldr	r2, [pc, #72]	@ (8006aac <TIM_OC6_SetConfig+0xb0>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d109      	bne.n	8006a7c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a6e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	695b      	ldr	r3, [r3, #20]
 8006a74:	029b      	lsls	r3, r3, #10
 8006a76:	697a      	ldr	r2, [r7, #20]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	621a      	str	r2, [r3, #32]
}
 8006a96:	bf00      	nop
 8006a98:	371c      	adds	r7, #28
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	40012c00 	.word	0x40012c00
 8006aa8:	40014000 	.word	0x40014000
 8006aac:	40014400 	.word	0x40014400

08006ab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6a1b      	ldr	r3, [r3, #32]
 8006ac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	f023 0201 	bic.w	r2, r3, #1
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	699b      	ldr	r3, [r3, #24]
 8006ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	011b      	lsls	r3, r3, #4
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	f023 030a 	bic.w	r3, r3, #10
 8006aec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006aee:	697a      	ldr	r2, [r7, #20]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	621a      	str	r2, [r3, #32]
}
 8006b02:	bf00      	nop
 8006b04:	371c      	adds	r7, #28
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr

08006b0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b0e:	b480      	push	{r7}
 8006b10:	b087      	sub	sp, #28
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	60f8      	str	r0, [r7, #12]
 8006b16:	60b9      	str	r1, [r7, #8]
 8006b18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	6a1b      	ldr	r3, [r3, #32]
 8006b24:	f023 0210 	bic.w	r2, r3, #16
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	031b      	lsls	r3, r3, #12
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b4a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	011b      	lsls	r3, r3, #4
 8006b50:	697a      	ldr	r2, [r7, #20]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	697a      	ldr	r2, [r7, #20]
 8006b60:	621a      	str	r2, [r3, #32]
}
 8006b62:	bf00      	nop
 8006b64:	371c      	adds	r7, #28
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr

08006b6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b6e:	b480      	push	{r7}
 8006b70:	b085      	sub	sp, #20
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
 8006b76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b86:	683a      	ldr	r2, [r7, #0]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	f043 0307 	orr.w	r3, r3, #7
 8006b90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	68fa      	ldr	r2, [r7, #12]
 8006b96:	609a      	str	r2, [r3, #8]
}
 8006b98:	bf00      	nop
 8006b9a:	3714      	adds	r7, #20
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b087      	sub	sp, #28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	607a      	str	r2, [r7, #4]
 8006bb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006bbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	021a      	lsls	r2, r3, #8
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	431a      	orrs	r2, r3
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	697a      	ldr	r2, [r7, #20]
 8006bd6:	609a      	str	r2, [r3, #8]
}
 8006bd8:	bf00      	nop
 8006bda:	371c      	adds	r7, #28
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b087      	sub	sp, #28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	f003 031f 	and.w	r3, r3, #31
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6a1a      	ldr	r2, [r3, #32]
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	43db      	mvns	r3, r3
 8006c06:	401a      	ands	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a1a      	ldr	r2, [r3, #32]
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	f003 031f 	and.w	r3, r3, #31
 8006c16:	6879      	ldr	r1, [r7, #4]
 8006c18:	fa01 f303 	lsl.w	r3, r1, r3
 8006c1c:	431a      	orrs	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	621a      	str	r2, [r3, #32]
}
 8006c22:	bf00      	nop
 8006c24:	371c      	adds	r7, #28
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
	...

08006c30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b085      	sub	sp, #20
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d101      	bne.n	8006c48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c44:	2302      	movs	r3, #2
 8006c46:	e04f      	b.n	8006ce8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2202      	movs	r2, #2
 8006c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a21      	ldr	r2, [pc, #132]	@ (8006cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d108      	bne.n	8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006c78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a14      	ldr	r2, [pc, #80]	@ (8006cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d009      	beq.n	8006cbc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cb0:	d004      	beq.n	8006cbc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a10      	ldr	r2, [pc, #64]	@ (8006cf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d10c      	bne.n	8006cd6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr
 8006cf4:	40012c00 	.word	0x40012c00
 8006cf8:	40014000 	.word	0x40014000

08006cfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006d06:	2300      	movs	r3, #0
 8006d08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d101      	bne.n	8006d18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006d14:	2302      	movs	r3, #2
 8006d16:	e060      	b.n	8006dda <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	695b      	ldr	r3, [r3, #20]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	041b      	lsls	r3, r3, #16
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a14      	ldr	r2, [pc, #80]	@ (8006de8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d115      	bne.n	8006dc8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da6:	051b      	lsls	r3, r3, #20
 8006da8:	4313      	orrs	r3, r2
 8006daa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	69db      	ldr	r3, [r3, #28]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	6a1b      	ldr	r3, [r3, #32]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	40012c00 	.word	0x40012c00

08006dec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006df4:	bf00      	nop
 8006df6:	370c      	adds	r7, #12
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e040      	b.n	8006ebc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d106      	bne.n	8006e50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7fa ff66 	bl	8001d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2224      	movs	r2, #36	@ 0x24
 8006e54:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f022 0201 	bic.w	r2, r2, #1
 8006e64:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d002      	beq.n	8006e74 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 fade 	bl	8007430 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 f8af 	bl	8006fd8 <UART_SetConfig>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d101      	bne.n	8006e84 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e01b      	b.n	8006ebc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	685a      	ldr	r2, [r3, #4]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	689a      	ldr	r2, [r3, #8]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ea2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f042 0201 	orr.w	r2, r2, #1
 8006eb2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f000 fb5d 	bl	8007574 <UART_CheckIdleState>
 8006eba:	4603      	mov	r3, r0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3708      	adds	r7, #8
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b08a      	sub	sp, #40	@ 0x28
 8006ec8:	af02      	add	r7, sp, #8
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	603b      	str	r3, [r7, #0]
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ed8:	2b20      	cmp	r3, #32
 8006eda:	d177      	bne.n	8006fcc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d002      	beq.n	8006ee8 <HAL_UART_Transmit+0x24>
 8006ee2:	88fb      	ldrh	r3, [r7, #6]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d101      	bne.n	8006eec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e070      	b.n	8006fce <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2221      	movs	r2, #33	@ 0x21
 8006ef8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006efa:	f7fb f983 	bl	8002204 <HAL_GetTick>
 8006efe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	88fa      	ldrh	r2, [r7, #6]
 8006f04:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	88fa      	ldrh	r2, [r7, #6]
 8006f0c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f18:	d108      	bne.n	8006f2c <HAL_UART_Transmit+0x68>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d104      	bne.n	8006f2c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006f22:	2300      	movs	r3, #0
 8006f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	61bb      	str	r3, [r7, #24]
 8006f2a:	e003      	b.n	8006f34 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f30:	2300      	movs	r3, #0
 8006f32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f34:	e02f      	b.n	8006f96 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	2180      	movs	r1, #128	@ 0x80
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f000 fbbf 	bl	80076c4 <UART_WaitOnFlagUntilTimeout>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d004      	beq.n	8006f56 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2220      	movs	r2, #32
 8006f50:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e03b      	b.n	8006fce <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d10b      	bne.n	8006f74 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	881a      	ldrh	r2, [r3, #0]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f68:	b292      	uxth	r2, r2
 8006f6a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	3302      	adds	r3, #2
 8006f70:	61bb      	str	r3, [r7, #24]
 8006f72:	e007      	b.n	8006f84 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	781a      	ldrb	r2, [r3, #0]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	3301      	adds	r3, #1
 8006f82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d1c9      	bne.n	8006f36 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	2140      	movs	r1, #64	@ 0x40
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f000 fb89 	bl	80076c4 <UART_WaitOnFlagUntilTimeout>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d004      	beq.n	8006fc2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2220      	movs	r2, #32
 8006fbc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	e005      	b.n	8006fce <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2220      	movs	r2, #32
 8006fc6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	e000      	b.n	8006fce <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006fcc:	2302      	movs	r3, #2
  }
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3720      	adds	r7, #32
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
	...

08006fd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fdc:	b08a      	sub	sp, #40	@ 0x28
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	689a      	ldr	r2, [r3, #8]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	431a      	orrs	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	695b      	ldr	r3, [r3, #20]
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	69db      	ldr	r3, [r3, #28]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	4bb4      	ldr	r3, [pc, #720]	@ (80072d8 <UART_SetConfig+0x300>)
 8007008:	4013      	ands	r3, r2
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	6812      	ldr	r2, [r2, #0]
 800700e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007010:	430b      	orrs	r3, r1
 8007012:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	699b      	ldr	r3, [r3, #24]
 800702e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4aa9      	ldr	r2, [pc, #676]	@ (80072dc <UART_SetConfig+0x304>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d004      	beq.n	8007044 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007040:	4313      	orrs	r3, r2
 8007042:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007054:	430a      	orrs	r2, r1
 8007056:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4aa0      	ldr	r2, [pc, #640]	@ (80072e0 <UART_SetConfig+0x308>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d126      	bne.n	80070b0 <UART_SetConfig+0xd8>
 8007062:	4ba0      	ldr	r3, [pc, #640]	@ (80072e4 <UART_SetConfig+0x30c>)
 8007064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007068:	f003 0303 	and.w	r3, r3, #3
 800706c:	2b03      	cmp	r3, #3
 800706e:	d81b      	bhi.n	80070a8 <UART_SetConfig+0xd0>
 8007070:	a201      	add	r2, pc, #4	@ (adr r2, 8007078 <UART_SetConfig+0xa0>)
 8007072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007076:	bf00      	nop
 8007078:	08007089 	.word	0x08007089
 800707c:	08007099 	.word	0x08007099
 8007080:	08007091 	.word	0x08007091
 8007084:	080070a1 	.word	0x080070a1
 8007088:	2301      	movs	r3, #1
 800708a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800708e:	e080      	b.n	8007192 <UART_SetConfig+0x1ba>
 8007090:	2302      	movs	r3, #2
 8007092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007096:	e07c      	b.n	8007192 <UART_SetConfig+0x1ba>
 8007098:	2304      	movs	r3, #4
 800709a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800709e:	e078      	b.n	8007192 <UART_SetConfig+0x1ba>
 80070a0:	2308      	movs	r3, #8
 80070a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070a6:	e074      	b.n	8007192 <UART_SetConfig+0x1ba>
 80070a8:	2310      	movs	r3, #16
 80070aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070ae:	e070      	b.n	8007192 <UART_SetConfig+0x1ba>
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a8c      	ldr	r2, [pc, #560]	@ (80072e8 <UART_SetConfig+0x310>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d138      	bne.n	800712c <UART_SetConfig+0x154>
 80070ba:	4b8a      	ldr	r3, [pc, #552]	@ (80072e4 <UART_SetConfig+0x30c>)
 80070bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070c0:	f003 030c 	and.w	r3, r3, #12
 80070c4:	2b0c      	cmp	r3, #12
 80070c6:	d82d      	bhi.n	8007124 <UART_SetConfig+0x14c>
 80070c8:	a201      	add	r2, pc, #4	@ (adr r2, 80070d0 <UART_SetConfig+0xf8>)
 80070ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ce:	bf00      	nop
 80070d0:	08007105 	.word	0x08007105
 80070d4:	08007125 	.word	0x08007125
 80070d8:	08007125 	.word	0x08007125
 80070dc:	08007125 	.word	0x08007125
 80070e0:	08007115 	.word	0x08007115
 80070e4:	08007125 	.word	0x08007125
 80070e8:	08007125 	.word	0x08007125
 80070ec:	08007125 	.word	0x08007125
 80070f0:	0800710d 	.word	0x0800710d
 80070f4:	08007125 	.word	0x08007125
 80070f8:	08007125 	.word	0x08007125
 80070fc:	08007125 	.word	0x08007125
 8007100:	0800711d 	.word	0x0800711d
 8007104:	2300      	movs	r3, #0
 8007106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800710a:	e042      	b.n	8007192 <UART_SetConfig+0x1ba>
 800710c:	2302      	movs	r3, #2
 800710e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007112:	e03e      	b.n	8007192 <UART_SetConfig+0x1ba>
 8007114:	2304      	movs	r3, #4
 8007116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800711a:	e03a      	b.n	8007192 <UART_SetConfig+0x1ba>
 800711c:	2308      	movs	r3, #8
 800711e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007122:	e036      	b.n	8007192 <UART_SetConfig+0x1ba>
 8007124:	2310      	movs	r3, #16
 8007126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800712a:	e032      	b.n	8007192 <UART_SetConfig+0x1ba>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a6a      	ldr	r2, [pc, #424]	@ (80072dc <UART_SetConfig+0x304>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d12a      	bne.n	800718c <UART_SetConfig+0x1b4>
 8007136:	4b6b      	ldr	r3, [pc, #428]	@ (80072e4 <UART_SetConfig+0x30c>)
 8007138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800713c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007140:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007144:	d01a      	beq.n	800717c <UART_SetConfig+0x1a4>
 8007146:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800714a:	d81b      	bhi.n	8007184 <UART_SetConfig+0x1ac>
 800714c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007150:	d00c      	beq.n	800716c <UART_SetConfig+0x194>
 8007152:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007156:	d815      	bhi.n	8007184 <UART_SetConfig+0x1ac>
 8007158:	2b00      	cmp	r3, #0
 800715a:	d003      	beq.n	8007164 <UART_SetConfig+0x18c>
 800715c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007160:	d008      	beq.n	8007174 <UART_SetConfig+0x19c>
 8007162:	e00f      	b.n	8007184 <UART_SetConfig+0x1ac>
 8007164:	2300      	movs	r3, #0
 8007166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800716a:	e012      	b.n	8007192 <UART_SetConfig+0x1ba>
 800716c:	2302      	movs	r3, #2
 800716e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007172:	e00e      	b.n	8007192 <UART_SetConfig+0x1ba>
 8007174:	2304      	movs	r3, #4
 8007176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800717a:	e00a      	b.n	8007192 <UART_SetConfig+0x1ba>
 800717c:	2308      	movs	r3, #8
 800717e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007182:	e006      	b.n	8007192 <UART_SetConfig+0x1ba>
 8007184:	2310      	movs	r3, #16
 8007186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800718a:	e002      	b.n	8007192 <UART_SetConfig+0x1ba>
 800718c:	2310      	movs	r3, #16
 800718e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a51      	ldr	r2, [pc, #324]	@ (80072dc <UART_SetConfig+0x304>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d17a      	bne.n	8007292 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800719c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80071a0:	2b08      	cmp	r3, #8
 80071a2:	d824      	bhi.n	80071ee <UART_SetConfig+0x216>
 80071a4:	a201      	add	r2, pc, #4	@ (adr r2, 80071ac <UART_SetConfig+0x1d4>)
 80071a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071aa:	bf00      	nop
 80071ac:	080071d1 	.word	0x080071d1
 80071b0:	080071ef 	.word	0x080071ef
 80071b4:	080071d9 	.word	0x080071d9
 80071b8:	080071ef 	.word	0x080071ef
 80071bc:	080071df 	.word	0x080071df
 80071c0:	080071ef 	.word	0x080071ef
 80071c4:	080071ef 	.word	0x080071ef
 80071c8:	080071ef 	.word	0x080071ef
 80071cc:	080071e7 	.word	0x080071e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071d0:	f7fd ff6e 	bl	80050b0 <HAL_RCC_GetPCLK1Freq>
 80071d4:	61f8      	str	r0, [r7, #28]
        break;
 80071d6:	e010      	b.n	80071fa <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071d8:	4b44      	ldr	r3, [pc, #272]	@ (80072ec <UART_SetConfig+0x314>)
 80071da:	61fb      	str	r3, [r7, #28]
        break;
 80071dc:	e00d      	b.n	80071fa <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071de:	f7fd fecf 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 80071e2:	61f8      	str	r0, [r7, #28]
        break;
 80071e4:	e009      	b.n	80071fa <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071ea:	61fb      	str	r3, [r7, #28]
        break;
 80071ec:	e005      	b.n	80071fa <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80071f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	f000 8107 	beq.w	8007410 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	685a      	ldr	r2, [r3, #4]
 8007206:	4613      	mov	r3, r2
 8007208:	005b      	lsls	r3, r3, #1
 800720a:	4413      	add	r3, r2
 800720c:	69fa      	ldr	r2, [r7, #28]
 800720e:	429a      	cmp	r2, r3
 8007210:	d305      	bcc.n	800721e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007218:	69fa      	ldr	r2, [r7, #28]
 800721a:	429a      	cmp	r2, r3
 800721c:	d903      	bls.n	8007226 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007224:	e0f4      	b.n	8007410 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007226:	69fb      	ldr	r3, [r7, #28]
 8007228:	2200      	movs	r2, #0
 800722a:	461c      	mov	r4, r3
 800722c:	4615      	mov	r5, r2
 800722e:	f04f 0200 	mov.w	r2, #0
 8007232:	f04f 0300 	mov.w	r3, #0
 8007236:	022b      	lsls	r3, r5, #8
 8007238:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800723c:	0222      	lsls	r2, r4, #8
 800723e:	68f9      	ldr	r1, [r7, #12]
 8007240:	6849      	ldr	r1, [r1, #4]
 8007242:	0849      	lsrs	r1, r1, #1
 8007244:	2000      	movs	r0, #0
 8007246:	4688      	mov	r8, r1
 8007248:	4681      	mov	r9, r0
 800724a:	eb12 0a08 	adds.w	sl, r2, r8
 800724e:	eb43 0b09 	adc.w	fp, r3, r9
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	603b      	str	r3, [r7, #0]
 800725a:	607a      	str	r2, [r7, #4]
 800725c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007260:	4650      	mov	r0, sl
 8007262:	4659      	mov	r1, fp
 8007264:	f7f9 fd10 	bl	8000c88 <__aeabi_uldivmod>
 8007268:	4602      	mov	r2, r0
 800726a:	460b      	mov	r3, r1
 800726c:	4613      	mov	r3, r2
 800726e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007276:	d308      	bcc.n	800728a <UART_SetConfig+0x2b2>
 8007278:	69bb      	ldr	r3, [r7, #24]
 800727a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800727e:	d204      	bcs.n	800728a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	69ba      	ldr	r2, [r7, #24]
 8007286:	60da      	str	r2, [r3, #12]
 8007288:	e0c2      	b.n	8007410 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007290:	e0be      	b.n	8007410 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	69db      	ldr	r3, [r3, #28]
 8007296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800729a:	d16a      	bne.n	8007372 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800729c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80072a0:	2b08      	cmp	r3, #8
 80072a2:	d834      	bhi.n	800730e <UART_SetConfig+0x336>
 80072a4:	a201      	add	r2, pc, #4	@ (adr r2, 80072ac <UART_SetConfig+0x2d4>)
 80072a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072aa:	bf00      	nop
 80072ac:	080072d1 	.word	0x080072d1
 80072b0:	080072f1 	.word	0x080072f1
 80072b4:	080072f9 	.word	0x080072f9
 80072b8:	0800730f 	.word	0x0800730f
 80072bc:	080072ff 	.word	0x080072ff
 80072c0:	0800730f 	.word	0x0800730f
 80072c4:	0800730f 	.word	0x0800730f
 80072c8:	0800730f 	.word	0x0800730f
 80072cc:	08007307 	.word	0x08007307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072d0:	f7fd feee 	bl	80050b0 <HAL_RCC_GetPCLK1Freq>
 80072d4:	61f8      	str	r0, [r7, #28]
        break;
 80072d6:	e020      	b.n	800731a <UART_SetConfig+0x342>
 80072d8:	efff69f3 	.word	0xefff69f3
 80072dc:	40008000 	.word	0x40008000
 80072e0:	40013800 	.word	0x40013800
 80072e4:	40021000 	.word	0x40021000
 80072e8:	40004400 	.word	0x40004400
 80072ec:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072f0:	f7fd fef4 	bl	80050dc <HAL_RCC_GetPCLK2Freq>
 80072f4:	61f8      	str	r0, [r7, #28]
        break;
 80072f6:	e010      	b.n	800731a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072f8:	4b4c      	ldr	r3, [pc, #304]	@ (800742c <UART_SetConfig+0x454>)
 80072fa:	61fb      	str	r3, [r7, #28]
        break;
 80072fc:	e00d      	b.n	800731a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072fe:	f7fd fe3f 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 8007302:	61f8      	str	r0, [r7, #28]
        break;
 8007304:	e009      	b.n	800731a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800730a:	61fb      	str	r3, [r7, #28]
        break;
 800730c:	e005      	b.n	800731a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800730e:	2300      	movs	r3, #0
 8007310:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007318:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d077      	beq.n	8007410 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007320:	69fb      	ldr	r3, [r7, #28]
 8007322:	005a      	lsls	r2, r3, #1
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	085b      	lsrs	r3, r3, #1
 800732a:	441a      	add	r2, r3
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	fbb2 f3f3 	udiv	r3, r2, r3
 8007334:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	2b0f      	cmp	r3, #15
 800733a:	d916      	bls.n	800736a <UART_SetConfig+0x392>
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007342:	d212      	bcs.n	800736a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007344:	69bb      	ldr	r3, [r7, #24]
 8007346:	b29b      	uxth	r3, r3
 8007348:	f023 030f 	bic.w	r3, r3, #15
 800734c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800734e:	69bb      	ldr	r3, [r7, #24]
 8007350:	085b      	lsrs	r3, r3, #1
 8007352:	b29b      	uxth	r3, r3
 8007354:	f003 0307 	and.w	r3, r3, #7
 8007358:	b29a      	uxth	r2, r3
 800735a:	8afb      	ldrh	r3, [r7, #22]
 800735c:	4313      	orrs	r3, r2
 800735e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	8afa      	ldrh	r2, [r7, #22]
 8007366:	60da      	str	r2, [r3, #12]
 8007368:	e052      	b.n	8007410 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007370:	e04e      	b.n	8007410 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007372:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007376:	2b08      	cmp	r3, #8
 8007378:	d827      	bhi.n	80073ca <UART_SetConfig+0x3f2>
 800737a:	a201      	add	r2, pc, #4	@ (adr r2, 8007380 <UART_SetConfig+0x3a8>)
 800737c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007380:	080073a5 	.word	0x080073a5
 8007384:	080073ad 	.word	0x080073ad
 8007388:	080073b5 	.word	0x080073b5
 800738c:	080073cb 	.word	0x080073cb
 8007390:	080073bb 	.word	0x080073bb
 8007394:	080073cb 	.word	0x080073cb
 8007398:	080073cb 	.word	0x080073cb
 800739c:	080073cb 	.word	0x080073cb
 80073a0:	080073c3 	.word	0x080073c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073a4:	f7fd fe84 	bl	80050b0 <HAL_RCC_GetPCLK1Freq>
 80073a8:	61f8      	str	r0, [r7, #28]
        break;
 80073aa:	e014      	b.n	80073d6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073ac:	f7fd fe96 	bl	80050dc <HAL_RCC_GetPCLK2Freq>
 80073b0:	61f8      	str	r0, [r7, #28]
        break;
 80073b2:	e010      	b.n	80073d6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073b4:	4b1d      	ldr	r3, [pc, #116]	@ (800742c <UART_SetConfig+0x454>)
 80073b6:	61fb      	str	r3, [r7, #28]
        break;
 80073b8:	e00d      	b.n	80073d6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ba:	f7fd fde1 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 80073be:	61f8      	str	r0, [r7, #28]
        break;
 80073c0:	e009      	b.n	80073d6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073c6:	61fb      	str	r3, [r7, #28]
        break;
 80073c8:	e005      	b.n	80073d6 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80073ca:	2300      	movs	r3, #0
 80073cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80073d4:	bf00      	nop
    }

    if (pclk != 0U)
 80073d6:	69fb      	ldr	r3, [r7, #28]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d019      	beq.n	8007410 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	085a      	lsrs	r2, r3, #1
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	441a      	add	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	2b0f      	cmp	r3, #15
 80073f4:	d909      	bls.n	800740a <UART_SetConfig+0x432>
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073fc:	d205      	bcs.n	800740a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80073fe:	69bb      	ldr	r3, [r7, #24]
 8007400:	b29a      	uxth	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	60da      	str	r2, [r3, #12]
 8007408:	e002      	b.n	8007410 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2200      	movs	r2, #0
 8007414:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2200      	movs	r2, #0
 800741a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800741c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007420:	4618      	mov	r0, r3
 8007422:	3728      	adds	r7, #40	@ 0x28
 8007424:	46bd      	mov	sp, r7
 8007426:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800742a:	bf00      	nop
 800742c:	00f42400 	.word	0x00f42400

08007430 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800743c:	f003 0308 	and.w	r3, r3, #8
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00a      	beq.n	800745a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	430a      	orrs	r2, r1
 8007458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00a      	beq.n	800747c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	430a      	orrs	r2, r1
 800747a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d00a      	beq.n	800749e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	430a      	orrs	r2, r1
 800749c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a2:	f003 0304 	and.w	r3, r3, #4
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00a      	beq.n	80074c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	430a      	orrs	r2, r1
 80074be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c4:	f003 0310 	and.w	r3, r3, #16
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00a      	beq.n	80074e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	430a      	orrs	r2, r1
 80074e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e6:	f003 0320 	and.w	r3, r3, #32
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00a      	beq.n	8007504 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	430a      	orrs	r2, r1
 8007502:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800750c:	2b00      	cmp	r3, #0
 800750e:	d01a      	beq.n	8007546 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	430a      	orrs	r2, r1
 8007524:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800752a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800752e:	d10a      	bne.n	8007546 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	430a      	orrs	r2, r1
 8007544:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00a      	beq.n	8007568 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	430a      	orrs	r2, r1
 8007566:	605a      	str	r2, [r3, #4]
  }
}
 8007568:	bf00      	nop
 800756a:	370c      	adds	r7, #12
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b098      	sub	sp, #96	@ 0x60
 8007578:	af02      	add	r7, sp, #8
 800757a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007584:	f7fa fe3e 	bl	8002204 <HAL_GetTick>
 8007588:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0308 	and.w	r3, r3, #8
 8007594:	2b08      	cmp	r3, #8
 8007596:	d12e      	bne.n	80075f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007598:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075a0:	2200      	movs	r2, #0
 80075a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 f88c 	bl	80076c4 <UART_WaitOnFlagUntilTimeout>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d021      	beq.n	80075f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ba:	e853 3f00 	ldrex	r3, [r3]
 80075be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	461a      	mov	r2, r3
 80075ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80075d2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075d8:	e841 2300 	strex	r3, r2, [r1]
 80075dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1e6      	bne.n	80075b2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2220      	movs	r2, #32
 80075e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075f2:	2303      	movs	r3, #3
 80075f4:	e062      	b.n	80076bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 0304 	and.w	r3, r3, #4
 8007600:	2b04      	cmp	r3, #4
 8007602:	d149      	bne.n	8007698 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007604:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800760c:	2200      	movs	r2, #0
 800760e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f856 	bl	80076c4 <UART_WaitOnFlagUntilTimeout>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d03c      	beq.n	8007698 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007626:	e853 3f00 	ldrex	r3, [r3]
 800762a:	623b      	str	r3, [r7, #32]
   return(result);
 800762c:	6a3b      	ldr	r3, [r7, #32]
 800762e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007632:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	461a      	mov	r2, r3
 800763a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800763c:	633b      	str	r3, [r7, #48]	@ 0x30
 800763e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007640:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007644:	e841 2300 	strex	r3, r2, [r1]
 8007648:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800764a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800764c:	2b00      	cmp	r3, #0
 800764e:	d1e6      	bne.n	800761e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3308      	adds	r3, #8
 8007656:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f023 0301 	bic.w	r3, r3, #1
 8007666:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	3308      	adds	r3, #8
 800766e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007670:	61fa      	str	r2, [r7, #28]
 8007672:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007674:	69b9      	ldr	r1, [r7, #24]
 8007676:	69fa      	ldr	r2, [r7, #28]
 8007678:	e841 2300 	strex	r3, r2, [r1]
 800767c:	617b      	str	r3, [r7, #20]
   return(result);
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1e5      	bne.n	8007650 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2220      	movs	r2, #32
 8007688:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	e011      	b.n	80076bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2220      	movs	r2, #32
 800769c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2220      	movs	r2, #32
 80076a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80076ba:	2300      	movs	r3, #0
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3758      	adds	r7, #88	@ 0x58
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	603b      	str	r3, [r7, #0]
 80076d0:	4613      	mov	r3, r2
 80076d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076d4:	e049      	b.n	800776a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076dc:	d045      	beq.n	800776a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076de:	f7fa fd91 	bl	8002204 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	69ba      	ldr	r2, [r7, #24]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d302      	bcc.n	80076f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d101      	bne.n	80076f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e048      	b.n	800778a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0304 	and.w	r3, r3, #4
 8007702:	2b00      	cmp	r3, #0
 8007704:	d031      	beq.n	800776a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	69db      	ldr	r3, [r3, #28]
 800770c:	f003 0308 	and.w	r3, r3, #8
 8007710:	2b08      	cmp	r3, #8
 8007712:	d110      	bne.n	8007736 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2208      	movs	r2, #8
 800771a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800771c:	68f8      	ldr	r0, [r7, #12]
 800771e:	f000 f838 	bl	8007792 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2208      	movs	r2, #8
 8007726:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2200      	movs	r2, #0
 800772e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e029      	b.n	800778a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	69db      	ldr	r3, [r3, #28]
 800773c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007740:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007744:	d111      	bne.n	800776a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800774e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007750:	68f8      	ldr	r0, [r7, #12]
 8007752:	f000 f81e 	bl	8007792 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2220      	movs	r2, #32
 800775a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e00f      	b.n	800778a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	69da      	ldr	r2, [r3, #28]
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	4013      	ands	r3, r2
 8007774:	68ba      	ldr	r2, [r7, #8]
 8007776:	429a      	cmp	r2, r3
 8007778:	bf0c      	ite	eq
 800777a:	2301      	moveq	r3, #1
 800777c:	2300      	movne	r3, #0
 800777e:	b2db      	uxtb	r3, r3
 8007780:	461a      	mov	r2, r3
 8007782:	79fb      	ldrb	r3, [r7, #7]
 8007784:	429a      	cmp	r2, r3
 8007786:	d0a6      	beq.n	80076d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007792:	b480      	push	{r7}
 8007794:	b095      	sub	sp, #84	@ 0x54
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077a2:	e853 3f00 	ldrex	r3, [r3]
 80077a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	461a      	mov	r2, r3
 80077b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80077ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077c0:	e841 2300 	strex	r3, r2, [r1]
 80077c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d1e6      	bne.n	800779a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	3308      	adds	r3, #8
 80077d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	e853 3f00 	ldrex	r3, [r3]
 80077da:	61fb      	str	r3, [r7, #28]
   return(result);
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	f023 0301 	bic.w	r3, r3, #1
 80077e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	3308      	adds	r3, #8
 80077ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077f4:	e841 2300 	strex	r3, r2, [r1]
 80077f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1e5      	bne.n	80077cc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007804:	2b01      	cmp	r3, #1
 8007806:	d118      	bne.n	800783a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	e853 3f00 	ldrex	r3, [r3]
 8007814:	60bb      	str	r3, [r7, #8]
   return(result);
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	f023 0310 	bic.w	r3, r3, #16
 800781c:	647b      	str	r3, [r7, #68]	@ 0x44
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	461a      	mov	r2, r3
 8007824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007826:	61bb      	str	r3, [r7, #24]
 8007828:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782a:	6979      	ldr	r1, [r7, #20]
 800782c:	69ba      	ldr	r2, [r7, #24]
 800782e:	e841 2300 	strex	r3, r2, [r1]
 8007832:	613b      	str	r3, [r7, #16]
   return(result);
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1e6      	bne.n	8007808 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2220      	movs	r2, #32
 800783e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800784e:	bf00      	nop
 8007850:	3754      	adds	r7, #84	@ 0x54
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr

0800785a <__cvt>:
 800785a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800785e:	ec57 6b10 	vmov	r6, r7, d0
 8007862:	2f00      	cmp	r7, #0
 8007864:	460c      	mov	r4, r1
 8007866:	4619      	mov	r1, r3
 8007868:	463b      	mov	r3, r7
 800786a:	bfbb      	ittet	lt
 800786c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007870:	461f      	movlt	r7, r3
 8007872:	2300      	movge	r3, #0
 8007874:	232d      	movlt	r3, #45	@ 0x2d
 8007876:	700b      	strb	r3, [r1, #0]
 8007878:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800787a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800787e:	4691      	mov	r9, r2
 8007880:	f023 0820 	bic.w	r8, r3, #32
 8007884:	bfbc      	itt	lt
 8007886:	4632      	movlt	r2, r6
 8007888:	4616      	movlt	r6, r2
 800788a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800788e:	d005      	beq.n	800789c <__cvt+0x42>
 8007890:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007894:	d100      	bne.n	8007898 <__cvt+0x3e>
 8007896:	3401      	adds	r4, #1
 8007898:	2102      	movs	r1, #2
 800789a:	e000      	b.n	800789e <__cvt+0x44>
 800789c:	2103      	movs	r1, #3
 800789e:	ab03      	add	r3, sp, #12
 80078a0:	9301      	str	r3, [sp, #4]
 80078a2:	ab02      	add	r3, sp, #8
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	ec47 6b10 	vmov	d0, r6, r7
 80078aa:	4653      	mov	r3, sl
 80078ac:	4622      	mov	r2, r4
 80078ae:	f001 f977 	bl	8008ba0 <_dtoa_r>
 80078b2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80078b6:	4605      	mov	r5, r0
 80078b8:	d119      	bne.n	80078ee <__cvt+0x94>
 80078ba:	f019 0f01 	tst.w	r9, #1
 80078be:	d00e      	beq.n	80078de <__cvt+0x84>
 80078c0:	eb00 0904 	add.w	r9, r0, r4
 80078c4:	2200      	movs	r2, #0
 80078c6:	2300      	movs	r3, #0
 80078c8:	4630      	mov	r0, r6
 80078ca:	4639      	mov	r1, r7
 80078cc:	f7f9 f8fc 	bl	8000ac8 <__aeabi_dcmpeq>
 80078d0:	b108      	cbz	r0, 80078d6 <__cvt+0x7c>
 80078d2:	f8cd 900c 	str.w	r9, [sp, #12]
 80078d6:	2230      	movs	r2, #48	@ 0x30
 80078d8:	9b03      	ldr	r3, [sp, #12]
 80078da:	454b      	cmp	r3, r9
 80078dc:	d31e      	bcc.n	800791c <__cvt+0xc2>
 80078de:	9b03      	ldr	r3, [sp, #12]
 80078e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078e2:	1b5b      	subs	r3, r3, r5
 80078e4:	4628      	mov	r0, r5
 80078e6:	6013      	str	r3, [r2, #0]
 80078e8:	b004      	add	sp, #16
 80078ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80078f2:	eb00 0904 	add.w	r9, r0, r4
 80078f6:	d1e5      	bne.n	80078c4 <__cvt+0x6a>
 80078f8:	7803      	ldrb	r3, [r0, #0]
 80078fa:	2b30      	cmp	r3, #48	@ 0x30
 80078fc:	d10a      	bne.n	8007914 <__cvt+0xba>
 80078fe:	2200      	movs	r2, #0
 8007900:	2300      	movs	r3, #0
 8007902:	4630      	mov	r0, r6
 8007904:	4639      	mov	r1, r7
 8007906:	f7f9 f8df 	bl	8000ac8 <__aeabi_dcmpeq>
 800790a:	b918      	cbnz	r0, 8007914 <__cvt+0xba>
 800790c:	f1c4 0401 	rsb	r4, r4, #1
 8007910:	f8ca 4000 	str.w	r4, [sl]
 8007914:	f8da 3000 	ldr.w	r3, [sl]
 8007918:	4499      	add	r9, r3
 800791a:	e7d3      	b.n	80078c4 <__cvt+0x6a>
 800791c:	1c59      	adds	r1, r3, #1
 800791e:	9103      	str	r1, [sp, #12]
 8007920:	701a      	strb	r2, [r3, #0]
 8007922:	e7d9      	b.n	80078d8 <__cvt+0x7e>

08007924 <__exponent>:
 8007924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007926:	2900      	cmp	r1, #0
 8007928:	bfba      	itte	lt
 800792a:	4249      	neglt	r1, r1
 800792c:	232d      	movlt	r3, #45	@ 0x2d
 800792e:	232b      	movge	r3, #43	@ 0x2b
 8007930:	2909      	cmp	r1, #9
 8007932:	7002      	strb	r2, [r0, #0]
 8007934:	7043      	strb	r3, [r0, #1]
 8007936:	dd29      	ble.n	800798c <__exponent+0x68>
 8007938:	f10d 0307 	add.w	r3, sp, #7
 800793c:	461d      	mov	r5, r3
 800793e:	270a      	movs	r7, #10
 8007940:	461a      	mov	r2, r3
 8007942:	fbb1 f6f7 	udiv	r6, r1, r7
 8007946:	fb07 1416 	mls	r4, r7, r6, r1
 800794a:	3430      	adds	r4, #48	@ 0x30
 800794c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007950:	460c      	mov	r4, r1
 8007952:	2c63      	cmp	r4, #99	@ 0x63
 8007954:	f103 33ff 	add.w	r3, r3, #4294967295
 8007958:	4631      	mov	r1, r6
 800795a:	dcf1      	bgt.n	8007940 <__exponent+0x1c>
 800795c:	3130      	adds	r1, #48	@ 0x30
 800795e:	1e94      	subs	r4, r2, #2
 8007960:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007964:	1c41      	adds	r1, r0, #1
 8007966:	4623      	mov	r3, r4
 8007968:	42ab      	cmp	r3, r5
 800796a:	d30a      	bcc.n	8007982 <__exponent+0x5e>
 800796c:	f10d 0309 	add.w	r3, sp, #9
 8007970:	1a9b      	subs	r3, r3, r2
 8007972:	42ac      	cmp	r4, r5
 8007974:	bf88      	it	hi
 8007976:	2300      	movhi	r3, #0
 8007978:	3302      	adds	r3, #2
 800797a:	4403      	add	r3, r0
 800797c:	1a18      	subs	r0, r3, r0
 800797e:	b003      	add	sp, #12
 8007980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007982:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007986:	f801 6f01 	strb.w	r6, [r1, #1]!
 800798a:	e7ed      	b.n	8007968 <__exponent+0x44>
 800798c:	2330      	movs	r3, #48	@ 0x30
 800798e:	3130      	adds	r1, #48	@ 0x30
 8007990:	7083      	strb	r3, [r0, #2]
 8007992:	70c1      	strb	r1, [r0, #3]
 8007994:	1d03      	adds	r3, r0, #4
 8007996:	e7f1      	b.n	800797c <__exponent+0x58>

08007998 <_printf_float>:
 8007998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800799c:	b08d      	sub	sp, #52	@ 0x34
 800799e:	460c      	mov	r4, r1
 80079a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80079a4:	4616      	mov	r6, r2
 80079a6:	461f      	mov	r7, r3
 80079a8:	4605      	mov	r5, r0
 80079aa:	f000 fff3 	bl	8008994 <_localeconv_r>
 80079ae:	6803      	ldr	r3, [r0, #0]
 80079b0:	9304      	str	r3, [sp, #16]
 80079b2:	4618      	mov	r0, r3
 80079b4:	f7f8 fc5c 	bl	8000270 <strlen>
 80079b8:	2300      	movs	r3, #0
 80079ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80079bc:	f8d8 3000 	ldr.w	r3, [r8]
 80079c0:	9005      	str	r0, [sp, #20]
 80079c2:	3307      	adds	r3, #7
 80079c4:	f023 0307 	bic.w	r3, r3, #7
 80079c8:	f103 0208 	add.w	r2, r3, #8
 80079cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80079d0:	f8d4 b000 	ldr.w	fp, [r4]
 80079d4:	f8c8 2000 	str.w	r2, [r8]
 80079d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80079e0:	9307      	str	r3, [sp, #28]
 80079e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80079e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80079ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079ee:	4b9c      	ldr	r3, [pc, #624]	@ (8007c60 <_printf_float+0x2c8>)
 80079f0:	f04f 32ff 	mov.w	r2, #4294967295
 80079f4:	f7f9 f89a 	bl	8000b2c <__aeabi_dcmpun>
 80079f8:	bb70      	cbnz	r0, 8007a58 <_printf_float+0xc0>
 80079fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079fe:	4b98      	ldr	r3, [pc, #608]	@ (8007c60 <_printf_float+0x2c8>)
 8007a00:	f04f 32ff 	mov.w	r2, #4294967295
 8007a04:	f7f9 f874 	bl	8000af0 <__aeabi_dcmple>
 8007a08:	bb30      	cbnz	r0, 8007a58 <_printf_float+0xc0>
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	4640      	mov	r0, r8
 8007a10:	4649      	mov	r1, r9
 8007a12:	f7f9 f863 	bl	8000adc <__aeabi_dcmplt>
 8007a16:	b110      	cbz	r0, 8007a1e <_printf_float+0x86>
 8007a18:	232d      	movs	r3, #45	@ 0x2d
 8007a1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a1e:	4a91      	ldr	r2, [pc, #580]	@ (8007c64 <_printf_float+0x2cc>)
 8007a20:	4b91      	ldr	r3, [pc, #580]	@ (8007c68 <_printf_float+0x2d0>)
 8007a22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007a26:	bf94      	ite	ls
 8007a28:	4690      	movls	r8, r2
 8007a2a:	4698      	movhi	r8, r3
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	6123      	str	r3, [r4, #16]
 8007a30:	f02b 0304 	bic.w	r3, fp, #4
 8007a34:	6023      	str	r3, [r4, #0]
 8007a36:	f04f 0900 	mov.w	r9, #0
 8007a3a:	9700      	str	r7, [sp, #0]
 8007a3c:	4633      	mov	r3, r6
 8007a3e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007a40:	4621      	mov	r1, r4
 8007a42:	4628      	mov	r0, r5
 8007a44:	f000 f9d2 	bl	8007dec <_printf_common>
 8007a48:	3001      	adds	r0, #1
 8007a4a:	f040 808d 	bne.w	8007b68 <_printf_float+0x1d0>
 8007a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a52:	b00d      	add	sp, #52	@ 0x34
 8007a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a58:	4642      	mov	r2, r8
 8007a5a:	464b      	mov	r3, r9
 8007a5c:	4640      	mov	r0, r8
 8007a5e:	4649      	mov	r1, r9
 8007a60:	f7f9 f864 	bl	8000b2c <__aeabi_dcmpun>
 8007a64:	b140      	cbz	r0, 8007a78 <_printf_float+0xe0>
 8007a66:	464b      	mov	r3, r9
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	bfbc      	itt	lt
 8007a6c:	232d      	movlt	r3, #45	@ 0x2d
 8007a6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007a72:	4a7e      	ldr	r2, [pc, #504]	@ (8007c6c <_printf_float+0x2d4>)
 8007a74:	4b7e      	ldr	r3, [pc, #504]	@ (8007c70 <_printf_float+0x2d8>)
 8007a76:	e7d4      	b.n	8007a22 <_printf_float+0x8a>
 8007a78:	6863      	ldr	r3, [r4, #4]
 8007a7a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007a7e:	9206      	str	r2, [sp, #24]
 8007a80:	1c5a      	adds	r2, r3, #1
 8007a82:	d13b      	bne.n	8007afc <_printf_float+0x164>
 8007a84:	2306      	movs	r3, #6
 8007a86:	6063      	str	r3, [r4, #4]
 8007a88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	6022      	str	r2, [r4, #0]
 8007a90:	9303      	str	r3, [sp, #12]
 8007a92:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a94:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007a98:	ab09      	add	r3, sp, #36	@ 0x24
 8007a9a:	9300      	str	r3, [sp, #0]
 8007a9c:	6861      	ldr	r1, [r4, #4]
 8007a9e:	ec49 8b10 	vmov	d0, r8, r9
 8007aa2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	f7ff fed7 	bl	800785a <__cvt>
 8007aac:	9b06      	ldr	r3, [sp, #24]
 8007aae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ab0:	2b47      	cmp	r3, #71	@ 0x47
 8007ab2:	4680      	mov	r8, r0
 8007ab4:	d129      	bne.n	8007b0a <_printf_float+0x172>
 8007ab6:	1cc8      	adds	r0, r1, #3
 8007ab8:	db02      	blt.n	8007ac0 <_printf_float+0x128>
 8007aba:	6863      	ldr	r3, [r4, #4]
 8007abc:	4299      	cmp	r1, r3
 8007abe:	dd41      	ble.n	8007b44 <_printf_float+0x1ac>
 8007ac0:	f1aa 0a02 	sub.w	sl, sl, #2
 8007ac4:	fa5f fa8a 	uxtb.w	sl, sl
 8007ac8:	3901      	subs	r1, #1
 8007aca:	4652      	mov	r2, sl
 8007acc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007ad0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007ad2:	f7ff ff27 	bl	8007924 <__exponent>
 8007ad6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ad8:	1813      	adds	r3, r2, r0
 8007ada:	2a01      	cmp	r2, #1
 8007adc:	4681      	mov	r9, r0
 8007ade:	6123      	str	r3, [r4, #16]
 8007ae0:	dc02      	bgt.n	8007ae8 <_printf_float+0x150>
 8007ae2:	6822      	ldr	r2, [r4, #0]
 8007ae4:	07d2      	lsls	r2, r2, #31
 8007ae6:	d501      	bpl.n	8007aec <_printf_float+0x154>
 8007ae8:	3301      	adds	r3, #1
 8007aea:	6123      	str	r3, [r4, #16]
 8007aec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d0a2      	beq.n	8007a3a <_printf_float+0xa2>
 8007af4:	232d      	movs	r3, #45	@ 0x2d
 8007af6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007afa:	e79e      	b.n	8007a3a <_printf_float+0xa2>
 8007afc:	9a06      	ldr	r2, [sp, #24]
 8007afe:	2a47      	cmp	r2, #71	@ 0x47
 8007b00:	d1c2      	bne.n	8007a88 <_printf_float+0xf0>
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1c0      	bne.n	8007a88 <_printf_float+0xf0>
 8007b06:	2301      	movs	r3, #1
 8007b08:	e7bd      	b.n	8007a86 <_printf_float+0xee>
 8007b0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b0e:	d9db      	bls.n	8007ac8 <_printf_float+0x130>
 8007b10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007b14:	d118      	bne.n	8007b48 <_printf_float+0x1b0>
 8007b16:	2900      	cmp	r1, #0
 8007b18:	6863      	ldr	r3, [r4, #4]
 8007b1a:	dd0b      	ble.n	8007b34 <_printf_float+0x19c>
 8007b1c:	6121      	str	r1, [r4, #16]
 8007b1e:	b913      	cbnz	r3, 8007b26 <_printf_float+0x18e>
 8007b20:	6822      	ldr	r2, [r4, #0]
 8007b22:	07d0      	lsls	r0, r2, #31
 8007b24:	d502      	bpl.n	8007b2c <_printf_float+0x194>
 8007b26:	3301      	adds	r3, #1
 8007b28:	440b      	add	r3, r1
 8007b2a:	6123      	str	r3, [r4, #16]
 8007b2c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007b2e:	f04f 0900 	mov.w	r9, #0
 8007b32:	e7db      	b.n	8007aec <_printf_float+0x154>
 8007b34:	b913      	cbnz	r3, 8007b3c <_printf_float+0x1a4>
 8007b36:	6822      	ldr	r2, [r4, #0]
 8007b38:	07d2      	lsls	r2, r2, #31
 8007b3a:	d501      	bpl.n	8007b40 <_printf_float+0x1a8>
 8007b3c:	3302      	adds	r3, #2
 8007b3e:	e7f4      	b.n	8007b2a <_printf_float+0x192>
 8007b40:	2301      	movs	r3, #1
 8007b42:	e7f2      	b.n	8007b2a <_printf_float+0x192>
 8007b44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b4a:	4299      	cmp	r1, r3
 8007b4c:	db05      	blt.n	8007b5a <_printf_float+0x1c2>
 8007b4e:	6823      	ldr	r3, [r4, #0]
 8007b50:	6121      	str	r1, [r4, #16]
 8007b52:	07d8      	lsls	r0, r3, #31
 8007b54:	d5ea      	bpl.n	8007b2c <_printf_float+0x194>
 8007b56:	1c4b      	adds	r3, r1, #1
 8007b58:	e7e7      	b.n	8007b2a <_printf_float+0x192>
 8007b5a:	2900      	cmp	r1, #0
 8007b5c:	bfd4      	ite	le
 8007b5e:	f1c1 0202 	rsble	r2, r1, #2
 8007b62:	2201      	movgt	r2, #1
 8007b64:	4413      	add	r3, r2
 8007b66:	e7e0      	b.n	8007b2a <_printf_float+0x192>
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	055a      	lsls	r2, r3, #21
 8007b6c:	d407      	bmi.n	8007b7e <_printf_float+0x1e6>
 8007b6e:	6923      	ldr	r3, [r4, #16]
 8007b70:	4642      	mov	r2, r8
 8007b72:	4631      	mov	r1, r6
 8007b74:	4628      	mov	r0, r5
 8007b76:	47b8      	blx	r7
 8007b78:	3001      	adds	r0, #1
 8007b7a:	d12b      	bne.n	8007bd4 <_printf_float+0x23c>
 8007b7c:	e767      	b.n	8007a4e <_printf_float+0xb6>
 8007b7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b82:	f240 80dd 	bls.w	8007d40 <_printf_float+0x3a8>
 8007b86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	f7f8 ff9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b92:	2800      	cmp	r0, #0
 8007b94:	d033      	beq.n	8007bfe <_printf_float+0x266>
 8007b96:	4a37      	ldr	r2, [pc, #220]	@ (8007c74 <_printf_float+0x2dc>)
 8007b98:	2301      	movs	r3, #1
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	47b8      	blx	r7
 8007ba0:	3001      	adds	r0, #1
 8007ba2:	f43f af54 	beq.w	8007a4e <_printf_float+0xb6>
 8007ba6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007baa:	4543      	cmp	r3, r8
 8007bac:	db02      	blt.n	8007bb4 <_printf_float+0x21c>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	07d8      	lsls	r0, r3, #31
 8007bb2:	d50f      	bpl.n	8007bd4 <_printf_float+0x23c>
 8007bb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bb8:	4631      	mov	r1, r6
 8007bba:	4628      	mov	r0, r5
 8007bbc:	47b8      	blx	r7
 8007bbe:	3001      	adds	r0, #1
 8007bc0:	f43f af45 	beq.w	8007a4e <_printf_float+0xb6>
 8007bc4:	f04f 0900 	mov.w	r9, #0
 8007bc8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bcc:	f104 0a1a 	add.w	sl, r4, #26
 8007bd0:	45c8      	cmp	r8, r9
 8007bd2:	dc09      	bgt.n	8007be8 <_printf_float+0x250>
 8007bd4:	6823      	ldr	r3, [r4, #0]
 8007bd6:	079b      	lsls	r3, r3, #30
 8007bd8:	f100 8103 	bmi.w	8007de2 <_printf_float+0x44a>
 8007bdc:	68e0      	ldr	r0, [r4, #12]
 8007bde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007be0:	4298      	cmp	r0, r3
 8007be2:	bfb8      	it	lt
 8007be4:	4618      	movlt	r0, r3
 8007be6:	e734      	b.n	8007a52 <_printf_float+0xba>
 8007be8:	2301      	movs	r3, #1
 8007bea:	4652      	mov	r2, sl
 8007bec:	4631      	mov	r1, r6
 8007bee:	4628      	mov	r0, r5
 8007bf0:	47b8      	blx	r7
 8007bf2:	3001      	adds	r0, #1
 8007bf4:	f43f af2b 	beq.w	8007a4e <_printf_float+0xb6>
 8007bf8:	f109 0901 	add.w	r9, r9, #1
 8007bfc:	e7e8      	b.n	8007bd0 <_printf_float+0x238>
 8007bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	dc39      	bgt.n	8007c78 <_printf_float+0x2e0>
 8007c04:	4a1b      	ldr	r2, [pc, #108]	@ (8007c74 <_printf_float+0x2dc>)
 8007c06:	2301      	movs	r3, #1
 8007c08:	4631      	mov	r1, r6
 8007c0a:	4628      	mov	r0, r5
 8007c0c:	47b8      	blx	r7
 8007c0e:	3001      	adds	r0, #1
 8007c10:	f43f af1d 	beq.w	8007a4e <_printf_float+0xb6>
 8007c14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007c18:	ea59 0303 	orrs.w	r3, r9, r3
 8007c1c:	d102      	bne.n	8007c24 <_printf_float+0x28c>
 8007c1e:	6823      	ldr	r3, [r4, #0]
 8007c20:	07d9      	lsls	r1, r3, #31
 8007c22:	d5d7      	bpl.n	8007bd4 <_printf_float+0x23c>
 8007c24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c28:	4631      	mov	r1, r6
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	47b8      	blx	r7
 8007c2e:	3001      	adds	r0, #1
 8007c30:	f43f af0d 	beq.w	8007a4e <_printf_float+0xb6>
 8007c34:	f04f 0a00 	mov.w	sl, #0
 8007c38:	f104 0b1a 	add.w	fp, r4, #26
 8007c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c3e:	425b      	negs	r3, r3
 8007c40:	4553      	cmp	r3, sl
 8007c42:	dc01      	bgt.n	8007c48 <_printf_float+0x2b0>
 8007c44:	464b      	mov	r3, r9
 8007c46:	e793      	b.n	8007b70 <_printf_float+0x1d8>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	465a      	mov	r2, fp
 8007c4c:	4631      	mov	r1, r6
 8007c4e:	4628      	mov	r0, r5
 8007c50:	47b8      	blx	r7
 8007c52:	3001      	adds	r0, #1
 8007c54:	f43f aefb 	beq.w	8007a4e <_printf_float+0xb6>
 8007c58:	f10a 0a01 	add.w	sl, sl, #1
 8007c5c:	e7ee      	b.n	8007c3c <_printf_float+0x2a4>
 8007c5e:	bf00      	nop
 8007c60:	7fefffff 	.word	0x7fefffff
 8007c64:	0800c154 	.word	0x0800c154
 8007c68:	0800c158 	.word	0x0800c158
 8007c6c:	0800c15c 	.word	0x0800c15c
 8007c70:	0800c160 	.word	0x0800c160
 8007c74:	0800c164 	.word	0x0800c164
 8007c78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c7a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c7e:	4553      	cmp	r3, sl
 8007c80:	bfa8      	it	ge
 8007c82:	4653      	movge	r3, sl
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	4699      	mov	r9, r3
 8007c88:	dc36      	bgt.n	8007cf8 <_printf_float+0x360>
 8007c8a:	f04f 0b00 	mov.w	fp, #0
 8007c8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c92:	f104 021a 	add.w	r2, r4, #26
 8007c96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c98:	9306      	str	r3, [sp, #24]
 8007c9a:	eba3 0309 	sub.w	r3, r3, r9
 8007c9e:	455b      	cmp	r3, fp
 8007ca0:	dc31      	bgt.n	8007d06 <_printf_float+0x36e>
 8007ca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ca4:	459a      	cmp	sl, r3
 8007ca6:	dc3a      	bgt.n	8007d1e <_printf_float+0x386>
 8007ca8:	6823      	ldr	r3, [r4, #0]
 8007caa:	07da      	lsls	r2, r3, #31
 8007cac:	d437      	bmi.n	8007d1e <_printf_float+0x386>
 8007cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb0:	ebaa 0903 	sub.w	r9, sl, r3
 8007cb4:	9b06      	ldr	r3, [sp, #24]
 8007cb6:	ebaa 0303 	sub.w	r3, sl, r3
 8007cba:	4599      	cmp	r9, r3
 8007cbc:	bfa8      	it	ge
 8007cbe:	4699      	movge	r9, r3
 8007cc0:	f1b9 0f00 	cmp.w	r9, #0
 8007cc4:	dc33      	bgt.n	8007d2e <_printf_float+0x396>
 8007cc6:	f04f 0800 	mov.w	r8, #0
 8007cca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cce:	f104 0b1a 	add.w	fp, r4, #26
 8007cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd4:	ebaa 0303 	sub.w	r3, sl, r3
 8007cd8:	eba3 0309 	sub.w	r3, r3, r9
 8007cdc:	4543      	cmp	r3, r8
 8007cde:	f77f af79 	ble.w	8007bd4 <_printf_float+0x23c>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	465a      	mov	r2, fp
 8007ce6:	4631      	mov	r1, r6
 8007ce8:	4628      	mov	r0, r5
 8007cea:	47b8      	blx	r7
 8007cec:	3001      	adds	r0, #1
 8007cee:	f43f aeae 	beq.w	8007a4e <_printf_float+0xb6>
 8007cf2:	f108 0801 	add.w	r8, r8, #1
 8007cf6:	e7ec      	b.n	8007cd2 <_printf_float+0x33a>
 8007cf8:	4642      	mov	r2, r8
 8007cfa:	4631      	mov	r1, r6
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	47b8      	blx	r7
 8007d00:	3001      	adds	r0, #1
 8007d02:	d1c2      	bne.n	8007c8a <_printf_float+0x2f2>
 8007d04:	e6a3      	b.n	8007a4e <_printf_float+0xb6>
 8007d06:	2301      	movs	r3, #1
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	9206      	str	r2, [sp, #24]
 8007d0e:	47b8      	blx	r7
 8007d10:	3001      	adds	r0, #1
 8007d12:	f43f ae9c 	beq.w	8007a4e <_printf_float+0xb6>
 8007d16:	9a06      	ldr	r2, [sp, #24]
 8007d18:	f10b 0b01 	add.w	fp, fp, #1
 8007d1c:	e7bb      	b.n	8007c96 <_printf_float+0x2fe>
 8007d1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d22:	4631      	mov	r1, r6
 8007d24:	4628      	mov	r0, r5
 8007d26:	47b8      	blx	r7
 8007d28:	3001      	adds	r0, #1
 8007d2a:	d1c0      	bne.n	8007cae <_printf_float+0x316>
 8007d2c:	e68f      	b.n	8007a4e <_printf_float+0xb6>
 8007d2e:	9a06      	ldr	r2, [sp, #24]
 8007d30:	464b      	mov	r3, r9
 8007d32:	4442      	add	r2, r8
 8007d34:	4631      	mov	r1, r6
 8007d36:	4628      	mov	r0, r5
 8007d38:	47b8      	blx	r7
 8007d3a:	3001      	adds	r0, #1
 8007d3c:	d1c3      	bne.n	8007cc6 <_printf_float+0x32e>
 8007d3e:	e686      	b.n	8007a4e <_printf_float+0xb6>
 8007d40:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007d44:	f1ba 0f01 	cmp.w	sl, #1
 8007d48:	dc01      	bgt.n	8007d4e <_printf_float+0x3b6>
 8007d4a:	07db      	lsls	r3, r3, #31
 8007d4c:	d536      	bpl.n	8007dbc <_printf_float+0x424>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	4642      	mov	r2, r8
 8007d52:	4631      	mov	r1, r6
 8007d54:	4628      	mov	r0, r5
 8007d56:	47b8      	blx	r7
 8007d58:	3001      	adds	r0, #1
 8007d5a:	f43f ae78 	beq.w	8007a4e <_printf_float+0xb6>
 8007d5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d62:	4631      	mov	r1, r6
 8007d64:	4628      	mov	r0, r5
 8007d66:	47b8      	blx	r7
 8007d68:	3001      	adds	r0, #1
 8007d6a:	f43f ae70 	beq.w	8007a4e <_printf_float+0xb6>
 8007d6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d72:	2200      	movs	r2, #0
 8007d74:	2300      	movs	r3, #0
 8007d76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d7a:	f7f8 fea5 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d7e:	b9c0      	cbnz	r0, 8007db2 <_printf_float+0x41a>
 8007d80:	4653      	mov	r3, sl
 8007d82:	f108 0201 	add.w	r2, r8, #1
 8007d86:	4631      	mov	r1, r6
 8007d88:	4628      	mov	r0, r5
 8007d8a:	47b8      	blx	r7
 8007d8c:	3001      	adds	r0, #1
 8007d8e:	d10c      	bne.n	8007daa <_printf_float+0x412>
 8007d90:	e65d      	b.n	8007a4e <_printf_float+0xb6>
 8007d92:	2301      	movs	r3, #1
 8007d94:	465a      	mov	r2, fp
 8007d96:	4631      	mov	r1, r6
 8007d98:	4628      	mov	r0, r5
 8007d9a:	47b8      	blx	r7
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	f43f ae56 	beq.w	8007a4e <_printf_float+0xb6>
 8007da2:	f108 0801 	add.w	r8, r8, #1
 8007da6:	45d0      	cmp	r8, sl
 8007da8:	dbf3      	blt.n	8007d92 <_printf_float+0x3fa>
 8007daa:	464b      	mov	r3, r9
 8007dac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007db0:	e6df      	b.n	8007b72 <_printf_float+0x1da>
 8007db2:	f04f 0800 	mov.w	r8, #0
 8007db6:	f104 0b1a 	add.w	fp, r4, #26
 8007dba:	e7f4      	b.n	8007da6 <_printf_float+0x40e>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	4642      	mov	r2, r8
 8007dc0:	e7e1      	b.n	8007d86 <_printf_float+0x3ee>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	464a      	mov	r2, r9
 8007dc6:	4631      	mov	r1, r6
 8007dc8:	4628      	mov	r0, r5
 8007dca:	47b8      	blx	r7
 8007dcc:	3001      	adds	r0, #1
 8007dce:	f43f ae3e 	beq.w	8007a4e <_printf_float+0xb6>
 8007dd2:	f108 0801 	add.w	r8, r8, #1
 8007dd6:	68e3      	ldr	r3, [r4, #12]
 8007dd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dda:	1a5b      	subs	r3, r3, r1
 8007ddc:	4543      	cmp	r3, r8
 8007dde:	dcf0      	bgt.n	8007dc2 <_printf_float+0x42a>
 8007de0:	e6fc      	b.n	8007bdc <_printf_float+0x244>
 8007de2:	f04f 0800 	mov.w	r8, #0
 8007de6:	f104 0919 	add.w	r9, r4, #25
 8007dea:	e7f4      	b.n	8007dd6 <_printf_float+0x43e>

08007dec <_printf_common>:
 8007dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007df0:	4616      	mov	r6, r2
 8007df2:	4698      	mov	r8, r3
 8007df4:	688a      	ldr	r2, [r1, #8]
 8007df6:	690b      	ldr	r3, [r1, #16]
 8007df8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	bfb8      	it	lt
 8007e00:	4613      	movlt	r3, r2
 8007e02:	6033      	str	r3, [r6, #0]
 8007e04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e08:	4607      	mov	r7, r0
 8007e0a:	460c      	mov	r4, r1
 8007e0c:	b10a      	cbz	r2, 8007e12 <_printf_common+0x26>
 8007e0e:	3301      	adds	r3, #1
 8007e10:	6033      	str	r3, [r6, #0]
 8007e12:	6823      	ldr	r3, [r4, #0]
 8007e14:	0699      	lsls	r1, r3, #26
 8007e16:	bf42      	ittt	mi
 8007e18:	6833      	ldrmi	r3, [r6, #0]
 8007e1a:	3302      	addmi	r3, #2
 8007e1c:	6033      	strmi	r3, [r6, #0]
 8007e1e:	6825      	ldr	r5, [r4, #0]
 8007e20:	f015 0506 	ands.w	r5, r5, #6
 8007e24:	d106      	bne.n	8007e34 <_printf_common+0x48>
 8007e26:	f104 0a19 	add.w	sl, r4, #25
 8007e2a:	68e3      	ldr	r3, [r4, #12]
 8007e2c:	6832      	ldr	r2, [r6, #0]
 8007e2e:	1a9b      	subs	r3, r3, r2
 8007e30:	42ab      	cmp	r3, r5
 8007e32:	dc26      	bgt.n	8007e82 <_printf_common+0x96>
 8007e34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e38:	6822      	ldr	r2, [r4, #0]
 8007e3a:	3b00      	subs	r3, #0
 8007e3c:	bf18      	it	ne
 8007e3e:	2301      	movne	r3, #1
 8007e40:	0692      	lsls	r2, r2, #26
 8007e42:	d42b      	bmi.n	8007e9c <_printf_common+0xb0>
 8007e44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007e48:	4641      	mov	r1, r8
 8007e4a:	4638      	mov	r0, r7
 8007e4c:	47c8      	blx	r9
 8007e4e:	3001      	adds	r0, #1
 8007e50:	d01e      	beq.n	8007e90 <_printf_common+0xa4>
 8007e52:	6823      	ldr	r3, [r4, #0]
 8007e54:	6922      	ldr	r2, [r4, #16]
 8007e56:	f003 0306 	and.w	r3, r3, #6
 8007e5a:	2b04      	cmp	r3, #4
 8007e5c:	bf02      	ittt	eq
 8007e5e:	68e5      	ldreq	r5, [r4, #12]
 8007e60:	6833      	ldreq	r3, [r6, #0]
 8007e62:	1aed      	subeq	r5, r5, r3
 8007e64:	68a3      	ldr	r3, [r4, #8]
 8007e66:	bf0c      	ite	eq
 8007e68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e6c:	2500      	movne	r5, #0
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	bfc4      	itt	gt
 8007e72:	1a9b      	subgt	r3, r3, r2
 8007e74:	18ed      	addgt	r5, r5, r3
 8007e76:	2600      	movs	r6, #0
 8007e78:	341a      	adds	r4, #26
 8007e7a:	42b5      	cmp	r5, r6
 8007e7c:	d11a      	bne.n	8007eb4 <_printf_common+0xc8>
 8007e7e:	2000      	movs	r0, #0
 8007e80:	e008      	b.n	8007e94 <_printf_common+0xa8>
 8007e82:	2301      	movs	r3, #1
 8007e84:	4652      	mov	r2, sl
 8007e86:	4641      	mov	r1, r8
 8007e88:	4638      	mov	r0, r7
 8007e8a:	47c8      	blx	r9
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	d103      	bne.n	8007e98 <_printf_common+0xac>
 8007e90:	f04f 30ff 	mov.w	r0, #4294967295
 8007e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e98:	3501      	adds	r5, #1
 8007e9a:	e7c6      	b.n	8007e2a <_printf_common+0x3e>
 8007e9c:	18e1      	adds	r1, r4, r3
 8007e9e:	1c5a      	adds	r2, r3, #1
 8007ea0:	2030      	movs	r0, #48	@ 0x30
 8007ea2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ea6:	4422      	add	r2, r4
 8007ea8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007eac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007eb0:	3302      	adds	r3, #2
 8007eb2:	e7c7      	b.n	8007e44 <_printf_common+0x58>
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	4622      	mov	r2, r4
 8007eb8:	4641      	mov	r1, r8
 8007eba:	4638      	mov	r0, r7
 8007ebc:	47c8      	blx	r9
 8007ebe:	3001      	adds	r0, #1
 8007ec0:	d0e6      	beq.n	8007e90 <_printf_common+0xa4>
 8007ec2:	3601      	adds	r6, #1
 8007ec4:	e7d9      	b.n	8007e7a <_printf_common+0x8e>
	...

08007ec8 <_printf_i>:
 8007ec8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ecc:	7e0f      	ldrb	r7, [r1, #24]
 8007ece:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ed0:	2f78      	cmp	r7, #120	@ 0x78
 8007ed2:	4691      	mov	r9, r2
 8007ed4:	4680      	mov	r8, r0
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	469a      	mov	sl, r3
 8007eda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ede:	d807      	bhi.n	8007ef0 <_printf_i+0x28>
 8007ee0:	2f62      	cmp	r7, #98	@ 0x62
 8007ee2:	d80a      	bhi.n	8007efa <_printf_i+0x32>
 8007ee4:	2f00      	cmp	r7, #0
 8007ee6:	f000 80d2 	beq.w	800808e <_printf_i+0x1c6>
 8007eea:	2f58      	cmp	r7, #88	@ 0x58
 8007eec:	f000 80b9 	beq.w	8008062 <_printf_i+0x19a>
 8007ef0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ef4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ef8:	e03a      	b.n	8007f70 <_printf_i+0xa8>
 8007efa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007efe:	2b15      	cmp	r3, #21
 8007f00:	d8f6      	bhi.n	8007ef0 <_printf_i+0x28>
 8007f02:	a101      	add	r1, pc, #4	@ (adr r1, 8007f08 <_printf_i+0x40>)
 8007f04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f08:	08007f61 	.word	0x08007f61
 8007f0c:	08007f75 	.word	0x08007f75
 8007f10:	08007ef1 	.word	0x08007ef1
 8007f14:	08007ef1 	.word	0x08007ef1
 8007f18:	08007ef1 	.word	0x08007ef1
 8007f1c:	08007ef1 	.word	0x08007ef1
 8007f20:	08007f75 	.word	0x08007f75
 8007f24:	08007ef1 	.word	0x08007ef1
 8007f28:	08007ef1 	.word	0x08007ef1
 8007f2c:	08007ef1 	.word	0x08007ef1
 8007f30:	08007ef1 	.word	0x08007ef1
 8007f34:	08008075 	.word	0x08008075
 8007f38:	08007f9f 	.word	0x08007f9f
 8007f3c:	0800802f 	.word	0x0800802f
 8007f40:	08007ef1 	.word	0x08007ef1
 8007f44:	08007ef1 	.word	0x08007ef1
 8007f48:	08008097 	.word	0x08008097
 8007f4c:	08007ef1 	.word	0x08007ef1
 8007f50:	08007f9f 	.word	0x08007f9f
 8007f54:	08007ef1 	.word	0x08007ef1
 8007f58:	08007ef1 	.word	0x08007ef1
 8007f5c:	08008037 	.word	0x08008037
 8007f60:	6833      	ldr	r3, [r6, #0]
 8007f62:	1d1a      	adds	r2, r3, #4
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	6032      	str	r2, [r6, #0]
 8007f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f70:	2301      	movs	r3, #1
 8007f72:	e09d      	b.n	80080b0 <_printf_i+0x1e8>
 8007f74:	6833      	ldr	r3, [r6, #0]
 8007f76:	6820      	ldr	r0, [r4, #0]
 8007f78:	1d19      	adds	r1, r3, #4
 8007f7a:	6031      	str	r1, [r6, #0]
 8007f7c:	0606      	lsls	r6, r0, #24
 8007f7e:	d501      	bpl.n	8007f84 <_printf_i+0xbc>
 8007f80:	681d      	ldr	r5, [r3, #0]
 8007f82:	e003      	b.n	8007f8c <_printf_i+0xc4>
 8007f84:	0645      	lsls	r5, r0, #25
 8007f86:	d5fb      	bpl.n	8007f80 <_printf_i+0xb8>
 8007f88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f8c:	2d00      	cmp	r5, #0
 8007f8e:	da03      	bge.n	8007f98 <_printf_i+0xd0>
 8007f90:	232d      	movs	r3, #45	@ 0x2d
 8007f92:	426d      	negs	r5, r5
 8007f94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f98:	4859      	ldr	r0, [pc, #356]	@ (8008100 <_printf_i+0x238>)
 8007f9a:	230a      	movs	r3, #10
 8007f9c:	e011      	b.n	8007fc2 <_printf_i+0xfa>
 8007f9e:	6821      	ldr	r1, [r4, #0]
 8007fa0:	6833      	ldr	r3, [r6, #0]
 8007fa2:	0608      	lsls	r0, r1, #24
 8007fa4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007fa8:	d402      	bmi.n	8007fb0 <_printf_i+0xe8>
 8007faa:	0649      	lsls	r1, r1, #25
 8007fac:	bf48      	it	mi
 8007fae:	b2ad      	uxthmi	r5, r5
 8007fb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007fb2:	4853      	ldr	r0, [pc, #332]	@ (8008100 <_printf_i+0x238>)
 8007fb4:	6033      	str	r3, [r6, #0]
 8007fb6:	bf14      	ite	ne
 8007fb8:	230a      	movne	r3, #10
 8007fba:	2308      	moveq	r3, #8
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007fc2:	6866      	ldr	r6, [r4, #4]
 8007fc4:	60a6      	str	r6, [r4, #8]
 8007fc6:	2e00      	cmp	r6, #0
 8007fc8:	bfa2      	ittt	ge
 8007fca:	6821      	ldrge	r1, [r4, #0]
 8007fcc:	f021 0104 	bicge.w	r1, r1, #4
 8007fd0:	6021      	strge	r1, [r4, #0]
 8007fd2:	b90d      	cbnz	r5, 8007fd8 <_printf_i+0x110>
 8007fd4:	2e00      	cmp	r6, #0
 8007fd6:	d04b      	beq.n	8008070 <_printf_i+0x1a8>
 8007fd8:	4616      	mov	r6, r2
 8007fda:	fbb5 f1f3 	udiv	r1, r5, r3
 8007fde:	fb03 5711 	mls	r7, r3, r1, r5
 8007fe2:	5dc7      	ldrb	r7, [r0, r7]
 8007fe4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007fe8:	462f      	mov	r7, r5
 8007fea:	42bb      	cmp	r3, r7
 8007fec:	460d      	mov	r5, r1
 8007fee:	d9f4      	bls.n	8007fda <_printf_i+0x112>
 8007ff0:	2b08      	cmp	r3, #8
 8007ff2:	d10b      	bne.n	800800c <_printf_i+0x144>
 8007ff4:	6823      	ldr	r3, [r4, #0]
 8007ff6:	07df      	lsls	r7, r3, #31
 8007ff8:	d508      	bpl.n	800800c <_printf_i+0x144>
 8007ffa:	6923      	ldr	r3, [r4, #16]
 8007ffc:	6861      	ldr	r1, [r4, #4]
 8007ffe:	4299      	cmp	r1, r3
 8008000:	bfde      	ittt	le
 8008002:	2330      	movle	r3, #48	@ 0x30
 8008004:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008008:	f106 36ff 	addle.w	r6, r6, #4294967295
 800800c:	1b92      	subs	r2, r2, r6
 800800e:	6122      	str	r2, [r4, #16]
 8008010:	f8cd a000 	str.w	sl, [sp]
 8008014:	464b      	mov	r3, r9
 8008016:	aa03      	add	r2, sp, #12
 8008018:	4621      	mov	r1, r4
 800801a:	4640      	mov	r0, r8
 800801c:	f7ff fee6 	bl	8007dec <_printf_common>
 8008020:	3001      	adds	r0, #1
 8008022:	d14a      	bne.n	80080ba <_printf_i+0x1f2>
 8008024:	f04f 30ff 	mov.w	r0, #4294967295
 8008028:	b004      	add	sp, #16
 800802a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800802e:	6823      	ldr	r3, [r4, #0]
 8008030:	f043 0320 	orr.w	r3, r3, #32
 8008034:	6023      	str	r3, [r4, #0]
 8008036:	4833      	ldr	r0, [pc, #204]	@ (8008104 <_printf_i+0x23c>)
 8008038:	2778      	movs	r7, #120	@ 0x78
 800803a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800803e:	6823      	ldr	r3, [r4, #0]
 8008040:	6831      	ldr	r1, [r6, #0]
 8008042:	061f      	lsls	r7, r3, #24
 8008044:	f851 5b04 	ldr.w	r5, [r1], #4
 8008048:	d402      	bmi.n	8008050 <_printf_i+0x188>
 800804a:	065f      	lsls	r7, r3, #25
 800804c:	bf48      	it	mi
 800804e:	b2ad      	uxthmi	r5, r5
 8008050:	6031      	str	r1, [r6, #0]
 8008052:	07d9      	lsls	r1, r3, #31
 8008054:	bf44      	itt	mi
 8008056:	f043 0320 	orrmi.w	r3, r3, #32
 800805a:	6023      	strmi	r3, [r4, #0]
 800805c:	b11d      	cbz	r5, 8008066 <_printf_i+0x19e>
 800805e:	2310      	movs	r3, #16
 8008060:	e7ac      	b.n	8007fbc <_printf_i+0xf4>
 8008062:	4827      	ldr	r0, [pc, #156]	@ (8008100 <_printf_i+0x238>)
 8008064:	e7e9      	b.n	800803a <_printf_i+0x172>
 8008066:	6823      	ldr	r3, [r4, #0]
 8008068:	f023 0320 	bic.w	r3, r3, #32
 800806c:	6023      	str	r3, [r4, #0]
 800806e:	e7f6      	b.n	800805e <_printf_i+0x196>
 8008070:	4616      	mov	r6, r2
 8008072:	e7bd      	b.n	8007ff0 <_printf_i+0x128>
 8008074:	6833      	ldr	r3, [r6, #0]
 8008076:	6825      	ldr	r5, [r4, #0]
 8008078:	6961      	ldr	r1, [r4, #20]
 800807a:	1d18      	adds	r0, r3, #4
 800807c:	6030      	str	r0, [r6, #0]
 800807e:	062e      	lsls	r6, r5, #24
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	d501      	bpl.n	8008088 <_printf_i+0x1c0>
 8008084:	6019      	str	r1, [r3, #0]
 8008086:	e002      	b.n	800808e <_printf_i+0x1c6>
 8008088:	0668      	lsls	r0, r5, #25
 800808a:	d5fb      	bpl.n	8008084 <_printf_i+0x1bc>
 800808c:	8019      	strh	r1, [r3, #0]
 800808e:	2300      	movs	r3, #0
 8008090:	6123      	str	r3, [r4, #16]
 8008092:	4616      	mov	r6, r2
 8008094:	e7bc      	b.n	8008010 <_printf_i+0x148>
 8008096:	6833      	ldr	r3, [r6, #0]
 8008098:	1d1a      	adds	r2, r3, #4
 800809a:	6032      	str	r2, [r6, #0]
 800809c:	681e      	ldr	r6, [r3, #0]
 800809e:	6862      	ldr	r2, [r4, #4]
 80080a0:	2100      	movs	r1, #0
 80080a2:	4630      	mov	r0, r6
 80080a4:	f7f8 f894 	bl	80001d0 <memchr>
 80080a8:	b108      	cbz	r0, 80080ae <_printf_i+0x1e6>
 80080aa:	1b80      	subs	r0, r0, r6
 80080ac:	6060      	str	r0, [r4, #4]
 80080ae:	6863      	ldr	r3, [r4, #4]
 80080b0:	6123      	str	r3, [r4, #16]
 80080b2:	2300      	movs	r3, #0
 80080b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080b8:	e7aa      	b.n	8008010 <_printf_i+0x148>
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	4632      	mov	r2, r6
 80080be:	4649      	mov	r1, r9
 80080c0:	4640      	mov	r0, r8
 80080c2:	47d0      	blx	sl
 80080c4:	3001      	adds	r0, #1
 80080c6:	d0ad      	beq.n	8008024 <_printf_i+0x15c>
 80080c8:	6823      	ldr	r3, [r4, #0]
 80080ca:	079b      	lsls	r3, r3, #30
 80080cc:	d413      	bmi.n	80080f6 <_printf_i+0x22e>
 80080ce:	68e0      	ldr	r0, [r4, #12]
 80080d0:	9b03      	ldr	r3, [sp, #12]
 80080d2:	4298      	cmp	r0, r3
 80080d4:	bfb8      	it	lt
 80080d6:	4618      	movlt	r0, r3
 80080d8:	e7a6      	b.n	8008028 <_printf_i+0x160>
 80080da:	2301      	movs	r3, #1
 80080dc:	4632      	mov	r2, r6
 80080de:	4649      	mov	r1, r9
 80080e0:	4640      	mov	r0, r8
 80080e2:	47d0      	blx	sl
 80080e4:	3001      	adds	r0, #1
 80080e6:	d09d      	beq.n	8008024 <_printf_i+0x15c>
 80080e8:	3501      	adds	r5, #1
 80080ea:	68e3      	ldr	r3, [r4, #12]
 80080ec:	9903      	ldr	r1, [sp, #12]
 80080ee:	1a5b      	subs	r3, r3, r1
 80080f0:	42ab      	cmp	r3, r5
 80080f2:	dcf2      	bgt.n	80080da <_printf_i+0x212>
 80080f4:	e7eb      	b.n	80080ce <_printf_i+0x206>
 80080f6:	2500      	movs	r5, #0
 80080f8:	f104 0619 	add.w	r6, r4, #25
 80080fc:	e7f5      	b.n	80080ea <_printf_i+0x222>
 80080fe:	bf00      	nop
 8008100:	0800c166 	.word	0x0800c166
 8008104:	0800c177 	.word	0x0800c177

08008108 <_scanf_float>:
 8008108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800810c:	b087      	sub	sp, #28
 800810e:	4617      	mov	r7, r2
 8008110:	9303      	str	r3, [sp, #12]
 8008112:	688b      	ldr	r3, [r1, #8]
 8008114:	1e5a      	subs	r2, r3, #1
 8008116:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800811a:	bf81      	itttt	hi
 800811c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008120:	eb03 0b05 	addhi.w	fp, r3, r5
 8008124:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008128:	608b      	strhi	r3, [r1, #8]
 800812a:	680b      	ldr	r3, [r1, #0]
 800812c:	460a      	mov	r2, r1
 800812e:	f04f 0500 	mov.w	r5, #0
 8008132:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008136:	f842 3b1c 	str.w	r3, [r2], #28
 800813a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800813e:	4680      	mov	r8, r0
 8008140:	460c      	mov	r4, r1
 8008142:	bf98      	it	ls
 8008144:	f04f 0b00 	movls.w	fp, #0
 8008148:	9201      	str	r2, [sp, #4]
 800814a:	4616      	mov	r6, r2
 800814c:	46aa      	mov	sl, r5
 800814e:	46a9      	mov	r9, r5
 8008150:	9502      	str	r5, [sp, #8]
 8008152:	68a2      	ldr	r2, [r4, #8]
 8008154:	b152      	cbz	r2, 800816c <_scanf_float+0x64>
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	781b      	ldrb	r3, [r3, #0]
 800815a:	2b4e      	cmp	r3, #78	@ 0x4e
 800815c:	d864      	bhi.n	8008228 <_scanf_float+0x120>
 800815e:	2b40      	cmp	r3, #64	@ 0x40
 8008160:	d83c      	bhi.n	80081dc <_scanf_float+0xd4>
 8008162:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008166:	b2c8      	uxtb	r0, r1
 8008168:	280e      	cmp	r0, #14
 800816a:	d93a      	bls.n	80081e2 <_scanf_float+0xda>
 800816c:	f1b9 0f00 	cmp.w	r9, #0
 8008170:	d003      	beq.n	800817a <_scanf_float+0x72>
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800817e:	f1ba 0f01 	cmp.w	sl, #1
 8008182:	f200 8117 	bhi.w	80083b4 <_scanf_float+0x2ac>
 8008186:	9b01      	ldr	r3, [sp, #4]
 8008188:	429e      	cmp	r6, r3
 800818a:	f200 8108 	bhi.w	800839e <_scanf_float+0x296>
 800818e:	2001      	movs	r0, #1
 8008190:	b007      	add	sp, #28
 8008192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008196:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800819a:	2a0d      	cmp	r2, #13
 800819c:	d8e6      	bhi.n	800816c <_scanf_float+0x64>
 800819e:	a101      	add	r1, pc, #4	@ (adr r1, 80081a4 <_scanf_float+0x9c>)
 80081a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80081a4:	080082eb 	.word	0x080082eb
 80081a8:	0800816d 	.word	0x0800816d
 80081ac:	0800816d 	.word	0x0800816d
 80081b0:	0800816d 	.word	0x0800816d
 80081b4:	0800834b 	.word	0x0800834b
 80081b8:	08008323 	.word	0x08008323
 80081bc:	0800816d 	.word	0x0800816d
 80081c0:	0800816d 	.word	0x0800816d
 80081c4:	080082f9 	.word	0x080082f9
 80081c8:	0800816d 	.word	0x0800816d
 80081cc:	0800816d 	.word	0x0800816d
 80081d0:	0800816d 	.word	0x0800816d
 80081d4:	0800816d 	.word	0x0800816d
 80081d8:	080082b1 	.word	0x080082b1
 80081dc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80081e0:	e7db      	b.n	800819a <_scanf_float+0x92>
 80081e2:	290e      	cmp	r1, #14
 80081e4:	d8c2      	bhi.n	800816c <_scanf_float+0x64>
 80081e6:	a001      	add	r0, pc, #4	@ (adr r0, 80081ec <_scanf_float+0xe4>)
 80081e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80081ec:	080082a1 	.word	0x080082a1
 80081f0:	0800816d 	.word	0x0800816d
 80081f4:	080082a1 	.word	0x080082a1
 80081f8:	08008337 	.word	0x08008337
 80081fc:	0800816d 	.word	0x0800816d
 8008200:	08008249 	.word	0x08008249
 8008204:	08008287 	.word	0x08008287
 8008208:	08008287 	.word	0x08008287
 800820c:	08008287 	.word	0x08008287
 8008210:	08008287 	.word	0x08008287
 8008214:	08008287 	.word	0x08008287
 8008218:	08008287 	.word	0x08008287
 800821c:	08008287 	.word	0x08008287
 8008220:	08008287 	.word	0x08008287
 8008224:	08008287 	.word	0x08008287
 8008228:	2b6e      	cmp	r3, #110	@ 0x6e
 800822a:	d809      	bhi.n	8008240 <_scanf_float+0x138>
 800822c:	2b60      	cmp	r3, #96	@ 0x60
 800822e:	d8b2      	bhi.n	8008196 <_scanf_float+0x8e>
 8008230:	2b54      	cmp	r3, #84	@ 0x54
 8008232:	d07b      	beq.n	800832c <_scanf_float+0x224>
 8008234:	2b59      	cmp	r3, #89	@ 0x59
 8008236:	d199      	bne.n	800816c <_scanf_float+0x64>
 8008238:	2d07      	cmp	r5, #7
 800823a:	d197      	bne.n	800816c <_scanf_float+0x64>
 800823c:	2508      	movs	r5, #8
 800823e:	e02c      	b.n	800829a <_scanf_float+0x192>
 8008240:	2b74      	cmp	r3, #116	@ 0x74
 8008242:	d073      	beq.n	800832c <_scanf_float+0x224>
 8008244:	2b79      	cmp	r3, #121	@ 0x79
 8008246:	e7f6      	b.n	8008236 <_scanf_float+0x12e>
 8008248:	6821      	ldr	r1, [r4, #0]
 800824a:	05c8      	lsls	r0, r1, #23
 800824c:	d51b      	bpl.n	8008286 <_scanf_float+0x17e>
 800824e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008252:	6021      	str	r1, [r4, #0]
 8008254:	f109 0901 	add.w	r9, r9, #1
 8008258:	f1bb 0f00 	cmp.w	fp, #0
 800825c:	d003      	beq.n	8008266 <_scanf_float+0x15e>
 800825e:	3201      	adds	r2, #1
 8008260:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008264:	60a2      	str	r2, [r4, #8]
 8008266:	68a3      	ldr	r3, [r4, #8]
 8008268:	3b01      	subs	r3, #1
 800826a:	60a3      	str	r3, [r4, #8]
 800826c:	6923      	ldr	r3, [r4, #16]
 800826e:	3301      	adds	r3, #1
 8008270:	6123      	str	r3, [r4, #16]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	3b01      	subs	r3, #1
 8008276:	2b00      	cmp	r3, #0
 8008278:	607b      	str	r3, [r7, #4]
 800827a:	f340 8087 	ble.w	800838c <_scanf_float+0x284>
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	3301      	adds	r3, #1
 8008282:	603b      	str	r3, [r7, #0]
 8008284:	e765      	b.n	8008152 <_scanf_float+0x4a>
 8008286:	eb1a 0105 	adds.w	r1, sl, r5
 800828a:	f47f af6f 	bne.w	800816c <_scanf_float+0x64>
 800828e:	6822      	ldr	r2, [r4, #0]
 8008290:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008294:	6022      	str	r2, [r4, #0]
 8008296:	460d      	mov	r5, r1
 8008298:	468a      	mov	sl, r1
 800829a:	f806 3b01 	strb.w	r3, [r6], #1
 800829e:	e7e2      	b.n	8008266 <_scanf_float+0x15e>
 80082a0:	6822      	ldr	r2, [r4, #0]
 80082a2:	0610      	lsls	r0, r2, #24
 80082a4:	f57f af62 	bpl.w	800816c <_scanf_float+0x64>
 80082a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80082ac:	6022      	str	r2, [r4, #0]
 80082ae:	e7f4      	b.n	800829a <_scanf_float+0x192>
 80082b0:	f1ba 0f00 	cmp.w	sl, #0
 80082b4:	d10e      	bne.n	80082d4 <_scanf_float+0x1cc>
 80082b6:	f1b9 0f00 	cmp.w	r9, #0
 80082ba:	d10e      	bne.n	80082da <_scanf_float+0x1d2>
 80082bc:	6822      	ldr	r2, [r4, #0]
 80082be:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80082c2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80082c6:	d108      	bne.n	80082da <_scanf_float+0x1d2>
 80082c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80082cc:	6022      	str	r2, [r4, #0]
 80082ce:	f04f 0a01 	mov.w	sl, #1
 80082d2:	e7e2      	b.n	800829a <_scanf_float+0x192>
 80082d4:	f1ba 0f02 	cmp.w	sl, #2
 80082d8:	d055      	beq.n	8008386 <_scanf_float+0x27e>
 80082da:	2d01      	cmp	r5, #1
 80082dc:	d002      	beq.n	80082e4 <_scanf_float+0x1dc>
 80082de:	2d04      	cmp	r5, #4
 80082e0:	f47f af44 	bne.w	800816c <_scanf_float+0x64>
 80082e4:	3501      	adds	r5, #1
 80082e6:	b2ed      	uxtb	r5, r5
 80082e8:	e7d7      	b.n	800829a <_scanf_float+0x192>
 80082ea:	f1ba 0f01 	cmp.w	sl, #1
 80082ee:	f47f af3d 	bne.w	800816c <_scanf_float+0x64>
 80082f2:	f04f 0a02 	mov.w	sl, #2
 80082f6:	e7d0      	b.n	800829a <_scanf_float+0x192>
 80082f8:	b97d      	cbnz	r5, 800831a <_scanf_float+0x212>
 80082fa:	f1b9 0f00 	cmp.w	r9, #0
 80082fe:	f47f af38 	bne.w	8008172 <_scanf_float+0x6a>
 8008302:	6822      	ldr	r2, [r4, #0]
 8008304:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008308:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800830c:	f040 8108 	bne.w	8008520 <_scanf_float+0x418>
 8008310:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008314:	6022      	str	r2, [r4, #0]
 8008316:	2501      	movs	r5, #1
 8008318:	e7bf      	b.n	800829a <_scanf_float+0x192>
 800831a:	2d03      	cmp	r5, #3
 800831c:	d0e2      	beq.n	80082e4 <_scanf_float+0x1dc>
 800831e:	2d05      	cmp	r5, #5
 8008320:	e7de      	b.n	80082e0 <_scanf_float+0x1d8>
 8008322:	2d02      	cmp	r5, #2
 8008324:	f47f af22 	bne.w	800816c <_scanf_float+0x64>
 8008328:	2503      	movs	r5, #3
 800832a:	e7b6      	b.n	800829a <_scanf_float+0x192>
 800832c:	2d06      	cmp	r5, #6
 800832e:	f47f af1d 	bne.w	800816c <_scanf_float+0x64>
 8008332:	2507      	movs	r5, #7
 8008334:	e7b1      	b.n	800829a <_scanf_float+0x192>
 8008336:	6822      	ldr	r2, [r4, #0]
 8008338:	0591      	lsls	r1, r2, #22
 800833a:	f57f af17 	bpl.w	800816c <_scanf_float+0x64>
 800833e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008342:	6022      	str	r2, [r4, #0]
 8008344:	f8cd 9008 	str.w	r9, [sp, #8]
 8008348:	e7a7      	b.n	800829a <_scanf_float+0x192>
 800834a:	6822      	ldr	r2, [r4, #0]
 800834c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008350:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008354:	d006      	beq.n	8008364 <_scanf_float+0x25c>
 8008356:	0550      	lsls	r0, r2, #21
 8008358:	f57f af08 	bpl.w	800816c <_scanf_float+0x64>
 800835c:	f1b9 0f00 	cmp.w	r9, #0
 8008360:	f000 80de 	beq.w	8008520 <_scanf_float+0x418>
 8008364:	0591      	lsls	r1, r2, #22
 8008366:	bf58      	it	pl
 8008368:	9902      	ldrpl	r1, [sp, #8]
 800836a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800836e:	bf58      	it	pl
 8008370:	eba9 0101 	subpl.w	r1, r9, r1
 8008374:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008378:	bf58      	it	pl
 800837a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800837e:	6022      	str	r2, [r4, #0]
 8008380:	f04f 0900 	mov.w	r9, #0
 8008384:	e789      	b.n	800829a <_scanf_float+0x192>
 8008386:	f04f 0a03 	mov.w	sl, #3
 800838a:	e786      	b.n	800829a <_scanf_float+0x192>
 800838c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008390:	4639      	mov	r1, r7
 8008392:	4640      	mov	r0, r8
 8008394:	4798      	blx	r3
 8008396:	2800      	cmp	r0, #0
 8008398:	f43f aedb 	beq.w	8008152 <_scanf_float+0x4a>
 800839c:	e6e6      	b.n	800816c <_scanf_float+0x64>
 800839e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80083a6:	463a      	mov	r2, r7
 80083a8:	4640      	mov	r0, r8
 80083aa:	4798      	blx	r3
 80083ac:	6923      	ldr	r3, [r4, #16]
 80083ae:	3b01      	subs	r3, #1
 80083b0:	6123      	str	r3, [r4, #16]
 80083b2:	e6e8      	b.n	8008186 <_scanf_float+0x7e>
 80083b4:	1e6b      	subs	r3, r5, #1
 80083b6:	2b06      	cmp	r3, #6
 80083b8:	d824      	bhi.n	8008404 <_scanf_float+0x2fc>
 80083ba:	2d02      	cmp	r5, #2
 80083bc:	d836      	bhi.n	800842c <_scanf_float+0x324>
 80083be:	9b01      	ldr	r3, [sp, #4]
 80083c0:	429e      	cmp	r6, r3
 80083c2:	f67f aee4 	bls.w	800818e <_scanf_float+0x86>
 80083c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80083ce:	463a      	mov	r2, r7
 80083d0:	4640      	mov	r0, r8
 80083d2:	4798      	blx	r3
 80083d4:	6923      	ldr	r3, [r4, #16]
 80083d6:	3b01      	subs	r3, #1
 80083d8:	6123      	str	r3, [r4, #16]
 80083da:	e7f0      	b.n	80083be <_scanf_float+0x2b6>
 80083dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083e0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80083e4:	463a      	mov	r2, r7
 80083e6:	4640      	mov	r0, r8
 80083e8:	4798      	blx	r3
 80083ea:	6923      	ldr	r3, [r4, #16]
 80083ec:	3b01      	subs	r3, #1
 80083ee:	6123      	str	r3, [r4, #16]
 80083f0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083f4:	fa5f fa8a 	uxtb.w	sl, sl
 80083f8:	f1ba 0f02 	cmp.w	sl, #2
 80083fc:	d1ee      	bne.n	80083dc <_scanf_float+0x2d4>
 80083fe:	3d03      	subs	r5, #3
 8008400:	b2ed      	uxtb	r5, r5
 8008402:	1b76      	subs	r6, r6, r5
 8008404:	6823      	ldr	r3, [r4, #0]
 8008406:	05da      	lsls	r2, r3, #23
 8008408:	d530      	bpl.n	800846c <_scanf_float+0x364>
 800840a:	055b      	lsls	r3, r3, #21
 800840c:	d511      	bpl.n	8008432 <_scanf_float+0x32a>
 800840e:	9b01      	ldr	r3, [sp, #4]
 8008410:	429e      	cmp	r6, r3
 8008412:	f67f aebc 	bls.w	800818e <_scanf_float+0x86>
 8008416:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800841a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800841e:	463a      	mov	r2, r7
 8008420:	4640      	mov	r0, r8
 8008422:	4798      	blx	r3
 8008424:	6923      	ldr	r3, [r4, #16]
 8008426:	3b01      	subs	r3, #1
 8008428:	6123      	str	r3, [r4, #16]
 800842a:	e7f0      	b.n	800840e <_scanf_float+0x306>
 800842c:	46aa      	mov	sl, r5
 800842e:	46b3      	mov	fp, r6
 8008430:	e7de      	b.n	80083f0 <_scanf_float+0x2e8>
 8008432:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008436:	6923      	ldr	r3, [r4, #16]
 8008438:	2965      	cmp	r1, #101	@ 0x65
 800843a:	f103 33ff 	add.w	r3, r3, #4294967295
 800843e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008442:	6123      	str	r3, [r4, #16]
 8008444:	d00c      	beq.n	8008460 <_scanf_float+0x358>
 8008446:	2945      	cmp	r1, #69	@ 0x45
 8008448:	d00a      	beq.n	8008460 <_scanf_float+0x358>
 800844a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800844e:	463a      	mov	r2, r7
 8008450:	4640      	mov	r0, r8
 8008452:	4798      	blx	r3
 8008454:	6923      	ldr	r3, [r4, #16]
 8008456:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800845a:	3b01      	subs	r3, #1
 800845c:	1eb5      	subs	r5, r6, #2
 800845e:	6123      	str	r3, [r4, #16]
 8008460:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008464:	463a      	mov	r2, r7
 8008466:	4640      	mov	r0, r8
 8008468:	4798      	blx	r3
 800846a:	462e      	mov	r6, r5
 800846c:	6822      	ldr	r2, [r4, #0]
 800846e:	f012 0210 	ands.w	r2, r2, #16
 8008472:	d001      	beq.n	8008478 <_scanf_float+0x370>
 8008474:	2000      	movs	r0, #0
 8008476:	e68b      	b.n	8008190 <_scanf_float+0x88>
 8008478:	7032      	strb	r2, [r6, #0]
 800847a:	6823      	ldr	r3, [r4, #0]
 800847c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008480:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008484:	d11c      	bne.n	80084c0 <_scanf_float+0x3b8>
 8008486:	9b02      	ldr	r3, [sp, #8]
 8008488:	454b      	cmp	r3, r9
 800848a:	eba3 0209 	sub.w	r2, r3, r9
 800848e:	d123      	bne.n	80084d8 <_scanf_float+0x3d0>
 8008490:	9901      	ldr	r1, [sp, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	4640      	mov	r0, r8
 8008496:	f002 fcfb 	bl	800ae90 <_strtod_r>
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	6821      	ldr	r1, [r4, #0]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f011 0f02 	tst.w	r1, #2
 80084a4:	ec57 6b10 	vmov	r6, r7, d0
 80084a8:	f103 0204 	add.w	r2, r3, #4
 80084ac:	d01f      	beq.n	80084ee <_scanf_float+0x3e6>
 80084ae:	9903      	ldr	r1, [sp, #12]
 80084b0:	600a      	str	r2, [r1, #0]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	e9c3 6700 	strd	r6, r7, [r3]
 80084b8:	68e3      	ldr	r3, [r4, #12]
 80084ba:	3301      	adds	r3, #1
 80084bc:	60e3      	str	r3, [r4, #12]
 80084be:	e7d9      	b.n	8008474 <_scanf_float+0x36c>
 80084c0:	9b04      	ldr	r3, [sp, #16]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d0e4      	beq.n	8008490 <_scanf_float+0x388>
 80084c6:	9905      	ldr	r1, [sp, #20]
 80084c8:	230a      	movs	r3, #10
 80084ca:	3101      	adds	r1, #1
 80084cc:	4640      	mov	r0, r8
 80084ce:	f002 fd5f 	bl	800af90 <_strtol_r>
 80084d2:	9b04      	ldr	r3, [sp, #16]
 80084d4:	9e05      	ldr	r6, [sp, #20]
 80084d6:	1ac2      	subs	r2, r0, r3
 80084d8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80084dc:	429e      	cmp	r6, r3
 80084de:	bf28      	it	cs
 80084e0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80084e4:	4910      	ldr	r1, [pc, #64]	@ (8008528 <_scanf_float+0x420>)
 80084e6:	4630      	mov	r0, r6
 80084e8:	f000 f954 	bl	8008794 <siprintf>
 80084ec:	e7d0      	b.n	8008490 <_scanf_float+0x388>
 80084ee:	f011 0f04 	tst.w	r1, #4
 80084f2:	9903      	ldr	r1, [sp, #12]
 80084f4:	600a      	str	r2, [r1, #0]
 80084f6:	d1dc      	bne.n	80084b2 <_scanf_float+0x3aa>
 80084f8:	681d      	ldr	r5, [r3, #0]
 80084fa:	4632      	mov	r2, r6
 80084fc:	463b      	mov	r3, r7
 80084fe:	4630      	mov	r0, r6
 8008500:	4639      	mov	r1, r7
 8008502:	f7f8 fb13 	bl	8000b2c <__aeabi_dcmpun>
 8008506:	b128      	cbz	r0, 8008514 <_scanf_float+0x40c>
 8008508:	4808      	ldr	r0, [pc, #32]	@ (800852c <_scanf_float+0x424>)
 800850a:	f000 fabb 	bl	8008a84 <nanf>
 800850e:	ed85 0a00 	vstr	s0, [r5]
 8008512:	e7d1      	b.n	80084b8 <_scanf_float+0x3b0>
 8008514:	4630      	mov	r0, r6
 8008516:	4639      	mov	r1, r7
 8008518:	f7f8 fb66 	bl	8000be8 <__aeabi_d2f>
 800851c:	6028      	str	r0, [r5, #0]
 800851e:	e7cb      	b.n	80084b8 <_scanf_float+0x3b0>
 8008520:	f04f 0900 	mov.w	r9, #0
 8008524:	e629      	b.n	800817a <_scanf_float+0x72>
 8008526:	bf00      	nop
 8008528:	0800c188 	.word	0x0800c188
 800852c:	0800c51d 	.word	0x0800c51d

08008530 <std>:
 8008530:	2300      	movs	r3, #0
 8008532:	b510      	push	{r4, lr}
 8008534:	4604      	mov	r4, r0
 8008536:	e9c0 3300 	strd	r3, r3, [r0]
 800853a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800853e:	6083      	str	r3, [r0, #8]
 8008540:	8181      	strh	r1, [r0, #12]
 8008542:	6643      	str	r3, [r0, #100]	@ 0x64
 8008544:	81c2      	strh	r2, [r0, #14]
 8008546:	6183      	str	r3, [r0, #24]
 8008548:	4619      	mov	r1, r3
 800854a:	2208      	movs	r2, #8
 800854c:	305c      	adds	r0, #92	@ 0x5c
 800854e:	f000 fa19 	bl	8008984 <memset>
 8008552:	4b0d      	ldr	r3, [pc, #52]	@ (8008588 <std+0x58>)
 8008554:	6263      	str	r3, [r4, #36]	@ 0x24
 8008556:	4b0d      	ldr	r3, [pc, #52]	@ (800858c <std+0x5c>)
 8008558:	62a3      	str	r3, [r4, #40]	@ 0x28
 800855a:	4b0d      	ldr	r3, [pc, #52]	@ (8008590 <std+0x60>)
 800855c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800855e:	4b0d      	ldr	r3, [pc, #52]	@ (8008594 <std+0x64>)
 8008560:	6323      	str	r3, [r4, #48]	@ 0x30
 8008562:	4b0d      	ldr	r3, [pc, #52]	@ (8008598 <std+0x68>)
 8008564:	6224      	str	r4, [r4, #32]
 8008566:	429c      	cmp	r4, r3
 8008568:	d006      	beq.n	8008578 <std+0x48>
 800856a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800856e:	4294      	cmp	r4, r2
 8008570:	d002      	beq.n	8008578 <std+0x48>
 8008572:	33d0      	adds	r3, #208	@ 0xd0
 8008574:	429c      	cmp	r4, r3
 8008576:	d105      	bne.n	8008584 <std+0x54>
 8008578:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800857c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008580:	f000 ba7c 	b.w	8008a7c <__retarget_lock_init_recursive>
 8008584:	bd10      	pop	{r4, pc}
 8008586:	bf00      	nop
 8008588:	080087d5 	.word	0x080087d5
 800858c:	080087f7 	.word	0x080087f7
 8008590:	0800882f 	.word	0x0800882f
 8008594:	08008853 	.word	0x08008853
 8008598:	20000530 	.word	0x20000530

0800859c <stdio_exit_handler>:
 800859c:	4a02      	ldr	r2, [pc, #8]	@ (80085a8 <stdio_exit_handler+0xc>)
 800859e:	4903      	ldr	r1, [pc, #12]	@ (80085ac <stdio_exit_handler+0x10>)
 80085a0:	4803      	ldr	r0, [pc, #12]	@ (80085b0 <stdio_exit_handler+0x14>)
 80085a2:	f000 b869 	b.w	8008678 <_fwalk_sglue>
 80085a6:	bf00      	nop
 80085a8:	2000000c 	.word	0x2000000c
 80085ac:	0800b5d1 	.word	0x0800b5d1
 80085b0:	2000001c 	.word	0x2000001c

080085b4 <cleanup_stdio>:
 80085b4:	6841      	ldr	r1, [r0, #4]
 80085b6:	4b0c      	ldr	r3, [pc, #48]	@ (80085e8 <cleanup_stdio+0x34>)
 80085b8:	4299      	cmp	r1, r3
 80085ba:	b510      	push	{r4, lr}
 80085bc:	4604      	mov	r4, r0
 80085be:	d001      	beq.n	80085c4 <cleanup_stdio+0x10>
 80085c0:	f003 f806 	bl	800b5d0 <_fflush_r>
 80085c4:	68a1      	ldr	r1, [r4, #8]
 80085c6:	4b09      	ldr	r3, [pc, #36]	@ (80085ec <cleanup_stdio+0x38>)
 80085c8:	4299      	cmp	r1, r3
 80085ca:	d002      	beq.n	80085d2 <cleanup_stdio+0x1e>
 80085cc:	4620      	mov	r0, r4
 80085ce:	f002 ffff 	bl	800b5d0 <_fflush_r>
 80085d2:	68e1      	ldr	r1, [r4, #12]
 80085d4:	4b06      	ldr	r3, [pc, #24]	@ (80085f0 <cleanup_stdio+0x3c>)
 80085d6:	4299      	cmp	r1, r3
 80085d8:	d004      	beq.n	80085e4 <cleanup_stdio+0x30>
 80085da:	4620      	mov	r0, r4
 80085dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085e0:	f002 bff6 	b.w	800b5d0 <_fflush_r>
 80085e4:	bd10      	pop	{r4, pc}
 80085e6:	bf00      	nop
 80085e8:	20000530 	.word	0x20000530
 80085ec:	20000598 	.word	0x20000598
 80085f0:	20000600 	.word	0x20000600

080085f4 <global_stdio_init.part.0>:
 80085f4:	b510      	push	{r4, lr}
 80085f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008624 <global_stdio_init.part.0+0x30>)
 80085f8:	4c0b      	ldr	r4, [pc, #44]	@ (8008628 <global_stdio_init.part.0+0x34>)
 80085fa:	4a0c      	ldr	r2, [pc, #48]	@ (800862c <global_stdio_init.part.0+0x38>)
 80085fc:	601a      	str	r2, [r3, #0]
 80085fe:	4620      	mov	r0, r4
 8008600:	2200      	movs	r2, #0
 8008602:	2104      	movs	r1, #4
 8008604:	f7ff ff94 	bl	8008530 <std>
 8008608:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800860c:	2201      	movs	r2, #1
 800860e:	2109      	movs	r1, #9
 8008610:	f7ff ff8e 	bl	8008530 <std>
 8008614:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008618:	2202      	movs	r2, #2
 800861a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800861e:	2112      	movs	r1, #18
 8008620:	f7ff bf86 	b.w	8008530 <std>
 8008624:	20000668 	.word	0x20000668
 8008628:	20000530 	.word	0x20000530
 800862c:	0800859d 	.word	0x0800859d

08008630 <__sfp_lock_acquire>:
 8008630:	4801      	ldr	r0, [pc, #4]	@ (8008638 <__sfp_lock_acquire+0x8>)
 8008632:	f000 ba24 	b.w	8008a7e <__retarget_lock_acquire_recursive>
 8008636:	bf00      	nop
 8008638:	20000671 	.word	0x20000671

0800863c <__sfp_lock_release>:
 800863c:	4801      	ldr	r0, [pc, #4]	@ (8008644 <__sfp_lock_release+0x8>)
 800863e:	f000 ba1f 	b.w	8008a80 <__retarget_lock_release_recursive>
 8008642:	bf00      	nop
 8008644:	20000671 	.word	0x20000671

08008648 <__sinit>:
 8008648:	b510      	push	{r4, lr}
 800864a:	4604      	mov	r4, r0
 800864c:	f7ff fff0 	bl	8008630 <__sfp_lock_acquire>
 8008650:	6a23      	ldr	r3, [r4, #32]
 8008652:	b11b      	cbz	r3, 800865c <__sinit+0x14>
 8008654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008658:	f7ff bff0 	b.w	800863c <__sfp_lock_release>
 800865c:	4b04      	ldr	r3, [pc, #16]	@ (8008670 <__sinit+0x28>)
 800865e:	6223      	str	r3, [r4, #32]
 8008660:	4b04      	ldr	r3, [pc, #16]	@ (8008674 <__sinit+0x2c>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1f5      	bne.n	8008654 <__sinit+0xc>
 8008668:	f7ff ffc4 	bl	80085f4 <global_stdio_init.part.0>
 800866c:	e7f2      	b.n	8008654 <__sinit+0xc>
 800866e:	bf00      	nop
 8008670:	080085b5 	.word	0x080085b5
 8008674:	20000668 	.word	0x20000668

08008678 <_fwalk_sglue>:
 8008678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800867c:	4607      	mov	r7, r0
 800867e:	4688      	mov	r8, r1
 8008680:	4614      	mov	r4, r2
 8008682:	2600      	movs	r6, #0
 8008684:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008688:	f1b9 0901 	subs.w	r9, r9, #1
 800868c:	d505      	bpl.n	800869a <_fwalk_sglue+0x22>
 800868e:	6824      	ldr	r4, [r4, #0]
 8008690:	2c00      	cmp	r4, #0
 8008692:	d1f7      	bne.n	8008684 <_fwalk_sglue+0xc>
 8008694:	4630      	mov	r0, r6
 8008696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800869a:	89ab      	ldrh	r3, [r5, #12]
 800869c:	2b01      	cmp	r3, #1
 800869e:	d907      	bls.n	80086b0 <_fwalk_sglue+0x38>
 80086a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086a4:	3301      	adds	r3, #1
 80086a6:	d003      	beq.n	80086b0 <_fwalk_sglue+0x38>
 80086a8:	4629      	mov	r1, r5
 80086aa:	4638      	mov	r0, r7
 80086ac:	47c0      	blx	r8
 80086ae:	4306      	orrs	r6, r0
 80086b0:	3568      	adds	r5, #104	@ 0x68
 80086b2:	e7e9      	b.n	8008688 <_fwalk_sglue+0x10>

080086b4 <iprintf>:
 80086b4:	b40f      	push	{r0, r1, r2, r3}
 80086b6:	b507      	push	{r0, r1, r2, lr}
 80086b8:	4906      	ldr	r1, [pc, #24]	@ (80086d4 <iprintf+0x20>)
 80086ba:	ab04      	add	r3, sp, #16
 80086bc:	6808      	ldr	r0, [r1, #0]
 80086be:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c2:	6881      	ldr	r1, [r0, #8]
 80086c4:	9301      	str	r3, [sp, #4]
 80086c6:	f002 fde7 	bl	800b298 <_vfiprintf_r>
 80086ca:	b003      	add	sp, #12
 80086cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80086d0:	b004      	add	sp, #16
 80086d2:	4770      	bx	lr
 80086d4:	20000018 	.word	0x20000018

080086d8 <_puts_r>:
 80086d8:	6a03      	ldr	r3, [r0, #32]
 80086da:	b570      	push	{r4, r5, r6, lr}
 80086dc:	6884      	ldr	r4, [r0, #8]
 80086de:	4605      	mov	r5, r0
 80086e0:	460e      	mov	r6, r1
 80086e2:	b90b      	cbnz	r3, 80086e8 <_puts_r+0x10>
 80086e4:	f7ff ffb0 	bl	8008648 <__sinit>
 80086e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086ea:	07db      	lsls	r3, r3, #31
 80086ec:	d405      	bmi.n	80086fa <_puts_r+0x22>
 80086ee:	89a3      	ldrh	r3, [r4, #12]
 80086f0:	0598      	lsls	r0, r3, #22
 80086f2:	d402      	bmi.n	80086fa <_puts_r+0x22>
 80086f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086f6:	f000 f9c2 	bl	8008a7e <__retarget_lock_acquire_recursive>
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	0719      	lsls	r1, r3, #28
 80086fe:	d502      	bpl.n	8008706 <_puts_r+0x2e>
 8008700:	6923      	ldr	r3, [r4, #16]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d135      	bne.n	8008772 <_puts_r+0x9a>
 8008706:	4621      	mov	r1, r4
 8008708:	4628      	mov	r0, r5
 800870a:	f000 f8e5 	bl	80088d8 <__swsetup_r>
 800870e:	b380      	cbz	r0, 8008772 <_puts_r+0x9a>
 8008710:	f04f 35ff 	mov.w	r5, #4294967295
 8008714:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008716:	07da      	lsls	r2, r3, #31
 8008718:	d405      	bmi.n	8008726 <_puts_r+0x4e>
 800871a:	89a3      	ldrh	r3, [r4, #12]
 800871c:	059b      	lsls	r3, r3, #22
 800871e:	d402      	bmi.n	8008726 <_puts_r+0x4e>
 8008720:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008722:	f000 f9ad 	bl	8008a80 <__retarget_lock_release_recursive>
 8008726:	4628      	mov	r0, r5
 8008728:	bd70      	pop	{r4, r5, r6, pc}
 800872a:	2b00      	cmp	r3, #0
 800872c:	da04      	bge.n	8008738 <_puts_r+0x60>
 800872e:	69a2      	ldr	r2, [r4, #24]
 8008730:	429a      	cmp	r2, r3
 8008732:	dc17      	bgt.n	8008764 <_puts_r+0x8c>
 8008734:	290a      	cmp	r1, #10
 8008736:	d015      	beq.n	8008764 <_puts_r+0x8c>
 8008738:	6823      	ldr	r3, [r4, #0]
 800873a:	1c5a      	adds	r2, r3, #1
 800873c:	6022      	str	r2, [r4, #0]
 800873e:	7019      	strb	r1, [r3, #0]
 8008740:	68a3      	ldr	r3, [r4, #8]
 8008742:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008746:	3b01      	subs	r3, #1
 8008748:	60a3      	str	r3, [r4, #8]
 800874a:	2900      	cmp	r1, #0
 800874c:	d1ed      	bne.n	800872a <_puts_r+0x52>
 800874e:	2b00      	cmp	r3, #0
 8008750:	da11      	bge.n	8008776 <_puts_r+0x9e>
 8008752:	4622      	mov	r2, r4
 8008754:	210a      	movs	r1, #10
 8008756:	4628      	mov	r0, r5
 8008758:	f000 f87f 	bl	800885a <__swbuf_r>
 800875c:	3001      	adds	r0, #1
 800875e:	d0d7      	beq.n	8008710 <_puts_r+0x38>
 8008760:	250a      	movs	r5, #10
 8008762:	e7d7      	b.n	8008714 <_puts_r+0x3c>
 8008764:	4622      	mov	r2, r4
 8008766:	4628      	mov	r0, r5
 8008768:	f000 f877 	bl	800885a <__swbuf_r>
 800876c:	3001      	adds	r0, #1
 800876e:	d1e7      	bne.n	8008740 <_puts_r+0x68>
 8008770:	e7ce      	b.n	8008710 <_puts_r+0x38>
 8008772:	3e01      	subs	r6, #1
 8008774:	e7e4      	b.n	8008740 <_puts_r+0x68>
 8008776:	6823      	ldr	r3, [r4, #0]
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	6022      	str	r2, [r4, #0]
 800877c:	220a      	movs	r2, #10
 800877e:	701a      	strb	r2, [r3, #0]
 8008780:	e7ee      	b.n	8008760 <_puts_r+0x88>
	...

08008784 <puts>:
 8008784:	4b02      	ldr	r3, [pc, #8]	@ (8008790 <puts+0xc>)
 8008786:	4601      	mov	r1, r0
 8008788:	6818      	ldr	r0, [r3, #0]
 800878a:	f7ff bfa5 	b.w	80086d8 <_puts_r>
 800878e:	bf00      	nop
 8008790:	20000018 	.word	0x20000018

08008794 <siprintf>:
 8008794:	b40e      	push	{r1, r2, r3}
 8008796:	b500      	push	{lr}
 8008798:	b09c      	sub	sp, #112	@ 0x70
 800879a:	ab1d      	add	r3, sp, #116	@ 0x74
 800879c:	9002      	str	r0, [sp, #8]
 800879e:	9006      	str	r0, [sp, #24]
 80087a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80087a4:	4809      	ldr	r0, [pc, #36]	@ (80087cc <siprintf+0x38>)
 80087a6:	9107      	str	r1, [sp, #28]
 80087a8:	9104      	str	r1, [sp, #16]
 80087aa:	4909      	ldr	r1, [pc, #36]	@ (80087d0 <siprintf+0x3c>)
 80087ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80087b0:	9105      	str	r1, [sp, #20]
 80087b2:	6800      	ldr	r0, [r0, #0]
 80087b4:	9301      	str	r3, [sp, #4]
 80087b6:	a902      	add	r1, sp, #8
 80087b8:	f002 fc48 	bl	800b04c <_svfiprintf_r>
 80087bc:	9b02      	ldr	r3, [sp, #8]
 80087be:	2200      	movs	r2, #0
 80087c0:	701a      	strb	r2, [r3, #0]
 80087c2:	b01c      	add	sp, #112	@ 0x70
 80087c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80087c8:	b003      	add	sp, #12
 80087ca:	4770      	bx	lr
 80087cc:	20000018 	.word	0x20000018
 80087d0:	ffff0208 	.word	0xffff0208

080087d4 <__sread>:
 80087d4:	b510      	push	{r4, lr}
 80087d6:	460c      	mov	r4, r1
 80087d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087dc:	f000 f900 	bl	80089e0 <_read_r>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	bfab      	itete	ge
 80087e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80087e6:	89a3      	ldrhlt	r3, [r4, #12]
 80087e8:	181b      	addge	r3, r3, r0
 80087ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80087ee:	bfac      	ite	ge
 80087f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80087f2:	81a3      	strhlt	r3, [r4, #12]
 80087f4:	bd10      	pop	{r4, pc}

080087f6 <__swrite>:
 80087f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087fa:	461f      	mov	r7, r3
 80087fc:	898b      	ldrh	r3, [r1, #12]
 80087fe:	05db      	lsls	r3, r3, #23
 8008800:	4605      	mov	r5, r0
 8008802:	460c      	mov	r4, r1
 8008804:	4616      	mov	r6, r2
 8008806:	d505      	bpl.n	8008814 <__swrite+0x1e>
 8008808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800880c:	2302      	movs	r3, #2
 800880e:	2200      	movs	r2, #0
 8008810:	f000 f8d4 	bl	80089bc <_lseek_r>
 8008814:	89a3      	ldrh	r3, [r4, #12]
 8008816:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800881a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800881e:	81a3      	strh	r3, [r4, #12]
 8008820:	4632      	mov	r2, r6
 8008822:	463b      	mov	r3, r7
 8008824:	4628      	mov	r0, r5
 8008826:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800882a:	f000 b8eb 	b.w	8008a04 <_write_r>

0800882e <__sseek>:
 800882e:	b510      	push	{r4, lr}
 8008830:	460c      	mov	r4, r1
 8008832:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008836:	f000 f8c1 	bl	80089bc <_lseek_r>
 800883a:	1c43      	adds	r3, r0, #1
 800883c:	89a3      	ldrh	r3, [r4, #12]
 800883e:	bf15      	itete	ne
 8008840:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008842:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008846:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800884a:	81a3      	strheq	r3, [r4, #12]
 800884c:	bf18      	it	ne
 800884e:	81a3      	strhne	r3, [r4, #12]
 8008850:	bd10      	pop	{r4, pc}

08008852 <__sclose>:
 8008852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008856:	f000 b8a1 	b.w	800899c <_close_r>

0800885a <__swbuf_r>:
 800885a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885c:	460e      	mov	r6, r1
 800885e:	4614      	mov	r4, r2
 8008860:	4605      	mov	r5, r0
 8008862:	b118      	cbz	r0, 800886c <__swbuf_r+0x12>
 8008864:	6a03      	ldr	r3, [r0, #32]
 8008866:	b90b      	cbnz	r3, 800886c <__swbuf_r+0x12>
 8008868:	f7ff feee 	bl	8008648 <__sinit>
 800886c:	69a3      	ldr	r3, [r4, #24]
 800886e:	60a3      	str	r3, [r4, #8]
 8008870:	89a3      	ldrh	r3, [r4, #12]
 8008872:	071a      	lsls	r2, r3, #28
 8008874:	d501      	bpl.n	800887a <__swbuf_r+0x20>
 8008876:	6923      	ldr	r3, [r4, #16]
 8008878:	b943      	cbnz	r3, 800888c <__swbuf_r+0x32>
 800887a:	4621      	mov	r1, r4
 800887c:	4628      	mov	r0, r5
 800887e:	f000 f82b 	bl	80088d8 <__swsetup_r>
 8008882:	b118      	cbz	r0, 800888c <__swbuf_r+0x32>
 8008884:	f04f 37ff 	mov.w	r7, #4294967295
 8008888:	4638      	mov	r0, r7
 800888a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	6922      	ldr	r2, [r4, #16]
 8008890:	1a98      	subs	r0, r3, r2
 8008892:	6963      	ldr	r3, [r4, #20]
 8008894:	b2f6      	uxtb	r6, r6
 8008896:	4283      	cmp	r3, r0
 8008898:	4637      	mov	r7, r6
 800889a:	dc05      	bgt.n	80088a8 <__swbuf_r+0x4e>
 800889c:	4621      	mov	r1, r4
 800889e:	4628      	mov	r0, r5
 80088a0:	f002 fe96 	bl	800b5d0 <_fflush_r>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	d1ed      	bne.n	8008884 <__swbuf_r+0x2a>
 80088a8:	68a3      	ldr	r3, [r4, #8]
 80088aa:	3b01      	subs	r3, #1
 80088ac:	60a3      	str	r3, [r4, #8]
 80088ae:	6823      	ldr	r3, [r4, #0]
 80088b0:	1c5a      	adds	r2, r3, #1
 80088b2:	6022      	str	r2, [r4, #0]
 80088b4:	701e      	strb	r6, [r3, #0]
 80088b6:	6962      	ldr	r2, [r4, #20]
 80088b8:	1c43      	adds	r3, r0, #1
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d004      	beq.n	80088c8 <__swbuf_r+0x6e>
 80088be:	89a3      	ldrh	r3, [r4, #12]
 80088c0:	07db      	lsls	r3, r3, #31
 80088c2:	d5e1      	bpl.n	8008888 <__swbuf_r+0x2e>
 80088c4:	2e0a      	cmp	r6, #10
 80088c6:	d1df      	bne.n	8008888 <__swbuf_r+0x2e>
 80088c8:	4621      	mov	r1, r4
 80088ca:	4628      	mov	r0, r5
 80088cc:	f002 fe80 	bl	800b5d0 <_fflush_r>
 80088d0:	2800      	cmp	r0, #0
 80088d2:	d0d9      	beq.n	8008888 <__swbuf_r+0x2e>
 80088d4:	e7d6      	b.n	8008884 <__swbuf_r+0x2a>
	...

080088d8 <__swsetup_r>:
 80088d8:	b538      	push	{r3, r4, r5, lr}
 80088da:	4b29      	ldr	r3, [pc, #164]	@ (8008980 <__swsetup_r+0xa8>)
 80088dc:	4605      	mov	r5, r0
 80088de:	6818      	ldr	r0, [r3, #0]
 80088e0:	460c      	mov	r4, r1
 80088e2:	b118      	cbz	r0, 80088ec <__swsetup_r+0x14>
 80088e4:	6a03      	ldr	r3, [r0, #32]
 80088e6:	b90b      	cbnz	r3, 80088ec <__swsetup_r+0x14>
 80088e8:	f7ff feae 	bl	8008648 <__sinit>
 80088ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088f0:	0719      	lsls	r1, r3, #28
 80088f2:	d422      	bmi.n	800893a <__swsetup_r+0x62>
 80088f4:	06da      	lsls	r2, r3, #27
 80088f6:	d407      	bmi.n	8008908 <__swsetup_r+0x30>
 80088f8:	2209      	movs	r2, #9
 80088fa:	602a      	str	r2, [r5, #0]
 80088fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008900:	81a3      	strh	r3, [r4, #12]
 8008902:	f04f 30ff 	mov.w	r0, #4294967295
 8008906:	e033      	b.n	8008970 <__swsetup_r+0x98>
 8008908:	0758      	lsls	r0, r3, #29
 800890a:	d512      	bpl.n	8008932 <__swsetup_r+0x5a>
 800890c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800890e:	b141      	cbz	r1, 8008922 <__swsetup_r+0x4a>
 8008910:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008914:	4299      	cmp	r1, r3
 8008916:	d002      	beq.n	800891e <__swsetup_r+0x46>
 8008918:	4628      	mov	r0, r5
 800891a:	f000 ff05 	bl	8009728 <_free_r>
 800891e:	2300      	movs	r3, #0
 8008920:	6363      	str	r3, [r4, #52]	@ 0x34
 8008922:	89a3      	ldrh	r3, [r4, #12]
 8008924:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008928:	81a3      	strh	r3, [r4, #12]
 800892a:	2300      	movs	r3, #0
 800892c:	6063      	str	r3, [r4, #4]
 800892e:	6923      	ldr	r3, [r4, #16]
 8008930:	6023      	str	r3, [r4, #0]
 8008932:	89a3      	ldrh	r3, [r4, #12]
 8008934:	f043 0308 	orr.w	r3, r3, #8
 8008938:	81a3      	strh	r3, [r4, #12]
 800893a:	6923      	ldr	r3, [r4, #16]
 800893c:	b94b      	cbnz	r3, 8008952 <__swsetup_r+0x7a>
 800893e:	89a3      	ldrh	r3, [r4, #12]
 8008940:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008948:	d003      	beq.n	8008952 <__swsetup_r+0x7a>
 800894a:	4621      	mov	r1, r4
 800894c:	4628      	mov	r0, r5
 800894e:	f002 fe8d 	bl	800b66c <__smakebuf_r>
 8008952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008956:	f013 0201 	ands.w	r2, r3, #1
 800895a:	d00a      	beq.n	8008972 <__swsetup_r+0x9a>
 800895c:	2200      	movs	r2, #0
 800895e:	60a2      	str	r2, [r4, #8]
 8008960:	6962      	ldr	r2, [r4, #20]
 8008962:	4252      	negs	r2, r2
 8008964:	61a2      	str	r2, [r4, #24]
 8008966:	6922      	ldr	r2, [r4, #16]
 8008968:	b942      	cbnz	r2, 800897c <__swsetup_r+0xa4>
 800896a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800896e:	d1c5      	bne.n	80088fc <__swsetup_r+0x24>
 8008970:	bd38      	pop	{r3, r4, r5, pc}
 8008972:	0799      	lsls	r1, r3, #30
 8008974:	bf58      	it	pl
 8008976:	6962      	ldrpl	r2, [r4, #20]
 8008978:	60a2      	str	r2, [r4, #8]
 800897a:	e7f4      	b.n	8008966 <__swsetup_r+0x8e>
 800897c:	2000      	movs	r0, #0
 800897e:	e7f7      	b.n	8008970 <__swsetup_r+0x98>
 8008980:	20000018 	.word	0x20000018

08008984 <memset>:
 8008984:	4402      	add	r2, r0
 8008986:	4603      	mov	r3, r0
 8008988:	4293      	cmp	r3, r2
 800898a:	d100      	bne.n	800898e <memset+0xa>
 800898c:	4770      	bx	lr
 800898e:	f803 1b01 	strb.w	r1, [r3], #1
 8008992:	e7f9      	b.n	8008988 <memset+0x4>

08008994 <_localeconv_r>:
 8008994:	4800      	ldr	r0, [pc, #0]	@ (8008998 <_localeconv_r+0x4>)
 8008996:	4770      	bx	lr
 8008998:	20000158 	.word	0x20000158

0800899c <_close_r>:
 800899c:	b538      	push	{r3, r4, r5, lr}
 800899e:	4d06      	ldr	r5, [pc, #24]	@ (80089b8 <_close_r+0x1c>)
 80089a0:	2300      	movs	r3, #0
 80089a2:	4604      	mov	r4, r0
 80089a4:	4608      	mov	r0, r1
 80089a6:	602b      	str	r3, [r5, #0]
 80089a8:	f7f9 fb1e 	bl	8001fe8 <_close>
 80089ac:	1c43      	adds	r3, r0, #1
 80089ae:	d102      	bne.n	80089b6 <_close_r+0x1a>
 80089b0:	682b      	ldr	r3, [r5, #0]
 80089b2:	b103      	cbz	r3, 80089b6 <_close_r+0x1a>
 80089b4:	6023      	str	r3, [r4, #0]
 80089b6:	bd38      	pop	{r3, r4, r5, pc}
 80089b8:	2000066c 	.word	0x2000066c

080089bc <_lseek_r>:
 80089bc:	b538      	push	{r3, r4, r5, lr}
 80089be:	4d07      	ldr	r5, [pc, #28]	@ (80089dc <_lseek_r+0x20>)
 80089c0:	4604      	mov	r4, r0
 80089c2:	4608      	mov	r0, r1
 80089c4:	4611      	mov	r1, r2
 80089c6:	2200      	movs	r2, #0
 80089c8:	602a      	str	r2, [r5, #0]
 80089ca:	461a      	mov	r2, r3
 80089cc:	f7f9 fb33 	bl	8002036 <_lseek>
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	d102      	bne.n	80089da <_lseek_r+0x1e>
 80089d4:	682b      	ldr	r3, [r5, #0]
 80089d6:	b103      	cbz	r3, 80089da <_lseek_r+0x1e>
 80089d8:	6023      	str	r3, [r4, #0]
 80089da:	bd38      	pop	{r3, r4, r5, pc}
 80089dc:	2000066c 	.word	0x2000066c

080089e0 <_read_r>:
 80089e0:	b538      	push	{r3, r4, r5, lr}
 80089e2:	4d07      	ldr	r5, [pc, #28]	@ (8008a00 <_read_r+0x20>)
 80089e4:	4604      	mov	r4, r0
 80089e6:	4608      	mov	r0, r1
 80089e8:	4611      	mov	r1, r2
 80089ea:	2200      	movs	r2, #0
 80089ec:	602a      	str	r2, [r5, #0]
 80089ee:	461a      	mov	r2, r3
 80089f0:	f7f9 fadd 	bl	8001fae <_read>
 80089f4:	1c43      	adds	r3, r0, #1
 80089f6:	d102      	bne.n	80089fe <_read_r+0x1e>
 80089f8:	682b      	ldr	r3, [r5, #0]
 80089fa:	b103      	cbz	r3, 80089fe <_read_r+0x1e>
 80089fc:	6023      	str	r3, [r4, #0]
 80089fe:	bd38      	pop	{r3, r4, r5, pc}
 8008a00:	2000066c 	.word	0x2000066c

08008a04 <_write_r>:
 8008a04:	b538      	push	{r3, r4, r5, lr}
 8008a06:	4d07      	ldr	r5, [pc, #28]	@ (8008a24 <_write_r+0x20>)
 8008a08:	4604      	mov	r4, r0
 8008a0a:	4608      	mov	r0, r1
 8008a0c:	4611      	mov	r1, r2
 8008a0e:	2200      	movs	r2, #0
 8008a10:	602a      	str	r2, [r5, #0]
 8008a12:	461a      	mov	r2, r3
 8008a14:	f7f8 fae6 	bl	8000fe4 <_write>
 8008a18:	1c43      	adds	r3, r0, #1
 8008a1a:	d102      	bne.n	8008a22 <_write_r+0x1e>
 8008a1c:	682b      	ldr	r3, [r5, #0]
 8008a1e:	b103      	cbz	r3, 8008a22 <_write_r+0x1e>
 8008a20:	6023      	str	r3, [r4, #0]
 8008a22:	bd38      	pop	{r3, r4, r5, pc}
 8008a24:	2000066c 	.word	0x2000066c

08008a28 <__errno>:
 8008a28:	4b01      	ldr	r3, [pc, #4]	@ (8008a30 <__errno+0x8>)
 8008a2a:	6818      	ldr	r0, [r3, #0]
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop
 8008a30:	20000018 	.word	0x20000018

08008a34 <__libc_init_array>:
 8008a34:	b570      	push	{r4, r5, r6, lr}
 8008a36:	4d0d      	ldr	r5, [pc, #52]	@ (8008a6c <__libc_init_array+0x38>)
 8008a38:	4c0d      	ldr	r4, [pc, #52]	@ (8008a70 <__libc_init_array+0x3c>)
 8008a3a:	1b64      	subs	r4, r4, r5
 8008a3c:	10a4      	asrs	r4, r4, #2
 8008a3e:	2600      	movs	r6, #0
 8008a40:	42a6      	cmp	r6, r4
 8008a42:	d109      	bne.n	8008a58 <__libc_init_array+0x24>
 8008a44:	4d0b      	ldr	r5, [pc, #44]	@ (8008a74 <__libc_init_array+0x40>)
 8008a46:	4c0c      	ldr	r4, [pc, #48]	@ (8008a78 <__libc_init_array+0x44>)
 8008a48:	f003 fae0 	bl	800c00c <_init>
 8008a4c:	1b64      	subs	r4, r4, r5
 8008a4e:	10a4      	asrs	r4, r4, #2
 8008a50:	2600      	movs	r6, #0
 8008a52:	42a6      	cmp	r6, r4
 8008a54:	d105      	bne.n	8008a62 <__libc_init_array+0x2e>
 8008a56:	bd70      	pop	{r4, r5, r6, pc}
 8008a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a5c:	4798      	blx	r3
 8008a5e:	3601      	adds	r6, #1
 8008a60:	e7ee      	b.n	8008a40 <__libc_init_array+0xc>
 8008a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a66:	4798      	blx	r3
 8008a68:	3601      	adds	r6, #1
 8008a6a:	e7f2      	b.n	8008a52 <__libc_init_array+0x1e>
 8008a6c:	0800c588 	.word	0x0800c588
 8008a70:	0800c588 	.word	0x0800c588
 8008a74:	0800c588 	.word	0x0800c588
 8008a78:	0800c58c 	.word	0x0800c58c

08008a7c <__retarget_lock_init_recursive>:
 8008a7c:	4770      	bx	lr

08008a7e <__retarget_lock_acquire_recursive>:
 8008a7e:	4770      	bx	lr

08008a80 <__retarget_lock_release_recursive>:
 8008a80:	4770      	bx	lr
	...

08008a84 <nanf>:
 8008a84:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008a8c <nanf+0x8>
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	7fc00000 	.word	0x7fc00000

08008a90 <quorem>:
 8008a90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a94:	6903      	ldr	r3, [r0, #16]
 8008a96:	690c      	ldr	r4, [r1, #16]
 8008a98:	42a3      	cmp	r3, r4
 8008a9a:	4607      	mov	r7, r0
 8008a9c:	db7e      	blt.n	8008b9c <quorem+0x10c>
 8008a9e:	3c01      	subs	r4, #1
 8008aa0:	f101 0814 	add.w	r8, r1, #20
 8008aa4:	00a3      	lsls	r3, r4, #2
 8008aa6:	f100 0514 	add.w	r5, r0, #20
 8008aaa:	9300      	str	r3, [sp, #0]
 8008aac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ab0:	9301      	str	r3, [sp, #4]
 8008ab2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ab6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008aba:	3301      	adds	r3, #1
 8008abc:	429a      	cmp	r2, r3
 8008abe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ac2:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ac6:	d32e      	bcc.n	8008b26 <quorem+0x96>
 8008ac8:	f04f 0a00 	mov.w	sl, #0
 8008acc:	46c4      	mov	ip, r8
 8008ace:	46ae      	mov	lr, r5
 8008ad0:	46d3      	mov	fp, sl
 8008ad2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008ad6:	b298      	uxth	r0, r3
 8008ad8:	fb06 a000 	mla	r0, r6, r0, sl
 8008adc:	0c02      	lsrs	r2, r0, #16
 8008ade:	0c1b      	lsrs	r3, r3, #16
 8008ae0:	fb06 2303 	mla	r3, r6, r3, r2
 8008ae4:	f8de 2000 	ldr.w	r2, [lr]
 8008ae8:	b280      	uxth	r0, r0
 8008aea:	b292      	uxth	r2, r2
 8008aec:	1a12      	subs	r2, r2, r0
 8008aee:	445a      	add	r2, fp
 8008af0:	f8de 0000 	ldr.w	r0, [lr]
 8008af4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008afe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008b02:	b292      	uxth	r2, r2
 8008b04:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008b08:	45e1      	cmp	r9, ip
 8008b0a:	f84e 2b04 	str.w	r2, [lr], #4
 8008b0e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008b12:	d2de      	bcs.n	8008ad2 <quorem+0x42>
 8008b14:	9b00      	ldr	r3, [sp, #0]
 8008b16:	58eb      	ldr	r3, [r5, r3]
 8008b18:	b92b      	cbnz	r3, 8008b26 <quorem+0x96>
 8008b1a:	9b01      	ldr	r3, [sp, #4]
 8008b1c:	3b04      	subs	r3, #4
 8008b1e:	429d      	cmp	r5, r3
 8008b20:	461a      	mov	r2, r3
 8008b22:	d32f      	bcc.n	8008b84 <quorem+0xf4>
 8008b24:	613c      	str	r4, [r7, #16]
 8008b26:	4638      	mov	r0, r7
 8008b28:	f001 f9c2 	bl	8009eb0 <__mcmp>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	db25      	blt.n	8008b7c <quorem+0xec>
 8008b30:	4629      	mov	r1, r5
 8008b32:	2000      	movs	r0, #0
 8008b34:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b38:	f8d1 c000 	ldr.w	ip, [r1]
 8008b3c:	fa1f fe82 	uxth.w	lr, r2
 8008b40:	fa1f f38c 	uxth.w	r3, ip
 8008b44:	eba3 030e 	sub.w	r3, r3, lr
 8008b48:	4403      	add	r3, r0
 8008b4a:	0c12      	lsrs	r2, r2, #16
 8008b4c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008b50:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b5a:	45c1      	cmp	r9, r8
 8008b5c:	f841 3b04 	str.w	r3, [r1], #4
 8008b60:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008b64:	d2e6      	bcs.n	8008b34 <quorem+0xa4>
 8008b66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b6e:	b922      	cbnz	r2, 8008b7a <quorem+0xea>
 8008b70:	3b04      	subs	r3, #4
 8008b72:	429d      	cmp	r5, r3
 8008b74:	461a      	mov	r2, r3
 8008b76:	d30b      	bcc.n	8008b90 <quorem+0x100>
 8008b78:	613c      	str	r4, [r7, #16]
 8008b7a:	3601      	adds	r6, #1
 8008b7c:	4630      	mov	r0, r6
 8008b7e:	b003      	add	sp, #12
 8008b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b84:	6812      	ldr	r2, [r2, #0]
 8008b86:	3b04      	subs	r3, #4
 8008b88:	2a00      	cmp	r2, #0
 8008b8a:	d1cb      	bne.n	8008b24 <quorem+0x94>
 8008b8c:	3c01      	subs	r4, #1
 8008b8e:	e7c6      	b.n	8008b1e <quorem+0x8e>
 8008b90:	6812      	ldr	r2, [r2, #0]
 8008b92:	3b04      	subs	r3, #4
 8008b94:	2a00      	cmp	r2, #0
 8008b96:	d1ef      	bne.n	8008b78 <quorem+0xe8>
 8008b98:	3c01      	subs	r4, #1
 8008b9a:	e7ea      	b.n	8008b72 <quorem+0xe2>
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	e7ee      	b.n	8008b7e <quorem+0xee>

08008ba0 <_dtoa_r>:
 8008ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba4:	69c7      	ldr	r7, [r0, #28]
 8008ba6:	b099      	sub	sp, #100	@ 0x64
 8008ba8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008bac:	ec55 4b10 	vmov	r4, r5, d0
 8008bb0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008bb2:	9109      	str	r1, [sp, #36]	@ 0x24
 8008bb4:	4683      	mov	fp, r0
 8008bb6:	920e      	str	r2, [sp, #56]	@ 0x38
 8008bb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008bba:	b97f      	cbnz	r7, 8008bdc <_dtoa_r+0x3c>
 8008bbc:	2010      	movs	r0, #16
 8008bbe:	f000 fdfd 	bl	80097bc <malloc>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	f8cb 001c 	str.w	r0, [fp, #28]
 8008bc8:	b920      	cbnz	r0, 8008bd4 <_dtoa_r+0x34>
 8008bca:	4ba7      	ldr	r3, [pc, #668]	@ (8008e68 <_dtoa_r+0x2c8>)
 8008bcc:	21ef      	movs	r1, #239	@ 0xef
 8008bce:	48a7      	ldr	r0, [pc, #668]	@ (8008e6c <_dtoa_r+0x2cc>)
 8008bd0:	f002 fdfe 	bl	800b7d0 <__assert_func>
 8008bd4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008bd8:	6007      	str	r7, [r0, #0]
 8008bda:	60c7      	str	r7, [r0, #12]
 8008bdc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008be0:	6819      	ldr	r1, [r3, #0]
 8008be2:	b159      	cbz	r1, 8008bfc <_dtoa_r+0x5c>
 8008be4:	685a      	ldr	r2, [r3, #4]
 8008be6:	604a      	str	r2, [r1, #4]
 8008be8:	2301      	movs	r3, #1
 8008bea:	4093      	lsls	r3, r2
 8008bec:	608b      	str	r3, [r1, #8]
 8008bee:	4658      	mov	r0, fp
 8008bf0:	f000 feda 	bl	80099a8 <_Bfree>
 8008bf4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	601a      	str	r2, [r3, #0]
 8008bfc:	1e2b      	subs	r3, r5, #0
 8008bfe:	bfb9      	ittee	lt
 8008c00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008c04:	9303      	strlt	r3, [sp, #12]
 8008c06:	2300      	movge	r3, #0
 8008c08:	6033      	strge	r3, [r6, #0]
 8008c0a:	9f03      	ldr	r7, [sp, #12]
 8008c0c:	4b98      	ldr	r3, [pc, #608]	@ (8008e70 <_dtoa_r+0x2d0>)
 8008c0e:	bfbc      	itt	lt
 8008c10:	2201      	movlt	r2, #1
 8008c12:	6032      	strlt	r2, [r6, #0]
 8008c14:	43bb      	bics	r3, r7
 8008c16:	d112      	bne.n	8008c3e <_dtoa_r+0x9e>
 8008c18:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008c1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008c1e:	6013      	str	r3, [r2, #0]
 8008c20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008c24:	4323      	orrs	r3, r4
 8008c26:	f000 854d 	beq.w	80096c4 <_dtoa_r+0xb24>
 8008c2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c2c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008e84 <_dtoa_r+0x2e4>
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	f000 854f 	beq.w	80096d4 <_dtoa_r+0xb34>
 8008c36:	f10a 0303 	add.w	r3, sl, #3
 8008c3a:	f000 bd49 	b.w	80096d0 <_dtoa_r+0xb30>
 8008c3e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008c42:	2200      	movs	r2, #0
 8008c44:	ec51 0b17 	vmov	r0, r1, d7
 8008c48:	2300      	movs	r3, #0
 8008c4a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008c4e:	f7f7 ff3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c52:	4680      	mov	r8, r0
 8008c54:	b158      	cbz	r0, 8008c6e <_dtoa_r+0xce>
 8008c56:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008c58:	2301      	movs	r3, #1
 8008c5a:	6013      	str	r3, [r2, #0]
 8008c5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c5e:	b113      	cbz	r3, 8008c66 <_dtoa_r+0xc6>
 8008c60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008c62:	4b84      	ldr	r3, [pc, #528]	@ (8008e74 <_dtoa_r+0x2d4>)
 8008c64:	6013      	str	r3, [r2, #0]
 8008c66:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008e88 <_dtoa_r+0x2e8>
 8008c6a:	f000 bd33 	b.w	80096d4 <_dtoa_r+0xb34>
 8008c6e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008c72:	aa16      	add	r2, sp, #88	@ 0x58
 8008c74:	a917      	add	r1, sp, #92	@ 0x5c
 8008c76:	4658      	mov	r0, fp
 8008c78:	f001 fa3a 	bl	800a0f0 <__d2b>
 8008c7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008c80:	4681      	mov	r9, r0
 8008c82:	2e00      	cmp	r6, #0
 8008c84:	d077      	beq.n	8008d76 <_dtoa_r+0x1d6>
 8008c86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c88:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008c8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008c98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008c9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008ca0:	4619      	mov	r1, r3
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	4b74      	ldr	r3, [pc, #464]	@ (8008e78 <_dtoa_r+0x2d8>)
 8008ca6:	f7f7 faef 	bl	8000288 <__aeabi_dsub>
 8008caa:	a369      	add	r3, pc, #420	@ (adr r3, 8008e50 <_dtoa_r+0x2b0>)
 8008cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb0:	f7f7 fca2 	bl	80005f8 <__aeabi_dmul>
 8008cb4:	a368      	add	r3, pc, #416	@ (adr r3, 8008e58 <_dtoa_r+0x2b8>)
 8008cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cba:	f7f7 fae7 	bl	800028c <__adddf3>
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	460d      	mov	r5, r1
 8008cc4:	f7f7 fc2e 	bl	8000524 <__aeabi_i2d>
 8008cc8:	a365      	add	r3, pc, #404	@ (adr r3, 8008e60 <_dtoa_r+0x2c0>)
 8008cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cce:	f7f7 fc93 	bl	80005f8 <__aeabi_dmul>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	460b      	mov	r3, r1
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	4629      	mov	r1, r5
 8008cda:	f7f7 fad7 	bl	800028c <__adddf3>
 8008cde:	4604      	mov	r4, r0
 8008ce0:	460d      	mov	r5, r1
 8008ce2:	f7f7 ff39 	bl	8000b58 <__aeabi_d2iz>
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	4607      	mov	r7, r0
 8008cea:	2300      	movs	r3, #0
 8008cec:	4620      	mov	r0, r4
 8008cee:	4629      	mov	r1, r5
 8008cf0:	f7f7 fef4 	bl	8000adc <__aeabi_dcmplt>
 8008cf4:	b140      	cbz	r0, 8008d08 <_dtoa_r+0x168>
 8008cf6:	4638      	mov	r0, r7
 8008cf8:	f7f7 fc14 	bl	8000524 <__aeabi_i2d>
 8008cfc:	4622      	mov	r2, r4
 8008cfe:	462b      	mov	r3, r5
 8008d00:	f7f7 fee2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d04:	b900      	cbnz	r0, 8008d08 <_dtoa_r+0x168>
 8008d06:	3f01      	subs	r7, #1
 8008d08:	2f16      	cmp	r7, #22
 8008d0a:	d851      	bhi.n	8008db0 <_dtoa_r+0x210>
 8008d0c:	4b5b      	ldr	r3, [pc, #364]	@ (8008e7c <_dtoa_r+0x2dc>)
 8008d0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d1a:	f7f7 fedf 	bl	8000adc <__aeabi_dcmplt>
 8008d1e:	2800      	cmp	r0, #0
 8008d20:	d048      	beq.n	8008db4 <_dtoa_r+0x214>
 8008d22:	3f01      	subs	r7, #1
 8008d24:	2300      	movs	r3, #0
 8008d26:	9312      	str	r3, [sp, #72]	@ 0x48
 8008d28:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008d2a:	1b9b      	subs	r3, r3, r6
 8008d2c:	1e5a      	subs	r2, r3, #1
 8008d2e:	bf44      	itt	mi
 8008d30:	f1c3 0801 	rsbmi	r8, r3, #1
 8008d34:	2300      	movmi	r3, #0
 8008d36:	9208      	str	r2, [sp, #32]
 8008d38:	bf54      	ite	pl
 8008d3a:	f04f 0800 	movpl.w	r8, #0
 8008d3e:	9308      	strmi	r3, [sp, #32]
 8008d40:	2f00      	cmp	r7, #0
 8008d42:	db39      	blt.n	8008db8 <_dtoa_r+0x218>
 8008d44:	9b08      	ldr	r3, [sp, #32]
 8008d46:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008d48:	443b      	add	r3, r7
 8008d4a:	9308      	str	r3, [sp, #32]
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d52:	2b09      	cmp	r3, #9
 8008d54:	d864      	bhi.n	8008e20 <_dtoa_r+0x280>
 8008d56:	2b05      	cmp	r3, #5
 8008d58:	bfc4      	itt	gt
 8008d5a:	3b04      	subgt	r3, #4
 8008d5c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d60:	f1a3 0302 	sub.w	r3, r3, #2
 8008d64:	bfcc      	ite	gt
 8008d66:	2400      	movgt	r4, #0
 8008d68:	2401      	movle	r4, #1
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	d863      	bhi.n	8008e36 <_dtoa_r+0x296>
 8008d6e:	e8df f003 	tbb	[pc, r3]
 8008d72:	372a      	.short	0x372a
 8008d74:	5535      	.short	0x5535
 8008d76:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008d7a:	441e      	add	r6, r3
 8008d7c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008d80:	2b20      	cmp	r3, #32
 8008d82:	bfc1      	itttt	gt
 8008d84:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008d88:	409f      	lslgt	r7, r3
 8008d8a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008d8e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008d92:	bfd6      	itet	le
 8008d94:	f1c3 0320 	rsble	r3, r3, #32
 8008d98:	ea47 0003 	orrgt.w	r0, r7, r3
 8008d9c:	fa04 f003 	lslle.w	r0, r4, r3
 8008da0:	f7f7 fbb0 	bl	8000504 <__aeabi_ui2d>
 8008da4:	2201      	movs	r2, #1
 8008da6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008daa:	3e01      	subs	r6, #1
 8008dac:	9214      	str	r2, [sp, #80]	@ 0x50
 8008dae:	e777      	b.n	8008ca0 <_dtoa_r+0x100>
 8008db0:	2301      	movs	r3, #1
 8008db2:	e7b8      	b.n	8008d26 <_dtoa_r+0x186>
 8008db4:	9012      	str	r0, [sp, #72]	@ 0x48
 8008db6:	e7b7      	b.n	8008d28 <_dtoa_r+0x188>
 8008db8:	427b      	negs	r3, r7
 8008dba:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	eba8 0807 	sub.w	r8, r8, r7
 8008dc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008dc4:	e7c4      	b.n	8008d50 <_dtoa_r+0x1b0>
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008dca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	dc35      	bgt.n	8008e3c <_dtoa_r+0x29c>
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	9300      	str	r3, [sp, #0]
 8008dd4:	9307      	str	r3, [sp, #28]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	920e      	str	r2, [sp, #56]	@ 0x38
 8008dda:	e00b      	b.n	8008df4 <_dtoa_r+0x254>
 8008ddc:	2301      	movs	r3, #1
 8008dde:	e7f3      	b.n	8008dc8 <_dtoa_r+0x228>
 8008de0:	2300      	movs	r3, #0
 8008de2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008de4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008de6:	18fb      	adds	r3, r7, r3
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	3301      	adds	r3, #1
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	9307      	str	r3, [sp, #28]
 8008df0:	bfb8      	it	lt
 8008df2:	2301      	movlt	r3, #1
 8008df4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008df8:	2100      	movs	r1, #0
 8008dfa:	2204      	movs	r2, #4
 8008dfc:	f102 0514 	add.w	r5, r2, #20
 8008e00:	429d      	cmp	r5, r3
 8008e02:	d91f      	bls.n	8008e44 <_dtoa_r+0x2a4>
 8008e04:	6041      	str	r1, [r0, #4]
 8008e06:	4658      	mov	r0, fp
 8008e08:	f000 fd8e 	bl	8009928 <_Balloc>
 8008e0c:	4682      	mov	sl, r0
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	d13c      	bne.n	8008e8c <_dtoa_r+0x2ec>
 8008e12:	4b1b      	ldr	r3, [pc, #108]	@ (8008e80 <_dtoa_r+0x2e0>)
 8008e14:	4602      	mov	r2, r0
 8008e16:	f240 11af 	movw	r1, #431	@ 0x1af
 8008e1a:	e6d8      	b.n	8008bce <_dtoa_r+0x2e>
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e7e0      	b.n	8008de2 <_dtoa_r+0x242>
 8008e20:	2401      	movs	r4, #1
 8008e22:	2300      	movs	r3, #0
 8008e24:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e26:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e28:	f04f 33ff 	mov.w	r3, #4294967295
 8008e2c:	9300      	str	r3, [sp, #0]
 8008e2e:	9307      	str	r3, [sp, #28]
 8008e30:	2200      	movs	r2, #0
 8008e32:	2312      	movs	r3, #18
 8008e34:	e7d0      	b.n	8008dd8 <_dtoa_r+0x238>
 8008e36:	2301      	movs	r3, #1
 8008e38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e3a:	e7f5      	b.n	8008e28 <_dtoa_r+0x288>
 8008e3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e3e:	9300      	str	r3, [sp, #0]
 8008e40:	9307      	str	r3, [sp, #28]
 8008e42:	e7d7      	b.n	8008df4 <_dtoa_r+0x254>
 8008e44:	3101      	adds	r1, #1
 8008e46:	0052      	lsls	r2, r2, #1
 8008e48:	e7d8      	b.n	8008dfc <_dtoa_r+0x25c>
 8008e4a:	bf00      	nop
 8008e4c:	f3af 8000 	nop.w
 8008e50:	636f4361 	.word	0x636f4361
 8008e54:	3fd287a7 	.word	0x3fd287a7
 8008e58:	8b60c8b3 	.word	0x8b60c8b3
 8008e5c:	3fc68a28 	.word	0x3fc68a28
 8008e60:	509f79fb 	.word	0x509f79fb
 8008e64:	3fd34413 	.word	0x3fd34413
 8008e68:	0800c19a 	.word	0x0800c19a
 8008e6c:	0800c1b1 	.word	0x0800c1b1
 8008e70:	7ff00000 	.word	0x7ff00000
 8008e74:	0800c165 	.word	0x0800c165
 8008e78:	3ff80000 	.word	0x3ff80000
 8008e7c:	0800c2a8 	.word	0x0800c2a8
 8008e80:	0800c209 	.word	0x0800c209
 8008e84:	0800c196 	.word	0x0800c196
 8008e88:	0800c164 	.word	0x0800c164
 8008e8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008e90:	6018      	str	r0, [r3, #0]
 8008e92:	9b07      	ldr	r3, [sp, #28]
 8008e94:	2b0e      	cmp	r3, #14
 8008e96:	f200 80a4 	bhi.w	8008fe2 <_dtoa_r+0x442>
 8008e9a:	2c00      	cmp	r4, #0
 8008e9c:	f000 80a1 	beq.w	8008fe2 <_dtoa_r+0x442>
 8008ea0:	2f00      	cmp	r7, #0
 8008ea2:	dd33      	ble.n	8008f0c <_dtoa_r+0x36c>
 8008ea4:	4bad      	ldr	r3, [pc, #692]	@ (800915c <_dtoa_r+0x5bc>)
 8008ea6:	f007 020f 	and.w	r2, r7, #15
 8008eaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008eae:	ed93 7b00 	vldr	d7, [r3]
 8008eb2:	05f8      	lsls	r0, r7, #23
 8008eb4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008eb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008ebc:	d516      	bpl.n	8008eec <_dtoa_r+0x34c>
 8008ebe:	4ba8      	ldr	r3, [pc, #672]	@ (8009160 <_dtoa_r+0x5c0>)
 8008ec0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ec4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ec8:	f7f7 fcc0 	bl	800084c <__aeabi_ddiv>
 8008ecc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ed0:	f004 040f 	and.w	r4, r4, #15
 8008ed4:	2603      	movs	r6, #3
 8008ed6:	4da2      	ldr	r5, [pc, #648]	@ (8009160 <_dtoa_r+0x5c0>)
 8008ed8:	b954      	cbnz	r4, 8008ef0 <_dtoa_r+0x350>
 8008eda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ede:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ee2:	f7f7 fcb3 	bl	800084c <__aeabi_ddiv>
 8008ee6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008eea:	e028      	b.n	8008f3e <_dtoa_r+0x39e>
 8008eec:	2602      	movs	r6, #2
 8008eee:	e7f2      	b.n	8008ed6 <_dtoa_r+0x336>
 8008ef0:	07e1      	lsls	r1, r4, #31
 8008ef2:	d508      	bpl.n	8008f06 <_dtoa_r+0x366>
 8008ef4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ef8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008efc:	f7f7 fb7c 	bl	80005f8 <__aeabi_dmul>
 8008f00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f04:	3601      	adds	r6, #1
 8008f06:	1064      	asrs	r4, r4, #1
 8008f08:	3508      	adds	r5, #8
 8008f0a:	e7e5      	b.n	8008ed8 <_dtoa_r+0x338>
 8008f0c:	f000 80d2 	beq.w	80090b4 <_dtoa_r+0x514>
 8008f10:	427c      	negs	r4, r7
 8008f12:	4b92      	ldr	r3, [pc, #584]	@ (800915c <_dtoa_r+0x5bc>)
 8008f14:	4d92      	ldr	r5, [pc, #584]	@ (8009160 <_dtoa_r+0x5c0>)
 8008f16:	f004 020f 	and.w	r2, r4, #15
 8008f1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f26:	f7f7 fb67 	bl	80005f8 <__aeabi_dmul>
 8008f2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f2e:	1124      	asrs	r4, r4, #4
 8008f30:	2300      	movs	r3, #0
 8008f32:	2602      	movs	r6, #2
 8008f34:	2c00      	cmp	r4, #0
 8008f36:	f040 80b2 	bne.w	800909e <_dtoa_r+0x4fe>
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1d3      	bne.n	8008ee6 <_dtoa_r+0x346>
 8008f3e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008f40:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	f000 80b7 	beq.w	80090b8 <_dtoa_r+0x518>
 8008f4a:	4b86      	ldr	r3, [pc, #536]	@ (8009164 <_dtoa_r+0x5c4>)
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	4620      	mov	r0, r4
 8008f50:	4629      	mov	r1, r5
 8008f52:	f7f7 fdc3 	bl	8000adc <__aeabi_dcmplt>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	f000 80ae 	beq.w	80090b8 <_dtoa_r+0x518>
 8008f5c:	9b07      	ldr	r3, [sp, #28]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	f000 80aa 	beq.w	80090b8 <_dtoa_r+0x518>
 8008f64:	9b00      	ldr	r3, [sp, #0]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	dd37      	ble.n	8008fda <_dtoa_r+0x43a>
 8008f6a:	1e7b      	subs	r3, r7, #1
 8008f6c:	9304      	str	r3, [sp, #16]
 8008f6e:	4620      	mov	r0, r4
 8008f70:	4b7d      	ldr	r3, [pc, #500]	@ (8009168 <_dtoa_r+0x5c8>)
 8008f72:	2200      	movs	r2, #0
 8008f74:	4629      	mov	r1, r5
 8008f76:	f7f7 fb3f 	bl	80005f8 <__aeabi_dmul>
 8008f7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f7e:	9c00      	ldr	r4, [sp, #0]
 8008f80:	3601      	adds	r6, #1
 8008f82:	4630      	mov	r0, r6
 8008f84:	f7f7 face 	bl	8000524 <__aeabi_i2d>
 8008f88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f8c:	f7f7 fb34 	bl	80005f8 <__aeabi_dmul>
 8008f90:	4b76      	ldr	r3, [pc, #472]	@ (800916c <_dtoa_r+0x5cc>)
 8008f92:	2200      	movs	r2, #0
 8008f94:	f7f7 f97a 	bl	800028c <__adddf3>
 8008f98:	4605      	mov	r5, r0
 8008f9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008f9e:	2c00      	cmp	r4, #0
 8008fa0:	f040 808d 	bne.w	80090be <_dtoa_r+0x51e>
 8008fa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fa8:	4b71      	ldr	r3, [pc, #452]	@ (8009170 <_dtoa_r+0x5d0>)
 8008faa:	2200      	movs	r2, #0
 8008fac:	f7f7 f96c 	bl	8000288 <__aeabi_dsub>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	460b      	mov	r3, r1
 8008fb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008fb8:	462a      	mov	r2, r5
 8008fba:	4633      	mov	r3, r6
 8008fbc:	f7f7 fdac 	bl	8000b18 <__aeabi_dcmpgt>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	f040 828b 	bne.w	80094dc <_dtoa_r+0x93c>
 8008fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fca:	462a      	mov	r2, r5
 8008fcc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008fd0:	f7f7 fd84 	bl	8000adc <__aeabi_dcmplt>
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	f040 8128 	bne.w	800922a <_dtoa_r+0x68a>
 8008fda:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008fde:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008fe2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	f2c0 815a 	blt.w	800929e <_dtoa_r+0x6fe>
 8008fea:	2f0e      	cmp	r7, #14
 8008fec:	f300 8157 	bgt.w	800929e <_dtoa_r+0x6fe>
 8008ff0:	4b5a      	ldr	r3, [pc, #360]	@ (800915c <_dtoa_r+0x5bc>)
 8008ff2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ff6:	ed93 7b00 	vldr	d7, [r3]
 8008ffa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	ed8d 7b00 	vstr	d7, [sp]
 8009002:	da03      	bge.n	800900c <_dtoa_r+0x46c>
 8009004:	9b07      	ldr	r3, [sp, #28]
 8009006:	2b00      	cmp	r3, #0
 8009008:	f340 8101 	ble.w	800920e <_dtoa_r+0x66e>
 800900c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009010:	4656      	mov	r6, sl
 8009012:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009016:	4620      	mov	r0, r4
 8009018:	4629      	mov	r1, r5
 800901a:	f7f7 fc17 	bl	800084c <__aeabi_ddiv>
 800901e:	f7f7 fd9b 	bl	8000b58 <__aeabi_d2iz>
 8009022:	4680      	mov	r8, r0
 8009024:	f7f7 fa7e 	bl	8000524 <__aeabi_i2d>
 8009028:	e9dd 2300 	ldrd	r2, r3, [sp]
 800902c:	f7f7 fae4 	bl	80005f8 <__aeabi_dmul>
 8009030:	4602      	mov	r2, r0
 8009032:	460b      	mov	r3, r1
 8009034:	4620      	mov	r0, r4
 8009036:	4629      	mov	r1, r5
 8009038:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800903c:	f7f7 f924 	bl	8000288 <__aeabi_dsub>
 8009040:	f806 4b01 	strb.w	r4, [r6], #1
 8009044:	9d07      	ldr	r5, [sp, #28]
 8009046:	eba6 040a 	sub.w	r4, r6, sl
 800904a:	42a5      	cmp	r5, r4
 800904c:	4602      	mov	r2, r0
 800904e:	460b      	mov	r3, r1
 8009050:	f040 8117 	bne.w	8009282 <_dtoa_r+0x6e2>
 8009054:	f7f7 f91a 	bl	800028c <__adddf3>
 8009058:	e9dd 2300 	ldrd	r2, r3, [sp]
 800905c:	4604      	mov	r4, r0
 800905e:	460d      	mov	r5, r1
 8009060:	f7f7 fd5a 	bl	8000b18 <__aeabi_dcmpgt>
 8009064:	2800      	cmp	r0, #0
 8009066:	f040 80f9 	bne.w	800925c <_dtoa_r+0x6bc>
 800906a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800906e:	4620      	mov	r0, r4
 8009070:	4629      	mov	r1, r5
 8009072:	f7f7 fd29 	bl	8000ac8 <__aeabi_dcmpeq>
 8009076:	b118      	cbz	r0, 8009080 <_dtoa_r+0x4e0>
 8009078:	f018 0f01 	tst.w	r8, #1
 800907c:	f040 80ee 	bne.w	800925c <_dtoa_r+0x6bc>
 8009080:	4649      	mov	r1, r9
 8009082:	4658      	mov	r0, fp
 8009084:	f000 fc90 	bl	80099a8 <_Bfree>
 8009088:	2300      	movs	r3, #0
 800908a:	7033      	strb	r3, [r6, #0]
 800908c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800908e:	3701      	adds	r7, #1
 8009090:	601f      	str	r7, [r3, #0]
 8009092:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009094:	2b00      	cmp	r3, #0
 8009096:	f000 831d 	beq.w	80096d4 <_dtoa_r+0xb34>
 800909a:	601e      	str	r6, [r3, #0]
 800909c:	e31a      	b.n	80096d4 <_dtoa_r+0xb34>
 800909e:	07e2      	lsls	r2, r4, #31
 80090a0:	d505      	bpl.n	80090ae <_dtoa_r+0x50e>
 80090a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090a6:	f7f7 faa7 	bl	80005f8 <__aeabi_dmul>
 80090aa:	3601      	adds	r6, #1
 80090ac:	2301      	movs	r3, #1
 80090ae:	1064      	asrs	r4, r4, #1
 80090b0:	3508      	adds	r5, #8
 80090b2:	e73f      	b.n	8008f34 <_dtoa_r+0x394>
 80090b4:	2602      	movs	r6, #2
 80090b6:	e742      	b.n	8008f3e <_dtoa_r+0x39e>
 80090b8:	9c07      	ldr	r4, [sp, #28]
 80090ba:	9704      	str	r7, [sp, #16]
 80090bc:	e761      	b.n	8008f82 <_dtoa_r+0x3e2>
 80090be:	4b27      	ldr	r3, [pc, #156]	@ (800915c <_dtoa_r+0x5bc>)
 80090c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80090c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80090c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80090ca:	4454      	add	r4, sl
 80090cc:	2900      	cmp	r1, #0
 80090ce:	d053      	beq.n	8009178 <_dtoa_r+0x5d8>
 80090d0:	4928      	ldr	r1, [pc, #160]	@ (8009174 <_dtoa_r+0x5d4>)
 80090d2:	2000      	movs	r0, #0
 80090d4:	f7f7 fbba 	bl	800084c <__aeabi_ddiv>
 80090d8:	4633      	mov	r3, r6
 80090da:	462a      	mov	r2, r5
 80090dc:	f7f7 f8d4 	bl	8000288 <__aeabi_dsub>
 80090e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80090e4:	4656      	mov	r6, sl
 80090e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090ea:	f7f7 fd35 	bl	8000b58 <__aeabi_d2iz>
 80090ee:	4605      	mov	r5, r0
 80090f0:	f7f7 fa18 	bl	8000524 <__aeabi_i2d>
 80090f4:	4602      	mov	r2, r0
 80090f6:	460b      	mov	r3, r1
 80090f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090fc:	f7f7 f8c4 	bl	8000288 <__aeabi_dsub>
 8009100:	3530      	adds	r5, #48	@ 0x30
 8009102:	4602      	mov	r2, r0
 8009104:	460b      	mov	r3, r1
 8009106:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800910a:	f806 5b01 	strb.w	r5, [r6], #1
 800910e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009112:	f7f7 fce3 	bl	8000adc <__aeabi_dcmplt>
 8009116:	2800      	cmp	r0, #0
 8009118:	d171      	bne.n	80091fe <_dtoa_r+0x65e>
 800911a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800911e:	4911      	ldr	r1, [pc, #68]	@ (8009164 <_dtoa_r+0x5c4>)
 8009120:	2000      	movs	r0, #0
 8009122:	f7f7 f8b1 	bl	8000288 <__aeabi_dsub>
 8009126:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800912a:	f7f7 fcd7 	bl	8000adc <__aeabi_dcmplt>
 800912e:	2800      	cmp	r0, #0
 8009130:	f040 8095 	bne.w	800925e <_dtoa_r+0x6be>
 8009134:	42a6      	cmp	r6, r4
 8009136:	f43f af50 	beq.w	8008fda <_dtoa_r+0x43a>
 800913a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800913e:	4b0a      	ldr	r3, [pc, #40]	@ (8009168 <_dtoa_r+0x5c8>)
 8009140:	2200      	movs	r2, #0
 8009142:	f7f7 fa59 	bl	80005f8 <__aeabi_dmul>
 8009146:	4b08      	ldr	r3, [pc, #32]	@ (8009168 <_dtoa_r+0x5c8>)
 8009148:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800914c:	2200      	movs	r2, #0
 800914e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009152:	f7f7 fa51 	bl	80005f8 <__aeabi_dmul>
 8009156:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800915a:	e7c4      	b.n	80090e6 <_dtoa_r+0x546>
 800915c:	0800c2a8 	.word	0x0800c2a8
 8009160:	0800c280 	.word	0x0800c280
 8009164:	3ff00000 	.word	0x3ff00000
 8009168:	40240000 	.word	0x40240000
 800916c:	401c0000 	.word	0x401c0000
 8009170:	40140000 	.word	0x40140000
 8009174:	3fe00000 	.word	0x3fe00000
 8009178:	4631      	mov	r1, r6
 800917a:	4628      	mov	r0, r5
 800917c:	f7f7 fa3c 	bl	80005f8 <__aeabi_dmul>
 8009180:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009184:	9415      	str	r4, [sp, #84]	@ 0x54
 8009186:	4656      	mov	r6, sl
 8009188:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800918c:	f7f7 fce4 	bl	8000b58 <__aeabi_d2iz>
 8009190:	4605      	mov	r5, r0
 8009192:	f7f7 f9c7 	bl	8000524 <__aeabi_i2d>
 8009196:	4602      	mov	r2, r0
 8009198:	460b      	mov	r3, r1
 800919a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800919e:	f7f7 f873 	bl	8000288 <__aeabi_dsub>
 80091a2:	3530      	adds	r5, #48	@ 0x30
 80091a4:	f806 5b01 	strb.w	r5, [r6], #1
 80091a8:	4602      	mov	r2, r0
 80091aa:	460b      	mov	r3, r1
 80091ac:	42a6      	cmp	r6, r4
 80091ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091b2:	f04f 0200 	mov.w	r2, #0
 80091b6:	d124      	bne.n	8009202 <_dtoa_r+0x662>
 80091b8:	4bac      	ldr	r3, [pc, #688]	@ (800946c <_dtoa_r+0x8cc>)
 80091ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80091be:	f7f7 f865 	bl	800028c <__adddf3>
 80091c2:	4602      	mov	r2, r0
 80091c4:	460b      	mov	r3, r1
 80091c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091ca:	f7f7 fca5 	bl	8000b18 <__aeabi_dcmpgt>
 80091ce:	2800      	cmp	r0, #0
 80091d0:	d145      	bne.n	800925e <_dtoa_r+0x6be>
 80091d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80091d6:	49a5      	ldr	r1, [pc, #660]	@ (800946c <_dtoa_r+0x8cc>)
 80091d8:	2000      	movs	r0, #0
 80091da:	f7f7 f855 	bl	8000288 <__aeabi_dsub>
 80091de:	4602      	mov	r2, r0
 80091e0:	460b      	mov	r3, r1
 80091e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091e6:	f7f7 fc79 	bl	8000adc <__aeabi_dcmplt>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	f43f aef5 	beq.w	8008fda <_dtoa_r+0x43a>
 80091f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80091f2:	1e73      	subs	r3, r6, #1
 80091f4:	9315      	str	r3, [sp, #84]	@ 0x54
 80091f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80091fa:	2b30      	cmp	r3, #48	@ 0x30
 80091fc:	d0f8      	beq.n	80091f0 <_dtoa_r+0x650>
 80091fe:	9f04      	ldr	r7, [sp, #16]
 8009200:	e73e      	b.n	8009080 <_dtoa_r+0x4e0>
 8009202:	4b9b      	ldr	r3, [pc, #620]	@ (8009470 <_dtoa_r+0x8d0>)
 8009204:	f7f7 f9f8 	bl	80005f8 <__aeabi_dmul>
 8009208:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800920c:	e7bc      	b.n	8009188 <_dtoa_r+0x5e8>
 800920e:	d10c      	bne.n	800922a <_dtoa_r+0x68a>
 8009210:	4b98      	ldr	r3, [pc, #608]	@ (8009474 <_dtoa_r+0x8d4>)
 8009212:	2200      	movs	r2, #0
 8009214:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009218:	f7f7 f9ee 	bl	80005f8 <__aeabi_dmul>
 800921c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009220:	f7f7 fc70 	bl	8000b04 <__aeabi_dcmpge>
 8009224:	2800      	cmp	r0, #0
 8009226:	f000 8157 	beq.w	80094d8 <_dtoa_r+0x938>
 800922a:	2400      	movs	r4, #0
 800922c:	4625      	mov	r5, r4
 800922e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009230:	43db      	mvns	r3, r3
 8009232:	9304      	str	r3, [sp, #16]
 8009234:	4656      	mov	r6, sl
 8009236:	2700      	movs	r7, #0
 8009238:	4621      	mov	r1, r4
 800923a:	4658      	mov	r0, fp
 800923c:	f000 fbb4 	bl	80099a8 <_Bfree>
 8009240:	2d00      	cmp	r5, #0
 8009242:	d0dc      	beq.n	80091fe <_dtoa_r+0x65e>
 8009244:	b12f      	cbz	r7, 8009252 <_dtoa_r+0x6b2>
 8009246:	42af      	cmp	r7, r5
 8009248:	d003      	beq.n	8009252 <_dtoa_r+0x6b2>
 800924a:	4639      	mov	r1, r7
 800924c:	4658      	mov	r0, fp
 800924e:	f000 fbab 	bl	80099a8 <_Bfree>
 8009252:	4629      	mov	r1, r5
 8009254:	4658      	mov	r0, fp
 8009256:	f000 fba7 	bl	80099a8 <_Bfree>
 800925a:	e7d0      	b.n	80091fe <_dtoa_r+0x65e>
 800925c:	9704      	str	r7, [sp, #16]
 800925e:	4633      	mov	r3, r6
 8009260:	461e      	mov	r6, r3
 8009262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009266:	2a39      	cmp	r2, #57	@ 0x39
 8009268:	d107      	bne.n	800927a <_dtoa_r+0x6da>
 800926a:	459a      	cmp	sl, r3
 800926c:	d1f8      	bne.n	8009260 <_dtoa_r+0x6c0>
 800926e:	9a04      	ldr	r2, [sp, #16]
 8009270:	3201      	adds	r2, #1
 8009272:	9204      	str	r2, [sp, #16]
 8009274:	2230      	movs	r2, #48	@ 0x30
 8009276:	f88a 2000 	strb.w	r2, [sl]
 800927a:	781a      	ldrb	r2, [r3, #0]
 800927c:	3201      	adds	r2, #1
 800927e:	701a      	strb	r2, [r3, #0]
 8009280:	e7bd      	b.n	80091fe <_dtoa_r+0x65e>
 8009282:	4b7b      	ldr	r3, [pc, #492]	@ (8009470 <_dtoa_r+0x8d0>)
 8009284:	2200      	movs	r2, #0
 8009286:	f7f7 f9b7 	bl	80005f8 <__aeabi_dmul>
 800928a:	2200      	movs	r2, #0
 800928c:	2300      	movs	r3, #0
 800928e:	4604      	mov	r4, r0
 8009290:	460d      	mov	r5, r1
 8009292:	f7f7 fc19 	bl	8000ac8 <__aeabi_dcmpeq>
 8009296:	2800      	cmp	r0, #0
 8009298:	f43f aebb 	beq.w	8009012 <_dtoa_r+0x472>
 800929c:	e6f0      	b.n	8009080 <_dtoa_r+0x4e0>
 800929e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80092a0:	2a00      	cmp	r2, #0
 80092a2:	f000 80db 	beq.w	800945c <_dtoa_r+0x8bc>
 80092a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092a8:	2a01      	cmp	r2, #1
 80092aa:	f300 80bf 	bgt.w	800942c <_dtoa_r+0x88c>
 80092ae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80092b0:	2a00      	cmp	r2, #0
 80092b2:	f000 80b7 	beq.w	8009424 <_dtoa_r+0x884>
 80092b6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80092ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80092bc:	4646      	mov	r6, r8
 80092be:	9a08      	ldr	r2, [sp, #32]
 80092c0:	2101      	movs	r1, #1
 80092c2:	441a      	add	r2, r3
 80092c4:	4658      	mov	r0, fp
 80092c6:	4498      	add	r8, r3
 80092c8:	9208      	str	r2, [sp, #32]
 80092ca:	f000 fc6b 	bl	8009ba4 <__i2b>
 80092ce:	4605      	mov	r5, r0
 80092d0:	b15e      	cbz	r6, 80092ea <_dtoa_r+0x74a>
 80092d2:	9b08      	ldr	r3, [sp, #32]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	dd08      	ble.n	80092ea <_dtoa_r+0x74a>
 80092d8:	42b3      	cmp	r3, r6
 80092da:	9a08      	ldr	r2, [sp, #32]
 80092dc:	bfa8      	it	ge
 80092de:	4633      	movge	r3, r6
 80092e0:	eba8 0803 	sub.w	r8, r8, r3
 80092e4:	1af6      	subs	r6, r6, r3
 80092e6:	1ad3      	subs	r3, r2, r3
 80092e8:	9308      	str	r3, [sp, #32]
 80092ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092ec:	b1f3      	cbz	r3, 800932c <_dtoa_r+0x78c>
 80092ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 80b7 	beq.w	8009464 <_dtoa_r+0x8c4>
 80092f6:	b18c      	cbz	r4, 800931c <_dtoa_r+0x77c>
 80092f8:	4629      	mov	r1, r5
 80092fa:	4622      	mov	r2, r4
 80092fc:	4658      	mov	r0, fp
 80092fe:	f000 fd11 	bl	8009d24 <__pow5mult>
 8009302:	464a      	mov	r2, r9
 8009304:	4601      	mov	r1, r0
 8009306:	4605      	mov	r5, r0
 8009308:	4658      	mov	r0, fp
 800930a:	f000 fc61 	bl	8009bd0 <__multiply>
 800930e:	4649      	mov	r1, r9
 8009310:	9004      	str	r0, [sp, #16]
 8009312:	4658      	mov	r0, fp
 8009314:	f000 fb48 	bl	80099a8 <_Bfree>
 8009318:	9b04      	ldr	r3, [sp, #16]
 800931a:	4699      	mov	r9, r3
 800931c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800931e:	1b1a      	subs	r2, r3, r4
 8009320:	d004      	beq.n	800932c <_dtoa_r+0x78c>
 8009322:	4649      	mov	r1, r9
 8009324:	4658      	mov	r0, fp
 8009326:	f000 fcfd 	bl	8009d24 <__pow5mult>
 800932a:	4681      	mov	r9, r0
 800932c:	2101      	movs	r1, #1
 800932e:	4658      	mov	r0, fp
 8009330:	f000 fc38 	bl	8009ba4 <__i2b>
 8009334:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009336:	4604      	mov	r4, r0
 8009338:	2b00      	cmp	r3, #0
 800933a:	f000 81cf 	beq.w	80096dc <_dtoa_r+0xb3c>
 800933e:	461a      	mov	r2, r3
 8009340:	4601      	mov	r1, r0
 8009342:	4658      	mov	r0, fp
 8009344:	f000 fcee 	bl	8009d24 <__pow5mult>
 8009348:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800934a:	2b01      	cmp	r3, #1
 800934c:	4604      	mov	r4, r0
 800934e:	f300 8095 	bgt.w	800947c <_dtoa_r+0x8dc>
 8009352:	9b02      	ldr	r3, [sp, #8]
 8009354:	2b00      	cmp	r3, #0
 8009356:	f040 8087 	bne.w	8009468 <_dtoa_r+0x8c8>
 800935a:	9b03      	ldr	r3, [sp, #12]
 800935c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009360:	2b00      	cmp	r3, #0
 8009362:	f040 8089 	bne.w	8009478 <_dtoa_r+0x8d8>
 8009366:	9b03      	ldr	r3, [sp, #12]
 8009368:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800936c:	0d1b      	lsrs	r3, r3, #20
 800936e:	051b      	lsls	r3, r3, #20
 8009370:	b12b      	cbz	r3, 800937e <_dtoa_r+0x7de>
 8009372:	9b08      	ldr	r3, [sp, #32]
 8009374:	3301      	adds	r3, #1
 8009376:	9308      	str	r3, [sp, #32]
 8009378:	f108 0801 	add.w	r8, r8, #1
 800937c:	2301      	movs	r3, #1
 800937e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009380:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009382:	2b00      	cmp	r3, #0
 8009384:	f000 81b0 	beq.w	80096e8 <_dtoa_r+0xb48>
 8009388:	6923      	ldr	r3, [r4, #16]
 800938a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800938e:	6918      	ldr	r0, [r3, #16]
 8009390:	f000 fbbc 	bl	8009b0c <__hi0bits>
 8009394:	f1c0 0020 	rsb	r0, r0, #32
 8009398:	9b08      	ldr	r3, [sp, #32]
 800939a:	4418      	add	r0, r3
 800939c:	f010 001f 	ands.w	r0, r0, #31
 80093a0:	d077      	beq.n	8009492 <_dtoa_r+0x8f2>
 80093a2:	f1c0 0320 	rsb	r3, r0, #32
 80093a6:	2b04      	cmp	r3, #4
 80093a8:	dd6b      	ble.n	8009482 <_dtoa_r+0x8e2>
 80093aa:	9b08      	ldr	r3, [sp, #32]
 80093ac:	f1c0 001c 	rsb	r0, r0, #28
 80093b0:	4403      	add	r3, r0
 80093b2:	4480      	add	r8, r0
 80093b4:	4406      	add	r6, r0
 80093b6:	9308      	str	r3, [sp, #32]
 80093b8:	f1b8 0f00 	cmp.w	r8, #0
 80093bc:	dd05      	ble.n	80093ca <_dtoa_r+0x82a>
 80093be:	4649      	mov	r1, r9
 80093c0:	4642      	mov	r2, r8
 80093c2:	4658      	mov	r0, fp
 80093c4:	f000 fd08 	bl	8009dd8 <__lshift>
 80093c8:	4681      	mov	r9, r0
 80093ca:	9b08      	ldr	r3, [sp, #32]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	dd05      	ble.n	80093dc <_dtoa_r+0x83c>
 80093d0:	4621      	mov	r1, r4
 80093d2:	461a      	mov	r2, r3
 80093d4:	4658      	mov	r0, fp
 80093d6:	f000 fcff 	bl	8009dd8 <__lshift>
 80093da:	4604      	mov	r4, r0
 80093dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d059      	beq.n	8009496 <_dtoa_r+0x8f6>
 80093e2:	4621      	mov	r1, r4
 80093e4:	4648      	mov	r0, r9
 80093e6:	f000 fd63 	bl	8009eb0 <__mcmp>
 80093ea:	2800      	cmp	r0, #0
 80093ec:	da53      	bge.n	8009496 <_dtoa_r+0x8f6>
 80093ee:	1e7b      	subs	r3, r7, #1
 80093f0:	9304      	str	r3, [sp, #16]
 80093f2:	4649      	mov	r1, r9
 80093f4:	2300      	movs	r3, #0
 80093f6:	220a      	movs	r2, #10
 80093f8:	4658      	mov	r0, fp
 80093fa:	f000 faf7 	bl	80099ec <__multadd>
 80093fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009400:	4681      	mov	r9, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	f000 8172 	beq.w	80096ec <_dtoa_r+0xb4c>
 8009408:	2300      	movs	r3, #0
 800940a:	4629      	mov	r1, r5
 800940c:	220a      	movs	r2, #10
 800940e:	4658      	mov	r0, fp
 8009410:	f000 faec 	bl	80099ec <__multadd>
 8009414:	9b00      	ldr	r3, [sp, #0]
 8009416:	2b00      	cmp	r3, #0
 8009418:	4605      	mov	r5, r0
 800941a:	dc67      	bgt.n	80094ec <_dtoa_r+0x94c>
 800941c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800941e:	2b02      	cmp	r3, #2
 8009420:	dc41      	bgt.n	80094a6 <_dtoa_r+0x906>
 8009422:	e063      	b.n	80094ec <_dtoa_r+0x94c>
 8009424:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009426:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800942a:	e746      	b.n	80092ba <_dtoa_r+0x71a>
 800942c:	9b07      	ldr	r3, [sp, #28]
 800942e:	1e5c      	subs	r4, r3, #1
 8009430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009432:	42a3      	cmp	r3, r4
 8009434:	bfbf      	itttt	lt
 8009436:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009438:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800943a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800943c:	1ae3      	sublt	r3, r4, r3
 800943e:	bfb4      	ite	lt
 8009440:	18d2      	addlt	r2, r2, r3
 8009442:	1b1c      	subge	r4, r3, r4
 8009444:	9b07      	ldr	r3, [sp, #28]
 8009446:	bfbc      	itt	lt
 8009448:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800944a:	2400      	movlt	r4, #0
 800944c:	2b00      	cmp	r3, #0
 800944e:	bfb5      	itete	lt
 8009450:	eba8 0603 	sublt.w	r6, r8, r3
 8009454:	9b07      	ldrge	r3, [sp, #28]
 8009456:	2300      	movlt	r3, #0
 8009458:	4646      	movge	r6, r8
 800945a:	e730      	b.n	80092be <_dtoa_r+0x71e>
 800945c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800945e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009460:	4646      	mov	r6, r8
 8009462:	e735      	b.n	80092d0 <_dtoa_r+0x730>
 8009464:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009466:	e75c      	b.n	8009322 <_dtoa_r+0x782>
 8009468:	2300      	movs	r3, #0
 800946a:	e788      	b.n	800937e <_dtoa_r+0x7de>
 800946c:	3fe00000 	.word	0x3fe00000
 8009470:	40240000 	.word	0x40240000
 8009474:	40140000 	.word	0x40140000
 8009478:	9b02      	ldr	r3, [sp, #8]
 800947a:	e780      	b.n	800937e <_dtoa_r+0x7de>
 800947c:	2300      	movs	r3, #0
 800947e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009480:	e782      	b.n	8009388 <_dtoa_r+0x7e8>
 8009482:	d099      	beq.n	80093b8 <_dtoa_r+0x818>
 8009484:	9a08      	ldr	r2, [sp, #32]
 8009486:	331c      	adds	r3, #28
 8009488:	441a      	add	r2, r3
 800948a:	4498      	add	r8, r3
 800948c:	441e      	add	r6, r3
 800948e:	9208      	str	r2, [sp, #32]
 8009490:	e792      	b.n	80093b8 <_dtoa_r+0x818>
 8009492:	4603      	mov	r3, r0
 8009494:	e7f6      	b.n	8009484 <_dtoa_r+0x8e4>
 8009496:	9b07      	ldr	r3, [sp, #28]
 8009498:	9704      	str	r7, [sp, #16]
 800949a:	2b00      	cmp	r3, #0
 800949c:	dc20      	bgt.n	80094e0 <_dtoa_r+0x940>
 800949e:	9300      	str	r3, [sp, #0]
 80094a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094a2:	2b02      	cmp	r3, #2
 80094a4:	dd1e      	ble.n	80094e4 <_dtoa_r+0x944>
 80094a6:	9b00      	ldr	r3, [sp, #0]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f47f aec0 	bne.w	800922e <_dtoa_r+0x68e>
 80094ae:	4621      	mov	r1, r4
 80094b0:	2205      	movs	r2, #5
 80094b2:	4658      	mov	r0, fp
 80094b4:	f000 fa9a 	bl	80099ec <__multadd>
 80094b8:	4601      	mov	r1, r0
 80094ba:	4604      	mov	r4, r0
 80094bc:	4648      	mov	r0, r9
 80094be:	f000 fcf7 	bl	8009eb0 <__mcmp>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	f77f aeb3 	ble.w	800922e <_dtoa_r+0x68e>
 80094c8:	4656      	mov	r6, sl
 80094ca:	2331      	movs	r3, #49	@ 0x31
 80094cc:	f806 3b01 	strb.w	r3, [r6], #1
 80094d0:	9b04      	ldr	r3, [sp, #16]
 80094d2:	3301      	adds	r3, #1
 80094d4:	9304      	str	r3, [sp, #16]
 80094d6:	e6ae      	b.n	8009236 <_dtoa_r+0x696>
 80094d8:	9c07      	ldr	r4, [sp, #28]
 80094da:	9704      	str	r7, [sp, #16]
 80094dc:	4625      	mov	r5, r4
 80094de:	e7f3      	b.n	80094c8 <_dtoa_r+0x928>
 80094e0:	9b07      	ldr	r3, [sp, #28]
 80094e2:	9300      	str	r3, [sp, #0]
 80094e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f000 8104 	beq.w	80096f4 <_dtoa_r+0xb54>
 80094ec:	2e00      	cmp	r6, #0
 80094ee:	dd05      	ble.n	80094fc <_dtoa_r+0x95c>
 80094f0:	4629      	mov	r1, r5
 80094f2:	4632      	mov	r2, r6
 80094f4:	4658      	mov	r0, fp
 80094f6:	f000 fc6f 	bl	8009dd8 <__lshift>
 80094fa:	4605      	mov	r5, r0
 80094fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d05a      	beq.n	80095b8 <_dtoa_r+0xa18>
 8009502:	6869      	ldr	r1, [r5, #4]
 8009504:	4658      	mov	r0, fp
 8009506:	f000 fa0f 	bl	8009928 <_Balloc>
 800950a:	4606      	mov	r6, r0
 800950c:	b928      	cbnz	r0, 800951a <_dtoa_r+0x97a>
 800950e:	4b84      	ldr	r3, [pc, #528]	@ (8009720 <_dtoa_r+0xb80>)
 8009510:	4602      	mov	r2, r0
 8009512:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009516:	f7ff bb5a 	b.w	8008bce <_dtoa_r+0x2e>
 800951a:	692a      	ldr	r2, [r5, #16]
 800951c:	3202      	adds	r2, #2
 800951e:	0092      	lsls	r2, r2, #2
 8009520:	f105 010c 	add.w	r1, r5, #12
 8009524:	300c      	adds	r0, #12
 8009526:	f002 f93b 	bl	800b7a0 <memcpy>
 800952a:	2201      	movs	r2, #1
 800952c:	4631      	mov	r1, r6
 800952e:	4658      	mov	r0, fp
 8009530:	f000 fc52 	bl	8009dd8 <__lshift>
 8009534:	f10a 0301 	add.w	r3, sl, #1
 8009538:	9307      	str	r3, [sp, #28]
 800953a:	9b00      	ldr	r3, [sp, #0]
 800953c:	4453      	add	r3, sl
 800953e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009540:	9b02      	ldr	r3, [sp, #8]
 8009542:	f003 0301 	and.w	r3, r3, #1
 8009546:	462f      	mov	r7, r5
 8009548:	930a      	str	r3, [sp, #40]	@ 0x28
 800954a:	4605      	mov	r5, r0
 800954c:	9b07      	ldr	r3, [sp, #28]
 800954e:	4621      	mov	r1, r4
 8009550:	3b01      	subs	r3, #1
 8009552:	4648      	mov	r0, r9
 8009554:	9300      	str	r3, [sp, #0]
 8009556:	f7ff fa9b 	bl	8008a90 <quorem>
 800955a:	4639      	mov	r1, r7
 800955c:	9002      	str	r0, [sp, #8]
 800955e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009562:	4648      	mov	r0, r9
 8009564:	f000 fca4 	bl	8009eb0 <__mcmp>
 8009568:	462a      	mov	r2, r5
 800956a:	9008      	str	r0, [sp, #32]
 800956c:	4621      	mov	r1, r4
 800956e:	4658      	mov	r0, fp
 8009570:	f000 fcba 	bl	8009ee8 <__mdiff>
 8009574:	68c2      	ldr	r2, [r0, #12]
 8009576:	4606      	mov	r6, r0
 8009578:	bb02      	cbnz	r2, 80095bc <_dtoa_r+0xa1c>
 800957a:	4601      	mov	r1, r0
 800957c:	4648      	mov	r0, r9
 800957e:	f000 fc97 	bl	8009eb0 <__mcmp>
 8009582:	4602      	mov	r2, r0
 8009584:	4631      	mov	r1, r6
 8009586:	4658      	mov	r0, fp
 8009588:	920e      	str	r2, [sp, #56]	@ 0x38
 800958a:	f000 fa0d 	bl	80099a8 <_Bfree>
 800958e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009590:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009592:	9e07      	ldr	r6, [sp, #28]
 8009594:	ea43 0102 	orr.w	r1, r3, r2
 8009598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800959a:	4319      	orrs	r1, r3
 800959c:	d110      	bne.n	80095c0 <_dtoa_r+0xa20>
 800959e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80095a2:	d029      	beq.n	80095f8 <_dtoa_r+0xa58>
 80095a4:	9b08      	ldr	r3, [sp, #32]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	dd02      	ble.n	80095b0 <_dtoa_r+0xa10>
 80095aa:	9b02      	ldr	r3, [sp, #8]
 80095ac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80095b0:	9b00      	ldr	r3, [sp, #0]
 80095b2:	f883 8000 	strb.w	r8, [r3]
 80095b6:	e63f      	b.n	8009238 <_dtoa_r+0x698>
 80095b8:	4628      	mov	r0, r5
 80095ba:	e7bb      	b.n	8009534 <_dtoa_r+0x994>
 80095bc:	2201      	movs	r2, #1
 80095be:	e7e1      	b.n	8009584 <_dtoa_r+0x9e4>
 80095c0:	9b08      	ldr	r3, [sp, #32]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	db04      	blt.n	80095d0 <_dtoa_r+0xa30>
 80095c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80095c8:	430b      	orrs	r3, r1
 80095ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80095cc:	430b      	orrs	r3, r1
 80095ce:	d120      	bne.n	8009612 <_dtoa_r+0xa72>
 80095d0:	2a00      	cmp	r2, #0
 80095d2:	dded      	ble.n	80095b0 <_dtoa_r+0xa10>
 80095d4:	4649      	mov	r1, r9
 80095d6:	2201      	movs	r2, #1
 80095d8:	4658      	mov	r0, fp
 80095da:	f000 fbfd 	bl	8009dd8 <__lshift>
 80095de:	4621      	mov	r1, r4
 80095e0:	4681      	mov	r9, r0
 80095e2:	f000 fc65 	bl	8009eb0 <__mcmp>
 80095e6:	2800      	cmp	r0, #0
 80095e8:	dc03      	bgt.n	80095f2 <_dtoa_r+0xa52>
 80095ea:	d1e1      	bne.n	80095b0 <_dtoa_r+0xa10>
 80095ec:	f018 0f01 	tst.w	r8, #1
 80095f0:	d0de      	beq.n	80095b0 <_dtoa_r+0xa10>
 80095f2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80095f6:	d1d8      	bne.n	80095aa <_dtoa_r+0xa0a>
 80095f8:	9a00      	ldr	r2, [sp, #0]
 80095fa:	2339      	movs	r3, #57	@ 0x39
 80095fc:	7013      	strb	r3, [r2, #0]
 80095fe:	4633      	mov	r3, r6
 8009600:	461e      	mov	r6, r3
 8009602:	3b01      	subs	r3, #1
 8009604:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009608:	2a39      	cmp	r2, #57	@ 0x39
 800960a:	d052      	beq.n	80096b2 <_dtoa_r+0xb12>
 800960c:	3201      	adds	r2, #1
 800960e:	701a      	strb	r2, [r3, #0]
 8009610:	e612      	b.n	8009238 <_dtoa_r+0x698>
 8009612:	2a00      	cmp	r2, #0
 8009614:	dd07      	ble.n	8009626 <_dtoa_r+0xa86>
 8009616:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800961a:	d0ed      	beq.n	80095f8 <_dtoa_r+0xa58>
 800961c:	9a00      	ldr	r2, [sp, #0]
 800961e:	f108 0301 	add.w	r3, r8, #1
 8009622:	7013      	strb	r3, [r2, #0]
 8009624:	e608      	b.n	8009238 <_dtoa_r+0x698>
 8009626:	9b07      	ldr	r3, [sp, #28]
 8009628:	9a07      	ldr	r2, [sp, #28]
 800962a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800962e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009630:	4293      	cmp	r3, r2
 8009632:	d028      	beq.n	8009686 <_dtoa_r+0xae6>
 8009634:	4649      	mov	r1, r9
 8009636:	2300      	movs	r3, #0
 8009638:	220a      	movs	r2, #10
 800963a:	4658      	mov	r0, fp
 800963c:	f000 f9d6 	bl	80099ec <__multadd>
 8009640:	42af      	cmp	r7, r5
 8009642:	4681      	mov	r9, r0
 8009644:	f04f 0300 	mov.w	r3, #0
 8009648:	f04f 020a 	mov.w	r2, #10
 800964c:	4639      	mov	r1, r7
 800964e:	4658      	mov	r0, fp
 8009650:	d107      	bne.n	8009662 <_dtoa_r+0xac2>
 8009652:	f000 f9cb 	bl	80099ec <__multadd>
 8009656:	4607      	mov	r7, r0
 8009658:	4605      	mov	r5, r0
 800965a:	9b07      	ldr	r3, [sp, #28]
 800965c:	3301      	adds	r3, #1
 800965e:	9307      	str	r3, [sp, #28]
 8009660:	e774      	b.n	800954c <_dtoa_r+0x9ac>
 8009662:	f000 f9c3 	bl	80099ec <__multadd>
 8009666:	4629      	mov	r1, r5
 8009668:	4607      	mov	r7, r0
 800966a:	2300      	movs	r3, #0
 800966c:	220a      	movs	r2, #10
 800966e:	4658      	mov	r0, fp
 8009670:	f000 f9bc 	bl	80099ec <__multadd>
 8009674:	4605      	mov	r5, r0
 8009676:	e7f0      	b.n	800965a <_dtoa_r+0xaba>
 8009678:	9b00      	ldr	r3, [sp, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	bfcc      	ite	gt
 800967e:	461e      	movgt	r6, r3
 8009680:	2601      	movle	r6, #1
 8009682:	4456      	add	r6, sl
 8009684:	2700      	movs	r7, #0
 8009686:	4649      	mov	r1, r9
 8009688:	2201      	movs	r2, #1
 800968a:	4658      	mov	r0, fp
 800968c:	f000 fba4 	bl	8009dd8 <__lshift>
 8009690:	4621      	mov	r1, r4
 8009692:	4681      	mov	r9, r0
 8009694:	f000 fc0c 	bl	8009eb0 <__mcmp>
 8009698:	2800      	cmp	r0, #0
 800969a:	dcb0      	bgt.n	80095fe <_dtoa_r+0xa5e>
 800969c:	d102      	bne.n	80096a4 <_dtoa_r+0xb04>
 800969e:	f018 0f01 	tst.w	r8, #1
 80096a2:	d1ac      	bne.n	80095fe <_dtoa_r+0xa5e>
 80096a4:	4633      	mov	r3, r6
 80096a6:	461e      	mov	r6, r3
 80096a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096ac:	2a30      	cmp	r2, #48	@ 0x30
 80096ae:	d0fa      	beq.n	80096a6 <_dtoa_r+0xb06>
 80096b0:	e5c2      	b.n	8009238 <_dtoa_r+0x698>
 80096b2:	459a      	cmp	sl, r3
 80096b4:	d1a4      	bne.n	8009600 <_dtoa_r+0xa60>
 80096b6:	9b04      	ldr	r3, [sp, #16]
 80096b8:	3301      	adds	r3, #1
 80096ba:	9304      	str	r3, [sp, #16]
 80096bc:	2331      	movs	r3, #49	@ 0x31
 80096be:	f88a 3000 	strb.w	r3, [sl]
 80096c2:	e5b9      	b.n	8009238 <_dtoa_r+0x698>
 80096c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80096c6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009724 <_dtoa_r+0xb84>
 80096ca:	b11b      	cbz	r3, 80096d4 <_dtoa_r+0xb34>
 80096cc:	f10a 0308 	add.w	r3, sl, #8
 80096d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80096d2:	6013      	str	r3, [r2, #0]
 80096d4:	4650      	mov	r0, sl
 80096d6:	b019      	add	sp, #100	@ 0x64
 80096d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096de:	2b01      	cmp	r3, #1
 80096e0:	f77f ae37 	ble.w	8009352 <_dtoa_r+0x7b2>
 80096e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80096e8:	2001      	movs	r0, #1
 80096ea:	e655      	b.n	8009398 <_dtoa_r+0x7f8>
 80096ec:	9b00      	ldr	r3, [sp, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	f77f aed6 	ble.w	80094a0 <_dtoa_r+0x900>
 80096f4:	4656      	mov	r6, sl
 80096f6:	4621      	mov	r1, r4
 80096f8:	4648      	mov	r0, r9
 80096fa:	f7ff f9c9 	bl	8008a90 <quorem>
 80096fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009702:	f806 8b01 	strb.w	r8, [r6], #1
 8009706:	9b00      	ldr	r3, [sp, #0]
 8009708:	eba6 020a 	sub.w	r2, r6, sl
 800970c:	4293      	cmp	r3, r2
 800970e:	ddb3      	ble.n	8009678 <_dtoa_r+0xad8>
 8009710:	4649      	mov	r1, r9
 8009712:	2300      	movs	r3, #0
 8009714:	220a      	movs	r2, #10
 8009716:	4658      	mov	r0, fp
 8009718:	f000 f968 	bl	80099ec <__multadd>
 800971c:	4681      	mov	r9, r0
 800971e:	e7ea      	b.n	80096f6 <_dtoa_r+0xb56>
 8009720:	0800c209 	.word	0x0800c209
 8009724:	0800c18d 	.word	0x0800c18d

08009728 <_free_r>:
 8009728:	b538      	push	{r3, r4, r5, lr}
 800972a:	4605      	mov	r5, r0
 800972c:	2900      	cmp	r1, #0
 800972e:	d041      	beq.n	80097b4 <_free_r+0x8c>
 8009730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009734:	1f0c      	subs	r4, r1, #4
 8009736:	2b00      	cmp	r3, #0
 8009738:	bfb8      	it	lt
 800973a:	18e4      	addlt	r4, r4, r3
 800973c:	f000 f8e8 	bl	8009910 <__malloc_lock>
 8009740:	4a1d      	ldr	r2, [pc, #116]	@ (80097b8 <_free_r+0x90>)
 8009742:	6813      	ldr	r3, [r2, #0]
 8009744:	b933      	cbnz	r3, 8009754 <_free_r+0x2c>
 8009746:	6063      	str	r3, [r4, #4]
 8009748:	6014      	str	r4, [r2, #0]
 800974a:	4628      	mov	r0, r5
 800974c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009750:	f000 b8e4 	b.w	800991c <__malloc_unlock>
 8009754:	42a3      	cmp	r3, r4
 8009756:	d908      	bls.n	800976a <_free_r+0x42>
 8009758:	6820      	ldr	r0, [r4, #0]
 800975a:	1821      	adds	r1, r4, r0
 800975c:	428b      	cmp	r3, r1
 800975e:	bf01      	itttt	eq
 8009760:	6819      	ldreq	r1, [r3, #0]
 8009762:	685b      	ldreq	r3, [r3, #4]
 8009764:	1809      	addeq	r1, r1, r0
 8009766:	6021      	streq	r1, [r4, #0]
 8009768:	e7ed      	b.n	8009746 <_free_r+0x1e>
 800976a:	461a      	mov	r2, r3
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	b10b      	cbz	r3, 8009774 <_free_r+0x4c>
 8009770:	42a3      	cmp	r3, r4
 8009772:	d9fa      	bls.n	800976a <_free_r+0x42>
 8009774:	6811      	ldr	r1, [r2, #0]
 8009776:	1850      	adds	r0, r2, r1
 8009778:	42a0      	cmp	r0, r4
 800977a:	d10b      	bne.n	8009794 <_free_r+0x6c>
 800977c:	6820      	ldr	r0, [r4, #0]
 800977e:	4401      	add	r1, r0
 8009780:	1850      	adds	r0, r2, r1
 8009782:	4283      	cmp	r3, r0
 8009784:	6011      	str	r1, [r2, #0]
 8009786:	d1e0      	bne.n	800974a <_free_r+0x22>
 8009788:	6818      	ldr	r0, [r3, #0]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	6053      	str	r3, [r2, #4]
 800978e:	4408      	add	r0, r1
 8009790:	6010      	str	r0, [r2, #0]
 8009792:	e7da      	b.n	800974a <_free_r+0x22>
 8009794:	d902      	bls.n	800979c <_free_r+0x74>
 8009796:	230c      	movs	r3, #12
 8009798:	602b      	str	r3, [r5, #0]
 800979a:	e7d6      	b.n	800974a <_free_r+0x22>
 800979c:	6820      	ldr	r0, [r4, #0]
 800979e:	1821      	adds	r1, r4, r0
 80097a0:	428b      	cmp	r3, r1
 80097a2:	bf04      	itt	eq
 80097a4:	6819      	ldreq	r1, [r3, #0]
 80097a6:	685b      	ldreq	r3, [r3, #4]
 80097a8:	6063      	str	r3, [r4, #4]
 80097aa:	bf04      	itt	eq
 80097ac:	1809      	addeq	r1, r1, r0
 80097ae:	6021      	streq	r1, [r4, #0]
 80097b0:	6054      	str	r4, [r2, #4]
 80097b2:	e7ca      	b.n	800974a <_free_r+0x22>
 80097b4:	bd38      	pop	{r3, r4, r5, pc}
 80097b6:	bf00      	nop
 80097b8:	20000678 	.word	0x20000678

080097bc <malloc>:
 80097bc:	4b02      	ldr	r3, [pc, #8]	@ (80097c8 <malloc+0xc>)
 80097be:	4601      	mov	r1, r0
 80097c0:	6818      	ldr	r0, [r3, #0]
 80097c2:	f000 b825 	b.w	8009810 <_malloc_r>
 80097c6:	bf00      	nop
 80097c8:	20000018 	.word	0x20000018

080097cc <sbrk_aligned>:
 80097cc:	b570      	push	{r4, r5, r6, lr}
 80097ce:	4e0f      	ldr	r6, [pc, #60]	@ (800980c <sbrk_aligned+0x40>)
 80097d0:	460c      	mov	r4, r1
 80097d2:	6831      	ldr	r1, [r6, #0]
 80097d4:	4605      	mov	r5, r0
 80097d6:	b911      	cbnz	r1, 80097de <sbrk_aligned+0x12>
 80097d8:	f001 ffd2 	bl	800b780 <_sbrk_r>
 80097dc:	6030      	str	r0, [r6, #0]
 80097de:	4621      	mov	r1, r4
 80097e0:	4628      	mov	r0, r5
 80097e2:	f001 ffcd 	bl	800b780 <_sbrk_r>
 80097e6:	1c43      	adds	r3, r0, #1
 80097e8:	d103      	bne.n	80097f2 <sbrk_aligned+0x26>
 80097ea:	f04f 34ff 	mov.w	r4, #4294967295
 80097ee:	4620      	mov	r0, r4
 80097f0:	bd70      	pop	{r4, r5, r6, pc}
 80097f2:	1cc4      	adds	r4, r0, #3
 80097f4:	f024 0403 	bic.w	r4, r4, #3
 80097f8:	42a0      	cmp	r0, r4
 80097fa:	d0f8      	beq.n	80097ee <sbrk_aligned+0x22>
 80097fc:	1a21      	subs	r1, r4, r0
 80097fe:	4628      	mov	r0, r5
 8009800:	f001 ffbe 	bl	800b780 <_sbrk_r>
 8009804:	3001      	adds	r0, #1
 8009806:	d1f2      	bne.n	80097ee <sbrk_aligned+0x22>
 8009808:	e7ef      	b.n	80097ea <sbrk_aligned+0x1e>
 800980a:	bf00      	nop
 800980c:	20000674 	.word	0x20000674

08009810 <_malloc_r>:
 8009810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009814:	1ccd      	adds	r5, r1, #3
 8009816:	f025 0503 	bic.w	r5, r5, #3
 800981a:	3508      	adds	r5, #8
 800981c:	2d0c      	cmp	r5, #12
 800981e:	bf38      	it	cc
 8009820:	250c      	movcc	r5, #12
 8009822:	2d00      	cmp	r5, #0
 8009824:	4606      	mov	r6, r0
 8009826:	db01      	blt.n	800982c <_malloc_r+0x1c>
 8009828:	42a9      	cmp	r1, r5
 800982a:	d904      	bls.n	8009836 <_malloc_r+0x26>
 800982c:	230c      	movs	r3, #12
 800982e:	6033      	str	r3, [r6, #0]
 8009830:	2000      	movs	r0, #0
 8009832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009836:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800990c <_malloc_r+0xfc>
 800983a:	f000 f869 	bl	8009910 <__malloc_lock>
 800983e:	f8d8 3000 	ldr.w	r3, [r8]
 8009842:	461c      	mov	r4, r3
 8009844:	bb44      	cbnz	r4, 8009898 <_malloc_r+0x88>
 8009846:	4629      	mov	r1, r5
 8009848:	4630      	mov	r0, r6
 800984a:	f7ff ffbf 	bl	80097cc <sbrk_aligned>
 800984e:	1c43      	adds	r3, r0, #1
 8009850:	4604      	mov	r4, r0
 8009852:	d158      	bne.n	8009906 <_malloc_r+0xf6>
 8009854:	f8d8 4000 	ldr.w	r4, [r8]
 8009858:	4627      	mov	r7, r4
 800985a:	2f00      	cmp	r7, #0
 800985c:	d143      	bne.n	80098e6 <_malloc_r+0xd6>
 800985e:	2c00      	cmp	r4, #0
 8009860:	d04b      	beq.n	80098fa <_malloc_r+0xea>
 8009862:	6823      	ldr	r3, [r4, #0]
 8009864:	4639      	mov	r1, r7
 8009866:	4630      	mov	r0, r6
 8009868:	eb04 0903 	add.w	r9, r4, r3
 800986c:	f001 ff88 	bl	800b780 <_sbrk_r>
 8009870:	4581      	cmp	r9, r0
 8009872:	d142      	bne.n	80098fa <_malloc_r+0xea>
 8009874:	6821      	ldr	r1, [r4, #0]
 8009876:	1a6d      	subs	r5, r5, r1
 8009878:	4629      	mov	r1, r5
 800987a:	4630      	mov	r0, r6
 800987c:	f7ff ffa6 	bl	80097cc <sbrk_aligned>
 8009880:	3001      	adds	r0, #1
 8009882:	d03a      	beq.n	80098fa <_malloc_r+0xea>
 8009884:	6823      	ldr	r3, [r4, #0]
 8009886:	442b      	add	r3, r5
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	f8d8 3000 	ldr.w	r3, [r8]
 800988e:	685a      	ldr	r2, [r3, #4]
 8009890:	bb62      	cbnz	r2, 80098ec <_malloc_r+0xdc>
 8009892:	f8c8 7000 	str.w	r7, [r8]
 8009896:	e00f      	b.n	80098b8 <_malloc_r+0xa8>
 8009898:	6822      	ldr	r2, [r4, #0]
 800989a:	1b52      	subs	r2, r2, r5
 800989c:	d420      	bmi.n	80098e0 <_malloc_r+0xd0>
 800989e:	2a0b      	cmp	r2, #11
 80098a0:	d917      	bls.n	80098d2 <_malloc_r+0xc2>
 80098a2:	1961      	adds	r1, r4, r5
 80098a4:	42a3      	cmp	r3, r4
 80098a6:	6025      	str	r5, [r4, #0]
 80098a8:	bf18      	it	ne
 80098aa:	6059      	strne	r1, [r3, #4]
 80098ac:	6863      	ldr	r3, [r4, #4]
 80098ae:	bf08      	it	eq
 80098b0:	f8c8 1000 	streq.w	r1, [r8]
 80098b4:	5162      	str	r2, [r4, r5]
 80098b6:	604b      	str	r3, [r1, #4]
 80098b8:	4630      	mov	r0, r6
 80098ba:	f000 f82f 	bl	800991c <__malloc_unlock>
 80098be:	f104 000b 	add.w	r0, r4, #11
 80098c2:	1d23      	adds	r3, r4, #4
 80098c4:	f020 0007 	bic.w	r0, r0, #7
 80098c8:	1ac2      	subs	r2, r0, r3
 80098ca:	bf1c      	itt	ne
 80098cc:	1a1b      	subne	r3, r3, r0
 80098ce:	50a3      	strne	r3, [r4, r2]
 80098d0:	e7af      	b.n	8009832 <_malloc_r+0x22>
 80098d2:	6862      	ldr	r2, [r4, #4]
 80098d4:	42a3      	cmp	r3, r4
 80098d6:	bf0c      	ite	eq
 80098d8:	f8c8 2000 	streq.w	r2, [r8]
 80098dc:	605a      	strne	r2, [r3, #4]
 80098de:	e7eb      	b.n	80098b8 <_malloc_r+0xa8>
 80098e0:	4623      	mov	r3, r4
 80098e2:	6864      	ldr	r4, [r4, #4]
 80098e4:	e7ae      	b.n	8009844 <_malloc_r+0x34>
 80098e6:	463c      	mov	r4, r7
 80098e8:	687f      	ldr	r7, [r7, #4]
 80098ea:	e7b6      	b.n	800985a <_malloc_r+0x4a>
 80098ec:	461a      	mov	r2, r3
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	42a3      	cmp	r3, r4
 80098f2:	d1fb      	bne.n	80098ec <_malloc_r+0xdc>
 80098f4:	2300      	movs	r3, #0
 80098f6:	6053      	str	r3, [r2, #4]
 80098f8:	e7de      	b.n	80098b8 <_malloc_r+0xa8>
 80098fa:	230c      	movs	r3, #12
 80098fc:	6033      	str	r3, [r6, #0]
 80098fe:	4630      	mov	r0, r6
 8009900:	f000 f80c 	bl	800991c <__malloc_unlock>
 8009904:	e794      	b.n	8009830 <_malloc_r+0x20>
 8009906:	6005      	str	r5, [r0, #0]
 8009908:	e7d6      	b.n	80098b8 <_malloc_r+0xa8>
 800990a:	bf00      	nop
 800990c:	20000678 	.word	0x20000678

08009910 <__malloc_lock>:
 8009910:	4801      	ldr	r0, [pc, #4]	@ (8009918 <__malloc_lock+0x8>)
 8009912:	f7ff b8b4 	b.w	8008a7e <__retarget_lock_acquire_recursive>
 8009916:	bf00      	nop
 8009918:	20000670 	.word	0x20000670

0800991c <__malloc_unlock>:
 800991c:	4801      	ldr	r0, [pc, #4]	@ (8009924 <__malloc_unlock+0x8>)
 800991e:	f7ff b8af 	b.w	8008a80 <__retarget_lock_release_recursive>
 8009922:	bf00      	nop
 8009924:	20000670 	.word	0x20000670

08009928 <_Balloc>:
 8009928:	b570      	push	{r4, r5, r6, lr}
 800992a:	69c6      	ldr	r6, [r0, #28]
 800992c:	4604      	mov	r4, r0
 800992e:	460d      	mov	r5, r1
 8009930:	b976      	cbnz	r6, 8009950 <_Balloc+0x28>
 8009932:	2010      	movs	r0, #16
 8009934:	f7ff ff42 	bl	80097bc <malloc>
 8009938:	4602      	mov	r2, r0
 800993a:	61e0      	str	r0, [r4, #28]
 800993c:	b920      	cbnz	r0, 8009948 <_Balloc+0x20>
 800993e:	4b18      	ldr	r3, [pc, #96]	@ (80099a0 <_Balloc+0x78>)
 8009940:	4818      	ldr	r0, [pc, #96]	@ (80099a4 <_Balloc+0x7c>)
 8009942:	216b      	movs	r1, #107	@ 0x6b
 8009944:	f001 ff44 	bl	800b7d0 <__assert_func>
 8009948:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800994c:	6006      	str	r6, [r0, #0]
 800994e:	60c6      	str	r6, [r0, #12]
 8009950:	69e6      	ldr	r6, [r4, #28]
 8009952:	68f3      	ldr	r3, [r6, #12]
 8009954:	b183      	cbz	r3, 8009978 <_Balloc+0x50>
 8009956:	69e3      	ldr	r3, [r4, #28]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800995e:	b9b8      	cbnz	r0, 8009990 <_Balloc+0x68>
 8009960:	2101      	movs	r1, #1
 8009962:	fa01 f605 	lsl.w	r6, r1, r5
 8009966:	1d72      	adds	r2, r6, #5
 8009968:	0092      	lsls	r2, r2, #2
 800996a:	4620      	mov	r0, r4
 800996c:	f001 ff4e 	bl	800b80c <_calloc_r>
 8009970:	b160      	cbz	r0, 800998c <_Balloc+0x64>
 8009972:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009976:	e00e      	b.n	8009996 <_Balloc+0x6e>
 8009978:	2221      	movs	r2, #33	@ 0x21
 800997a:	2104      	movs	r1, #4
 800997c:	4620      	mov	r0, r4
 800997e:	f001 ff45 	bl	800b80c <_calloc_r>
 8009982:	69e3      	ldr	r3, [r4, #28]
 8009984:	60f0      	str	r0, [r6, #12]
 8009986:	68db      	ldr	r3, [r3, #12]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1e4      	bne.n	8009956 <_Balloc+0x2e>
 800998c:	2000      	movs	r0, #0
 800998e:	bd70      	pop	{r4, r5, r6, pc}
 8009990:	6802      	ldr	r2, [r0, #0]
 8009992:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009996:	2300      	movs	r3, #0
 8009998:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800999c:	e7f7      	b.n	800998e <_Balloc+0x66>
 800999e:	bf00      	nop
 80099a0:	0800c19a 	.word	0x0800c19a
 80099a4:	0800c21a 	.word	0x0800c21a

080099a8 <_Bfree>:
 80099a8:	b570      	push	{r4, r5, r6, lr}
 80099aa:	69c6      	ldr	r6, [r0, #28]
 80099ac:	4605      	mov	r5, r0
 80099ae:	460c      	mov	r4, r1
 80099b0:	b976      	cbnz	r6, 80099d0 <_Bfree+0x28>
 80099b2:	2010      	movs	r0, #16
 80099b4:	f7ff ff02 	bl	80097bc <malloc>
 80099b8:	4602      	mov	r2, r0
 80099ba:	61e8      	str	r0, [r5, #28]
 80099bc:	b920      	cbnz	r0, 80099c8 <_Bfree+0x20>
 80099be:	4b09      	ldr	r3, [pc, #36]	@ (80099e4 <_Bfree+0x3c>)
 80099c0:	4809      	ldr	r0, [pc, #36]	@ (80099e8 <_Bfree+0x40>)
 80099c2:	218f      	movs	r1, #143	@ 0x8f
 80099c4:	f001 ff04 	bl	800b7d0 <__assert_func>
 80099c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099cc:	6006      	str	r6, [r0, #0]
 80099ce:	60c6      	str	r6, [r0, #12]
 80099d0:	b13c      	cbz	r4, 80099e2 <_Bfree+0x3a>
 80099d2:	69eb      	ldr	r3, [r5, #28]
 80099d4:	6862      	ldr	r2, [r4, #4]
 80099d6:	68db      	ldr	r3, [r3, #12]
 80099d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80099dc:	6021      	str	r1, [r4, #0]
 80099de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80099e2:	bd70      	pop	{r4, r5, r6, pc}
 80099e4:	0800c19a 	.word	0x0800c19a
 80099e8:	0800c21a 	.word	0x0800c21a

080099ec <__multadd>:
 80099ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099f0:	690d      	ldr	r5, [r1, #16]
 80099f2:	4607      	mov	r7, r0
 80099f4:	460c      	mov	r4, r1
 80099f6:	461e      	mov	r6, r3
 80099f8:	f101 0c14 	add.w	ip, r1, #20
 80099fc:	2000      	movs	r0, #0
 80099fe:	f8dc 3000 	ldr.w	r3, [ip]
 8009a02:	b299      	uxth	r1, r3
 8009a04:	fb02 6101 	mla	r1, r2, r1, r6
 8009a08:	0c1e      	lsrs	r6, r3, #16
 8009a0a:	0c0b      	lsrs	r3, r1, #16
 8009a0c:	fb02 3306 	mla	r3, r2, r6, r3
 8009a10:	b289      	uxth	r1, r1
 8009a12:	3001      	adds	r0, #1
 8009a14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a18:	4285      	cmp	r5, r0
 8009a1a:	f84c 1b04 	str.w	r1, [ip], #4
 8009a1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a22:	dcec      	bgt.n	80099fe <__multadd+0x12>
 8009a24:	b30e      	cbz	r6, 8009a6a <__multadd+0x7e>
 8009a26:	68a3      	ldr	r3, [r4, #8]
 8009a28:	42ab      	cmp	r3, r5
 8009a2a:	dc19      	bgt.n	8009a60 <__multadd+0x74>
 8009a2c:	6861      	ldr	r1, [r4, #4]
 8009a2e:	4638      	mov	r0, r7
 8009a30:	3101      	adds	r1, #1
 8009a32:	f7ff ff79 	bl	8009928 <_Balloc>
 8009a36:	4680      	mov	r8, r0
 8009a38:	b928      	cbnz	r0, 8009a46 <__multadd+0x5a>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8009a70 <__multadd+0x84>)
 8009a3e:	480d      	ldr	r0, [pc, #52]	@ (8009a74 <__multadd+0x88>)
 8009a40:	21ba      	movs	r1, #186	@ 0xba
 8009a42:	f001 fec5 	bl	800b7d0 <__assert_func>
 8009a46:	6922      	ldr	r2, [r4, #16]
 8009a48:	3202      	adds	r2, #2
 8009a4a:	f104 010c 	add.w	r1, r4, #12
 8009a4e:	0092      	lsls	r2, r2, #2
 8009a50:	300c      	adds	r0, #12
 8009a52:	f001 fea5 	bl	800b7a0 <memcpy>
 8009a56:	4621      	mov	r1, r4
 8009a58:	4638      	mov	r0, r7
 8009a5a:	f7ff ffa5 	bl	80099a8 <_Bfree>
 8009a5e:	4644      	mov	r4, r8
 8009a60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a64:	3501      	adds	r5, #1
 8009a66:	615e      	str	r6, [r3, #20]
 8009a68:	6125      	str	r5, [r4, #16]
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a70:	0800c209 	.word	0x0800c209
 8009a74:	0800c21a 	.word	0x0800c21a

08009a78 <__s2b>:
 8009a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a7c:	460c      	mov	r4, r1
 8009a7e:	4615      	mov	r5, r2
 8009a80:	461f      	mov	r7, r3
 8009a82:	2209      	movs	r2, #9
 8009a84:	3308      	adds	r3, #8
 8009a86:	4606      	mov	r6, r0
 8009a88:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a8c:	2100      	movs	r1, #0
 8009a8e:	2201      	movs	r2, #1
 8009a90:	429a      	cmp	r2, r3
 8009a92:	db09      	blt.n	8009aa8 <__s2b+0x30>
 8009a94:	4630      	mov	r0, r6
 8009a96:	f7ff ff47 	bl	8009928 <_Balloc>
 8009a9a:	b940      	cbnz	r0, 8009aae <__s2b+0x36>
 8009a9c:	4602      	mov	r2, r0
 8009a9e:	4b19      	ldr	r3, [pc, #100]	@ (8009b04 <__s2b+0x8c>)
 8009aa0:	4819      	ldr	r0, [pc, #100]	@ (8009b08 <__s2b+0x90>)
 8009aa2:	21d3      	movs	r1, #211	@ 0xd3
 8009aa4:	f001 fe94 	bl	800b7d0 <__assert_func>
 8009aa8:	0052      	lsls	r2, r2, #1
 8009aaa:	3101      	adds	r1, #1
 8009aac:	e7f0      	b.n	8009a90 <__s2b+0x18>
 8009aae:	9b08      	ldr	r3, [sp, #32]
 8009ab0:	6143      	str	r3, [r0, #20]
 8009ab2:	2d09      	cmp	r5, #9
 8009ab4:	f04f 0301 	mov.w	r3, #1
 8009ab8:	6103      	str	r3, [r0, #16]
 8009aba:	dd16      	ble.n	8009aea <__s2b+0x72>
 8009abc:	f104 0909 	add.w	r9, r4, #9
 8009ac0:	46c8      	mov	r8, r9
 8009ac2:	442c      	add	r4, r5
 8009ac4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009ac8:	4601      	mov	r1, r0
 8009aca:	3b30      	subs	r3, #48	@ 0x30
 8009acc:	220a      	movs	r2, #10
 8009ace:	4630      	mov	r0, r6
 8009ad0:	f7ff ff8c 	bl	80099ec <__multadd>
 8009ad4:	45a0      	cmp	r8, r4
 8009ad6:	d1f5      	bne.n	8009ac4 <__s2b+0x4c>
 8009ad8:	f1a5 0408 	sub.w	r4, r5, #8
 8009adc:	444c      	add	r4, r9
 8009ade:	1b2d      	subs	r5, r5, r4
 8009ae0:	1963      	adds	r3, r4, r5
 8009ae2:	42bb      	cmp	r3, r7
 8009ae4:	db04      	blt.n	8009af0 <__s2b+0x78>
 8009ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009aea:	340a      	adds	r4, #10
 8009aec:	2509      	movs	r5, #9
 8009aee:	e7f6      	b.n	8009ade <__s2b+0x66>
 8009af0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009af4:	4601      	mov	r1, r0
 8009af6:	3b30      	subs	r3, #48	@ 0x30
 8009af8:	220a      	movs	r2, #10
 8009afa:	4630      	mov	r0, r6
 8009afc:	f7ff ff76 	bl	80099ec <__multadd>
 8009b00:	e7ee      	b.n	8009ae0 <__s2b+0x68>
 8009b02:	bf00      	nop
 8009b04:	0800c209 	.word	0x0800c209
 8009b08:	0800c21a 	.word	0x0800c21a

08009b0c <__hi0bits>:
 8009b0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009b10:	4603      	mov	r3, r0
 8009b12:	bf36      	itet	cc
 8009b14:	0403      	lslcc	r3, r0, #16
 8009b16:	2000      	movcs	r0, #0
 8009b18:	2010      	movcc	r0, #16
 8009b1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009b1e:	bf3c      	itt	cc
 8009b20:	021b      	lslcc	r3, r3, #8
 8009b22:	3008      	addcc	r0, #8
 8009b24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b28:	bf3c      	itt	cc
 8009b2a:	011b      	lslcc	r3, r3, #4
 8009b2c:	3004      	addcc	r0, #4
 8009b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b32:	bf3c      	itt	cc
 8009b34:	009b      	lslcc	r3, r3, #2
 8009b36:	3002      	addcc	r0, #2
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	db05      	blt.n	8009b48 <__hi0bits+0x3c>
 8009b3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009b40:	f100 0001 	add.w	r0, r0, #1
 8009b44:	bf08      	it	eq
 8009b46:	2020      	moveq	r0, #32
 8009b48:	4770      	bx	lr

08009b4a <__lo0bits>:
 8009b4a:	6803      	ldr	r3, [r0, #0]
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	f013 0007 	ands.w	r0, r3, #7
 8009b52:	d00b      	beq.n	8009b6c <__lo0bits+0x22>
 8009b54:	07d9      	lsls	r1, r3, #31
 8009b56:	d421      	bmi.n	8009b9c <__lo0bits+0x52>
 8009b58:	0798      	lsls	r0, r3, #30
 8009b5a:	bf49      	itett	mi
 8009b5c:	085b      	lsrmi	r3, r3, #1
 8009b5e:	089b      	lsrpl	r3, r3, #2
 8009b60:	2001      	movmi	r0, #1
 8009b62:	6013      	strmi	r3, [r2, #0]
 8009b64:	bf5c      	itt	pl
 8009b66:	6013      	strpl	r3, [r2, #0]
 8009b68:	2002      	movpl	r0, #2
 8009b6a:	4770      	bx	lr
 8009b6c:	b299      	uxth	r1, r3
 8009b6e:	b909      	cbnz	r1, 8009b74 <__lo0bits+0x2a>
 8009b70:	0c1b      	lsrs	r3, r3, #16
 8009b72:	2010      	movs	r0, #16
 8009b74:	b2d9      	uxtb	r1, r3
 8009b76:	b909      	cbnz	r1, 8009b7c <__lo0bits+0x32>
 8009b78:	3008      	adds	r0, #8
 8009b7a:	0a1b      	lsrs	r3, r3, #8
 8009b7c:	0719      	lsls	r1, r3, #28
 8009b7e:	bf04      	itt	eq
 8009b80:	091b      	lsreq	r3, r3, #4
 8009b82:	3004      	addeq	r0, #4
 8009b84:	0799      	lsls	r1, r3, #30
 8009b86:	bf04      	itt	eq
 8009b88:	089b      	lsreq	r3, r3, #2
 8009b8a:	3002      	addeq	r0, #2
 8009b8c:	07d9      	lsls	r1, r3, #31
 8009b8e:	d403      	bmi.n	8009b98 <__lo0bits+0x4e>
 8009b90:	085b      	lsrs	r3, r3, #1
 8009b92:	f100 0001 	add.w	r0, r0, #1
 8009b96:	d003      	beq.n	8009ba0 <__lo0bits+0x56>
 8009b98:	6013      	str	r3, [r2, #0]
 8009b9a:	4770      	bx	lr
 8009b9c:	2000      	movs	r0, #0
 8009b9e:	4770      	bx	lr
 8009ba0:	2020      	movs	r0, #32
 8009ba2:	4770      	bx	lr

08009ba4 <__i2b>:
 8009ba4:	b510      	push	{r4, lr}
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	2101      	movs	r1, #1
 8009baa:	f7ff febd 	bl	8009928 <_Balloc>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	b928      	cbnz	r0, 8009bbe <__i2b+0x1a>
 8009bb2:	4b05      	ldr	r3, [pc, #20]	@ (8009bc8 <__i2b+0x24>)
 8009bb4:	4805      	ldr	r0, [pc, #20]	@ (8009bcc <__i2b+0x28>)
 8009bb6:	f240 1145 	movw	r1, #325	@ 0x145
 8009bba:	f001 fe09 	bl	800b7d0 <__assert_func>
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	6144      	str	r4, [r0, #20]
 8009bc2:	6103      	str	r3, [r0, #16]
 8009bc4:	bd10      	pop	{r4, pc}
 8009bc6:	bf00      	nop
 8009bc8:	0800c209 	.word	0x0800c209
 8009bcc:	0800c21a 	.word	0x0800c21a

08009bd0 <__multiply>:
 8009bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd4:	4614      	mov	r4, r2
 8009bd6:	690a      	ldr	r2, [r1, #16]
 8009bd8:	6923      	ldr	r3, [r4, #16]
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	bfa8      	it	ge
 8009bde:	4623      	movge	r3, r4
 8009be0:	460f      	mov	r7, r1
 8009be2:	bfa4      	itt	ge
 8009be4:	460c      	movge	r4, r1
 8009be6:	461f      	movge	r7, r3
 8009be8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009bec:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009bf0:	68a3      	ldr	r3, [r4, #8]
 8009bf2:	6861      	ldr	r1, [r4, #4]
 8009bf4:	eb0a 0609 	add.w	r6, sl, r9
 8009bf8:	42b3      	cmp	r3, r6
 8009bfa:	b085      	sub	sp, #20
 8009bfc:	bfb8      	it	lt
 8009bfe:	3101      	addlt	r1, #1
 8009c00:	f7ff fe92 	bl	8009928 <_Balloc>
 8009c04:	b930      	cbnz	r0, 8009c14 <__multiply+0x44>
 8009c06:	4602      	mov	r2, r0
 8009c08:	4b44      	ldr	r3, [pc, #272]	@ (8009d1c <__multiply+0x14c>)
 8009c0a:	4845      	ldr	r0, [pc, #276]	@ (8009d20 <__multiply+0x150>)
 8009c0c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009c10:	f001 fdde 	bl	800b7d0 <__assert_func>
 8009c14:	f100 0514 	add.w	r5, r0, #20
 8009c18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009c1c:	462b      	mov	r3, r5
 8009c1e:	2200      	movs	r2, #0
 8009c20:	4543      	cmp	r3, r8
 8009c22:	d321      	bcc.n	8009c68 <__multiply+0x98>
 8009c24:	f107 0114 	add.w	r1, r7, #20
 8009c28:	f104 0214 	add.w	r2, r4, #20
 8009c2c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009c30:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009c34:	9302      	str	r3, [sp, #8]
 8009c36:	1b13      	subs	r3, r2, r4
 8009c38:	3b15      	subs	r3, #21
 8009c3a:	f023 0303 	bic.w	r3, r3, #3
 8009c3e:	3304      	adds	r3, #4
 8009c40:	f104 0715 	add.w	r7, r4, #21
 8009c44:	42ba      	cmp	r2, r7
 8009c46:	bf38      	it	cc
 8009c48:	2304      	movcc	r3, #4
 8009c4a:	9301      	str	r3, [sp, #4]
 8009c4c:	9b02      	ldr	r3, [sp, #8]
 8009c4e:	9103      	str	r1, [sp, #12]
 8009c50:	428b      	cmp	r3, r1
 8009c52:	d80c      	bhi.n	8009c6e <__multiply+0x9e>
 8009c54:	2e00      	cmp	r6, #0
 8009c56:	dd03      	ble.n	8009c60 <__multiply+0x90>
 8009c58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d05b      	beq.n	8009d18 <__multiply+0x148>
 8009c60:	6106      	str	r6, [r0, #16]
 8009c62:	b005      	add	sp, #20
 8009c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c68:	f843 2b04 	str.w	r2, [r3], #4
 8009c6c:	e7d8      	b.n	8009c20 <__multiply+0x50>
 8009c6e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c72:	f1ba 0f00 	cmp.w	sl, #0
 8009c76:	d024      	beq.n	8009cc2 <__multiply+0xf2>
 8009c78:	f104 0e14 	add.w	lr, r4, #20
 8009c7c:	46a9      	mov	r9, r5
 8009c7e:	f04f 0c00 	mov.w	ip, #0
 8009c82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c86:	f8d9 3000 	ldr.w	r3, [r9]
 8009c8a:	fa1f fb87 	uxth.w	fp, r7
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c94:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009c98:	f8d9 7000 	ldr.w	r7, [r9]
 8009c9c:	4463      	add	r3, ip
 8009c9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009ca2:	fb0a c70b 	mla	r7, sl, fp, ip
 8009ca6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009caa:	b29b      	uxth	r3, r3
 8009cac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009cb0:	4572      	cmp	r2, lr
 8009cb2:	f849 3b04 	str.w	r3, [r9], #4
 8009cb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009cba:	d8e2      	bhi.n	8009c82 <__multiply+0xb2>
 8009cbc:	9b01      	ldr	r3, [sp, #4]
 8009cbe:	f845 c003 	str.w	ip, [r5, r3]
 8009cc2:	9b03      	ldr	r3, [sp, #12]
 8009cc4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009cc8:	3104      	adds	r1, #4
 8009cca:	f1b9 0f00 	cmp.w	r9, #0
 8009cce:	d021      	beq.n	8009d14 <__multiply+0x144>
 8009cd0:	682b      	ldr	r3, [r5, #0]
 8009cd2:	f104 0c14 	add.w	ip, r4, #20
 8009cd6:	46ae      	mov	lr, r5
 8009cd8:	f04f 0a00 	mov.w	sl, #0
 8009cdc:	f8bc b000 	ldrh.w	fp, [ip]
 8009ce0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009ce4:	fb09 770b 	mla	r7, r9, fp, r7
 8009ce8:	4457      	add	r7, sl
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009cf0:	f84e 3b04 	str.w	r3, [lr], #4
 8009cf4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009cf8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cfc:	f8be 3000 	ldrh.w	r3, [lr]
 8009d00:	fb09 330a 	mla	r3, r9, sl, r3
 8009d04:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009d08:	4562      	cmp	r2, ip
 8009d0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d0e:	d8e5      	bhi.n	8009cdc <__multiply+0x10c>
 8009d10:	9f01      	ldr	r7, [sp, #4]
 8009d12:	51eb      	str	r3, [r5, r7]
 8009d14:	3504      	adds	r5, #4
 8009d16:	e799      	b.n	8009c4c <__multiply+0x7c>
 8009d18:	3e01      	subs	r6, #1
 8009d1a:	e79b      	b.n	8009c54 <__multiply+0x84>
 8009d1c:	0800c209 	.word	0x0800c209
 8009d20:	0800c21a 	.word	0x0800c21a

08009d24 <__pow5mult>:
 8009d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d28:	4615      	mov	r5, r2
 8009d2a:	f012 0203 	ands.w	r2, r2, #3
 8009d2e:	4607      	mov	r7, r0
 8009d30:	460e      	mov	r6, r1
 8009d32:	d007      	beq.n	8009d44 <__pow5mult+0x20>
 8009d34:	4c25      	ldr	r4, [pc, #148]	@ (8009dcc <__pow5mult+0xa8>)
 8009d36:	3a01      	subs	r2, #1
 8009d38:	2300      	movs	r3, #0
 8009d3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d3e:	f7ff fe55 	bl	80099ec <__multadd>
 8009d42:	4606      	mov	r6, r0
 8009d44:	10ad      	asrs	r5, r5, #2
 8009d46:	d03d      	beq.n	8009dc4 <__pow5mult+0xa0>
 8009d48:	69fc      	ldr	r4, [r7, #28]
 8009d4a:	b97c      	cbnz	r4, 8009d6c <__pow5mult+0x48>
 8009d4c:	2010      	movs	r0, #16
 8009d4e:	f7ff fd35 	bl	80097bc <malloc>
 8009d52:	4602      	mov	r2, r0
 8009d54:	61f8      	str	r0, [r7, #28]
 8009d56:	b928      	cbnz	r0, 8009d64 <__pow5mult+0x40>
 8009d58:	4b1d      	ldr	r3, [pc, #116]	@ (8009dd0 <__pow5mult+0xac>)
 8009d5a:	481e      	ldr	r0, [pc, #120]	@ (8009dd4 <__pow5mult+0xb0>)
 8009d5c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009d60:	f001 fd36 	bl	800b7d0 <__assert_func>
 8009d64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d68:	6004      	str	r4, [r0, #0]
 8009d6a:	60c4      	str	r4, [r0, #12]
 8009d6c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d74:	b94c      	cbnz	r4, 8009d8a <__pow5mult+0x66>
 8009d76:	f240 2171 	movw	r1, #625	@ 0x271
 8009d7a:	4638      	mov	r0, r7
 8009d7c:	f7ff ff12 	bl	8009ba4 <__i2b>
 8009d80:	2300      	movs	r3, #0
 8009d82:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d86:	4604      	mov	r4, r0
 8009d88:	6003      	str	r3, [r0, #0]
 8009d8a:	f04f 0900 	mov.w	r9, #0
 8009d8e:	07eb      	lsls	r3, r5, #31
 8009d90:	d50a      	bpl.n	8009da8 <__pow5mult+0x84>
 8009d92:	4631      	mov	r1, r6
 8009d94:	4622      	mov	r2, r4
 8009d96:	4638      	mov	r0, r7
 8009d98:	f7ff ff1a 	bl	8009bd0 <__multiply>
 8009d9c:	4631      	mov	r1, r6
 8009d9e:	4680      	mov	r8, r0
 8009da0:	4638      	mov	r0, r7
 8009da2:	f7ff fe01 	bl	80099a8 <_Bfree>
 8009da6:	4646      	mov	r6, r8
 8009da8:	106d      	asrs	r5, r5, #1
 8009daa:	d00b      	beq.n	8009dc4 <__pow5mult+0xa0>
 8009dac:	6820      	ldr	r0, [r4, #0]
 8009dae:	b938      	cbnz	r0, 8009dc0 <__pow5mult+0x9c>
 8009db0:	4622      	mov	r2, r4
 8009db2:	4621      	mov	r1, r4
 8009db4:	4638      	mov	r0, r7
 8009db6:	f7ff ff0b 	bl	8009bd0 <__multiply>
 8009dba:	6020      	str	r0, [r4, #0]
 8009dbc:	f8c0 9000 	str.w	r9, [r0]
 8009dc0:	4604      	mov	r4, r0
 8009dc2:	e7e4      	b.n	8009d8e <__pow5mult+0x6a>
 8009dc4:	4630      	mov	r0, r6
 8009dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dca:	bf00      	nop
 8009dcc:	0800c274 	.word	0x0800c274
 8009dd0:	0800c19a 	.word	0x0800c19a
 8009dd4:	0800c21a 	.word	0x0800c21a

08009dd8 <__lshift>:
 8009dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ddc:	460c      	mov	r4, r1
 8009dde:	6849      	ldr	r1, [r1, #4]
 8009de0:	6923      	ldr	r3, [r4, #16]
 8009de2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009de6:	68a3      	ldr	r3, [r4, #8]
 8009de8:	4607      	mov	r7, r0
 8009dea:	4691      	mov	r9, r2
 8009dec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009df0:	f108 0601 	add.w	r6, r8, #1
 8009df4:	42b3      	cmp	r3, r6
 8009df6:	db0b      	blt.n	8009e10 <__lshift+0x38>
 8009df8:	4638      	mov	r0, r7
 8009dfa:	f7ff fd95 	bl	8009928 <_Balloc>
 8009dfe:	4605      	mov	r5, r0
 8009e00:	b948      	cbnz	r0, 8009e16 <__lshift+0x3e>
 8009e02:	4602      	mov	r2, r0
 8009e04:	4b28      	ldr	r3, [pc, #160]	@ (8009ea8 <__lshift+0xd0>)
 8009e06:	4829      	ldr	r0, [pc, #164]	@ (8009eac <__lshift+0xd4>)
 8009e08:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009e0c:	f001 fce0 	bl	800b7d0 <__assert_func>
 8009e10:	3101      	adds	r1, #1
 8009e12:	005b      	lsls	r3, r3, #1
 8009e14:	e7ee      	b.n	8009df4 <__lshift+0x1c>
 8009e16:	2300      	movs	r3, #0
 8009e18:	f100 0114 	add.w	r1, r0, #20
 8009e1c:	f100 0210 	add.w	r2, r0, #16
 8009e20:	4618      	mov	r0, r3
 8009e22:	4553      	cmp	r3, sl
 8009e24:	db33      	blt.n	8009e8e <__lshift+0xb6>
 8009e26:	6920      	ldr	r0, [r4, #16]
 8009e28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e2c:	f104 0314 	add.w	r3, r4, #20
 8009e30:	f019 091f 	ands.w	r9, r9, #31
 8009e34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009e3c:	d02b      	beq.n	8009e96 <__lshift+0xbe>
 8009e3e:	f1c9 0e20 	rsb	lr, r9, #32
 8009e42:	468a      	mov	sl, r1
 8009e44:	2200      	movs	r2, #0
 8009e46:	6818      	ldr	r0, [r3, #0]
 8009e48:	fa00 f009 	lsl.w	r0, r0, r9
 8009e4c:	4310      	orrs	r0, r2
 8009e4e:	f84a 0b04 	str.w	r0, [sl], #4
 8009e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e56:	459c      	cmp	ip, r3
 8009e58:	fa22 f20e 	lsr.w	r2, r2, lr
 8009e5c:	d8f3      	bhi.n	8009e46 <__lshift+0x6e>
 8009e5e:	ebac 0304 	sub.w	r3, ip, r4
 8009e62:	3b15      	subs	r3, #21
 8009e64:	f023 0303 	bic.w	r3, r3, #3
 8009e68:	3304      	adds	r3, #4
 8009e6a:	f104 0015 	add.w	r0, r4, #21
 8009e6e:	4584      	cmp	ip, r0
 8009e70:	bf38      	it	cc
 8009e72:	2304      	movcc	r3, #4
 8009e74:	50ca      	str	r2, [r1, r3]
 8009e76:	b10a      	cbz	r2, 8009e7c <__lshift+0xa4>
 8009e78:	f108 0602 	add.w	r6, r8, #2
 8009e7c:	3e01      	subs	r6, #1
 8009e7e:	4638      	mov	r0, r7
 8009e80:	612e      	str	r6, [r5, #16]
 8009e82:	4621      	mov	r1, r4
 8009e84:	f7ff fd90 	bl	80099a8 <_Bfree>
 8009e88:	4628      	mov	r0, r5
 8009e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e8e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e92:	3301      	adds	r3, #1
 8009e94:	e7c5      	b.n	8009e22 <__lshift+0x4a>
 8009e96:	3904      	subs	r1, #4
 8009e98:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e9c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ea0:	459c      	cmp	ip, r3
 8009ea2:	d8f9      	bhi.n	8009e98 <__lshift+0xc0>
 8009ea4:	e7ea      	b.n	8009e7c <__lshift+0xa4>
 8009ea6:	bf00      	nop
 8009ea8:	0800c209 	.word	0x0800c209
 8009eac:	0800c21a 	.word	0x0800c21a

08009eb0 <__mcmp>:
 8009eb0:	690a      	ldr	r2, [r1, #16]
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	6900      	ldr	r0, [r0, #16]
 8009eb6:	1a80      	subs	r0, r0, r2
 8009eb8:	b530      	push	{r4, r5, lr}
 8009eba:	d10e      	bne.n	8009eda <__mcmp+0x2a>
 8009ebc:	3314      	adds	r3, #20
 8009ebe:	3114      	adds	r1, #20
 8009ec0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009ec4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009ec8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009ecc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ed0:	4295      	cmp	r5, r2
 8009ed2:	d003      	beq.n	8009edc <__mcmp+0x2c>
 8009ed4:	d205      	bcs.n	8009ee2 <__mcmp+0x32>
 8009ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eda:	bd30      	pop	{r4, r5, pc}
 8009edc:	42a3      	cmp	r3, r4
 8009ede:	d3f3      	bcc.n	8009ec8 <__mcmp+0x18>
 8009ee0:	e7fb      	b.n	8009eda <__mcmp+0x2a>
 8009ee2:	2001      	movs	r0, #1
 8009ee4:	e7f9      	b.n	8009eda <__mcmp+0x2a>
	...

08009ee8 <__mdiff>:
 8009ee8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eec:	4689      	mov	r9, r1
 8009eee:	4606      	mov	r6, r0
 8009ef0:	4611      	mov	r1, r2
 8009ef2:	4648      	mov	r0, r9
 8009ef4:	4614      	mov	r4, r2
 8009ef6:	f7ff ffdb 	bl	8009eb0 <__mcmp>
 8009efa:	1e05      	subs	r5, r0, #0
 8009efc:	d112      	bne.n	8009f24 <__mdiff+0x3c>
 8009efe:	4629      	mov	r1, r5
 8009f00:	4630      	mov	r0, r6
 8009f02:	f7ff fd11 	bl	8009928 <_Balloc>
 8009f06:	4602      	mov	r2, r0
 8009f08:	b928      	cbnz	r0, 8009f16 <__mdiff+0x2e>
 8009f0a:	4b3f      	ldr	r3, [pc, #252]	@ (800a008 <__mdiff+0x120>)
 8009f0c:	f240 2137 	movw	r1, #567	@ 0x237
 8009f10:	483e      	ldr	r0, [pc, #248]	@ (800a00c <__mdiff+0x124>)
 8009f12:	f001 fc5d 	bl	800b7d0 <__assert_func>
 8009f16:	2301      	movs	r3, #1
 8009f18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f1c:	4610      	mov	r0, r2
 8009f1e:	b003      	add	sp, #12
 8009f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f24:	bfbc      	itt	lt
 8009f26:	464b      	movlt	r3, r9
 8009f28:	46a1      	movlt	r9, r4
 8009f2a:	4630      	mov	r0, r6
 8009f2c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009f30:	bfba      	itte	lt
 8009f32:	461c      	movlt	r4, r3
 8009f34:	2501      	movlt	r5, #1
 8009f36:	2500      	movge	r5, #0
 8009f38:	f7ff fcf6 	bl	8009928 <_Balloc>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	b918      	cbnz	r0, 8009f48 <__mdiff+0x60>
 8009f40:	4b31      	ldr	r3, [pc, #196]	@ (800a008 <__mdiff+0x120>)
 8009f42:	f240 2145 	movw	r1, #581	@ 0x245
 8009f46:	e7e3      	b.n	8009f10 <__mdiff+0x28>
 8009f48:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009f4c:	6926      	ldr	r6, [r4, #16]
 8009f4e:	60c5      	str	r5, [r0, #12]
 8009f50:	f109 0310 	add.w	r3, r9, #16
 8009f54:	f109 0514 	add.w	r5, r9, #20
 8009f58:	f104 0e14 	add.w	lr, r4, #20
 8009f5c:	f100 0b14 	add.w	fp, r0, #20
 8009f60:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009f64:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009f68:	9301      	str	r3, [sp, #4]
 8009f6a:	46d9      	mov	r9, fp
 8009f6c:	f04f 0c00 	mov.w	ip, #0
 8009f70:	9b01      	ldr	r3, [sp, #4]
 8009f72:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f76:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f7a:	9301      	str	r3, [sp, #4]
 8009f7c:	fa1f f38a 	uxth.w	r3, sl
 8009f80:	4619      	mov	r1, r3
 8009f82:	b283      	uxth	r3, r0
 8009f84:	1acb      	subs	r3, r1, r3
 8009f86:	0c00      	lsrs	r0, r0, #16
 8009f88:	4463      	add	r3, ip
 8009f8a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f8e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f92:	b29b      	uxth	r3, r3
 8009f94:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f98:	4576      	cmp	r6, lr
 8009f9a:	f849 3b04 	str.w	r3, [r9], #4
 8009f9e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009fa2:	d8e5      	bhi.n	8009f70 <__mdiff+0x88>
 8009fa4:	1b33      	subs	r3, r6, r4
 8009fa6:	3b15      	subs	r3, #21
 8009fa8:	f023 0303 	bic.w	r3, r3, #3
 8009fac:	3415      	adds	r4, #21
 8009fae:	3304      	adds	r3, #4
 8009fb0:	42a6      	cmp	r6, r4
 8009fb2:	bf38      	it	cc
 8009fb4:	2304      	movcc	r3, #4
 8009fb6:	441d      	add	r5, r3
 8009fb8:	445b      	add	r3, fp
 8009fba:	461e      	mov	r6, r3
 8009fbc:	462c      	mov	r4, r5
 8009fbe:	4544      	cmp	r4, r8
 8009fc0:	d30e      	bcc.n	8009fe0 <__mdiff+0xf8>
 8009fc2:	f108 0103 	add.w	r1, r8, #3
 8009fc6:	1b49      	subs	r1, r1, r5
 8009fc8:	f021 0103 	bic.w	r1, r1, #3
 8009fcc:	3d03      	subs	r5, #3
 8009fce:	45a8      	cmp	r8, r5
 8009fd0:	bf38      	it	cc
 8009fd2:	2100      	movcc	r1, #0
 8009fd4:	440b      	add	r3, r1
 8009fd6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fda:	b191      	cbz	r1, 800a002 <__mdiff+0x11a>
 8009fdc:	6117      	str	r7, [r2, #16]
 8009fde:	e79d      	b.n	8009f1c <__mdiff+0x34>
 8009fe0:	f854 1b04 	ldr.w	r1, [r4], #4
 8009fe4:	46e6      	mov	lr, ip
 8009fe6:	0c08      	lsrs	r0, r1, #16
 8009fe8:	fa1c fc81 	uxtah	ip, ip, r1
 8009fec:	4471      	add	r1, lr
 8009fee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009ff2:	b289      	uxth	r1, r1
 8009ff4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009ff8:	f846 1b04 	str.w	r1, [r6], #4
 8009ffc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a000:	e7dd      	b.n	8009fbe <__mdiff+0xd6>
 800a002:	3f01      	subs	r7, #1
 800a004:	e7e7      	b.n	8009fd6 <__mdiff+0xee>
 800a006:	bf00      	nop
 800a008:	0800c209 	.word	0x0800c209
 800a00c:	0800c21a 	.word	0x0800c21a

0800a010 <__ulp>:
 800a010:	b082      	sub	sp, #8
 800a012:	ed8d 0b00 	vstr	d0, [sp]
 800a016:	9a01      	ldr	r2, [sp, #4]
 800a018:	4b0f      	ldr	r3, [pc, #60]	@ (800a058 <__ulp+0x48>)
 800a01a:	4013      	ands	r3, r2
 800a01c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a020:	2b00      	cmp	r3, #0
 800a022:	dc08      	bgt.n	800a036 <__ulp+0x26>
 800a024:	425b      	negs	r3, r3
 800a026:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a02a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a02e:	da04      	bge.n	800a03a <__ulp+0x2a>
 800a030:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a034:	4113      	asrs	r3, r2
 800a036:	2200      	movs	r2, #0
 800a038:	e008      	b.n	800a04c <__ulp+0x3c>
 800a03a:	f1a2 0314 	sub.w	r3, r2, #20
 800a03e:	2b1e      	cmp	r3, #30
 800a040:	bfda      	itte	le
 800a042:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a046:	40da      	lsrle	r2, r3
 800a048:	2201      	movgt	r2, #1
 800a04a:	2300      	movs	r3, #0
 800a04c:	4619      	mov	r1, r3
 800a04e:	4610      	mov	r0, r2
 800a050:	ec41 0b10 	vmov	d0, r0, r1
 800a054:	b002      	add	sp, #8
 800a056:	4770      	bx	lr
 800a058:	7ff00000 	.word	0x7ff00000

0800a05c <__b2d>:
 800a05c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a060:	6906      	ldr	r6, [r0, #16]
 800a062:	f100 0814 	add.w	r8, r0, #20
 800a066:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a06a:	1f37      	subs	r7, r6, #4
 800a06c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a070:	4610      	mov	r0, r2
 800a072:	f7ff fd4b 	bl	8009b0c <__hi0bits>
 800a076:	f1c0 0320 	rsb	r3, r0, #32
 800a07a:	280a      	cmp	r0, #10
 800a07c:	600b      	str	r3, [r1, #0]
 800a07e:	491b      	ldr	r1, [pc, #108]	@ (800a0ec <__b2d+0x90>)
 800a080:	dc15      	bgt.n	800a0ae <__b2d+0x52>
 800a082:	f1c0 0c0b 	rsb	ip, r0, #11
 800a086:	fa22 f30c 	lsr.w	r3, r2, ip
 800a08a:	45b8      	cmp	r8, r7
 800a08c:	ea43 0501 	orr.w	r5, r3, r1
 800a090:	bf34      	ite	cc
 800a092:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a096:	2300      	movcs	r3, #0
 800a098:	3015      	adds	r0, #21
 800a09a:	fa02 f000 	lsl.w	r0, r2, r0
 800a09e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a0a2:	4303      	orrs	r3, r0
 800a0a4:	461c      	mov	r4, r3
 800a0a6:	ec45 4b10 	vmov	d0, r4, r5
 800a0aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0ae:	45b8      	cmp	r8, r7
 800a0b0:	bf3a      	itte	cc
 800a0b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a0b6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a0ba:	2300      	movcs	r3, #0
 800a0bc:	380b      	subs	r0, #11
 800a0be:	d012      	beq.n	800a0e6 <__b2d+0x8a>
 800a0c0:	f1c0 0120 	rsb	r1, r0, #32
 800a0c4:	fa23 f401 	lsr.w	r4, r3, r1
 800a0c8:	4082      	lsls	r2, r0
 800a0ca:	4322      	orrs	r2, r4
 800a0cc:	4547      	cmp	r7, r8
 800a0ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a0d2:	bf8c      	ite	hi
 800a0d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a0d8:	2200      	movls	r2, #0
 800a0da:	4083      	lsls	r3, r0
 800a0dc:	40ca      	lsrs	r2, r1
 800a0de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	e7de      	b.n	800a0a4 <__b2d+0x48>
 800a0e6:	ea42 0501 	orr.w	r5, r2, r1
 800a0ea:	e7db      	b.n	800a0a4 <__b2d+0x48>
 800a0ec:	3ff00000 	.word	0x3ff00000

0800a0f0 <__d2b>:
 800a0f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0f4:	460f      	mov	r7, r1
 800a0f6:	2101      	movs	r1, #1
 800a0f8:	ec59 8b10 	vmov	r8, r9, d0
 800a0fc:	4616      	mov	r6, r2
 800a0fe:	f7ff fc13 	bl	8009928 <_Balloc>
 800a102:	4604      	mov	r4, r0
 800a104:	b930      	cbnz	r0, 800a114 <__d2b+0x24>
 800a106:	4602      	mov	r2, r0
 800a108:	4b23      	ldr	r3, [pc, #140]	@ (800a198 <__d2b+0xa8>)
 800a10a:	4824      	ldr	r0, [pc, #144]	@ (800a19c <__d2b+0xac>)
 800a10c:	f240 310f 	movw	r1, #783	@ 0x30f
 800a110:	f001 fb5e 	bl	800b7d0 <__assert_func>
 800a114:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a118:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a11c:	b10d      	cbz	r5, 800a122 <__d2b+0x32>
 800a11e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a122:	9301      	str	r3, [sp, #4]
 800a124:	f1b8 0300 	subs.w	r3, r8, #0
 800a128:	d023      	beq.n	800a172 <__d2b+0x82>
 800a12a:	4668      	mov	r0, sp
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	f7ff fd0c 	bl	8009b4a <__lo0bits>
 800a132:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a136:	b1d0      	cbz	r0, 800a16e <__d2b+0x7e>
 800a138:	f1c0 0320 	rsb	r3, r0, #32
 800a13c:	fa02 f303 	lsl.w	r3, r2, r3
 800a140:	430b      	orrs	r3, r1
 800a142:	40c2      	lsrs	r2, r0
 800a144:	6163      	str	r3, [r4, #20]
 800a146:	9201      	str	r2, [sp, #4]
 800a148:	9b01      	ldr	r3, [sp, #4]
 800a14a:	61a3      	str	r3, [r4, #24]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	bf0c      	ite	eq
 800a150:	2201      	moveq	r2, #1
 800a152:	2202      	movne	r2, #2
 800a154:	6122      	str	r2, [r4, #16]
 800a156:	b1a5      	cbz	r5, 800a182 <__d2b+0x92>
 800a158:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a15c:	4405      	add	r5, r0
 800a15e:	603d      	str	r5, [r7, #0]
 800a160:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a164:	6030      	str	r0, [r6, #0]
 800a166:	4620      	mov	r0, r4
 800a168:	b003      	add	sp, #12
 800a16a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a16e:	6161      	str	r1, [r4, #20]
 800a170:	e7ea      	b.n	800a148 <__d2b+0x58>
 800a172:	a801      	add	r0, sp, #4
 800a174:	f7ff fce9 	bl	8009b4a <__lo0bits>
 800a178:	9b01      	ldr	r3, [sp, #4]
 800a17a:	6163      	str	r3, [r4, #20]
 800a17c:	3020      	adds	r0, #32
 800a17e:	2201      	movs	r2, #1
 800a180:	e7e8      	b.n	800a154 <__d2b+0x64>
 800a182:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a186:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a18a:	6038      	str	r0, [r7, #0]
 800a18c:	6918      	ldr	r0, [r3, #16]
 800a18e:	f7ff fcbd 	bl	8009b0c <__hi0bits>
 800a192:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a196:	e7e5      	b.n	800a164 <__d2b+0x74>
 800a198:	0800c209 	.word	0x0800c209
 800a19c:	0800c21a 	.word	0x0800c21a

0800a1a0 <__ratio>:
 800a1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a4:	b085      	sub	sp, #20
 800a1a6:	e9cd 1000 	strd	r1, r0, [sp]
 800a1aa:	a902      	add	r1, sp, #8
 800a1ac:	f7ff ff56 	bl	800a05c <__b2d>
 800a1b0:	9800      	ldr	r0, [sp, #0]
 800a1b2:	a903      	add	r1, sp, #12
 800a1b4:	ec55 4b10 	vmov	r4, r5, d0
 800a1b8:	f7ff ff50 	bl	800a05c <__b2d>
 800a1bc:	9b01      	ldr	r3, [sp, #4]
 800a1be:	6919      	ldr	r1, [r3, #16]
 800a1c0:	9b00      	ldr	r3, [sp, #0]
 800a1c2:	691b      	ldr	r3, [r3, #16]
 800a1c4:	1ac9      	subs	r1, r1, r3
 800a1c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a1ca:	1a9b      	subs	r3, r3, r2
 800a1cc:	ec5b ab10 	vmov	sl, fp, d0
 800a1d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	bfce      	itee	gt
 800a1d8:	462a      	movgt	r2, r5
 800a1da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a1de:	465a      	movle	r2, fp
 800a1e0:	462f      	mov	r7, r5
 800a1e2:	46d9      	mov	r9, fp
 800a1e4:	bfcc      	ite	gt
 800a1e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a1ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a1ee:	464b      	mov	r3, r9
 800a1f0:	4652      	mov	r2, sl
 800a1f2:	4620      	mov	r0, r4
 800a1f4:	4639      	mov	r1, r7
 800a1f6:	f7f6 fb29 	bl	800084c <__aeabi_ddiv>
 800a1fa:	ec41 0b10 	vmov	d0, r0, r1
 800a1fe:	b005      	add	sp, #20
 800a200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a204 <__copybits>:
 800a204:	3901      	subs	r1, #1
 800a206:	b570      	push	{r4, r5, r6, lr}
 800a208:	1149      	asrs	r1, r1, #5
 800a20a:	6914      	ldr	r4, [r2, #16]
 800a20c:	3101      	adds	r1, #1
 800a20e:	f102 0314 	add.w	r3, r2, #20
 800a212:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a216:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a21a:	1f05      	subs	r5, r0, #4
 800a21c:	42a3      	cmp	r3, r4
 800a21e:	d30c      	bcc.n	800a23a <__copybits+0x36>
 800a220:	1aa3      	subs	r3, r4, r2
 800a222:	3b11      	subs	r3, #17
 800a224:	f023 0303 	bic.w	r3, r3, #3
 800a228:	3211      	adds	r2, #17
 800a22a:	42a2      	cmp	r2, r4
 800a22c:	bf88      	it	hi
 800a22e:	2300      	movhi	r3, #0
 800a230:	4418      	add	r0, r3
 800a232:	2300      	movs	r3, #0
 800a234:	4288      	cmp	r0, r1
 800a236:	d305      	bcc.n	800a244 <__copybits+0x40>
 800a238:	bd70      	pop	{r4, r5, r6, pc}
 800a23a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a23e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a242:	e7eb      	b.n	800a21c <__copybits+0x18>
 800a244:	f840 3b04 	str.w	r3, [r0], #4
 800a248:	e7f4      	b.n	800a234 <__copybits+0x30>

0800a24a <__any_on>:
 800a24a:	f100 0214 	add.w	r2, r0, #20
 800a24e:	6900      	ldr	r0, [r0, #16]
 800a250:	114b      	asrs	r3, r1, #5
 800a252:	4298      	cmp	r0, r3
 800a254:	b510      	push	{r4, lr}
 800a256:	db11      	blt.n	800a27c <__any_on+0x32>
 800a258:	dd0a      	ble.n	800a270 <__any_on+0x26>
 800a25a:	f011 011f 	ands.w	r1, r1, #31
 800a25e:	d007      	beq.n	800a270 <__any_on+0x26>
 800a260:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a264:	fa24 f001 	lsr.w	r0, r4, r1
 800a268:	fa00 f101 	lsl.w	r1, r0, r1
 800a26c:	428c      	cmp	r4, r1
 800a26e:	d10b      	bne.n	800a288 <__any_on+0x3e>
 800a270:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a274:	4293      	cmp	r3, r2
 800a276:	d803      	bhi.n	800a280 <__any_on+0x36>
 800a278:	2000      	movs	r0, #0
 800a27a:	bd10      	pop	{r4, pc}
 800a27c:	4603      	mov	r3, r0
 800a27e:	e7f7      	b.n	800a270 <__any_on+0x26>
 800a280:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a284:	2900      	cmp	r1, #0
 800a286:	d0f5      	beq.n	800a274 <__any_on+0x2a>
 800a288:	2001      	movs	r0, #1
 800a28a:	e7f6      	b.n	800a27a <__any_on+0x30>

0800a28c <sulp>:
 800a28c:	b570      	push	{r4, r5, r6, lr}
 800a28e:	4604      	mov	r4, r0
 800a290:	460d      	mov	r5, r1
 800a292:	ec45 4b10 	vmov	d0, r4, r5
 800a296:	4616      	mov	r6, r2
 800a298:	f7ff feba 	bl	800a010 <__ulp>
 800a29c:	ec51 0b10 	vmov	r0, r1, d0
 800a2a0:	b17e      	cbz	r6, 800a2c2 <sulp+0x36>
 800a2a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a2a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	dd09      	ble.n	800a2c2 <sulp+0x36>
 800a2ae:	051b      	lsls	r3, r3, #20
 800a2b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a2b4:	2400      	movs	r4, #0
 800a2b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a2ba:	4622      	mov	r2, r4
 800a2bc:	462b      	mov	r3, r5
 800a2be:	f7f6 f99b 	bl	80005f8 <__aeabi_dmul>
 800a2c2:	ec41 0b10 	vmov	d0, r0, r1
 800a2c6:	bd70      	pop	{r4, r5, r6, pc}

0800a2c8 <_strtod_l>:
 800a2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2cc:	b09f      	sub	sp, #124	@ 0x7c
 800a2ce:	460c      	mov	r4, r1
 800a2d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a2d6:	9005      	str	r0, [sp, #20]
 800a2d8:	f04f 0a00 	mov.w	sl, #0
 800a2dc:	f04f 0b00 	mov.w	fp, #0
 800a2e0:	460a      	mov	r2, r1
 800a2e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a2e4:	7811      	ldrb	r1, [r2, #0]
 800a2e6:	292b      	cmp	r1, #43	@ 0x2b
 800a2e8:	d04a      	beq.n	800a380 <_strtod_l+0xb8>
 800a2ea:	d838      	bhi.n	800a35e <_strtod_l+0x96>
 800a2ec:	290d      	cmp	r1, #13
 800a2ee:	d832      	bhi.n	800a356 <_strtod_l+0x8e>
 800a2f0:	2908      	cmp	r1, #8
 800a2f2:	d832      	bhi.n	800a35a <_strtod_l+0x92>
 800a2f4:	2900      	cmp	r1, #0
 800a2f6:	d03b      	beq.n	800a370 <_strtod_l+0xa8>
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a2fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a2fe:	782a      	ldrb	r2, [r5, #0]
 800a300:	2a30      	cmp	r2, #48	@ 0x30
 800a302:	f040 80b3 	bne.w	800a46c <_strtod_l+0x1a4>
 800a306:	786a      	ldrb	r2, [r5, #1]
 800a308:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a30c:	2a58      	cmp	r2, #88	@ 0x58
 800a30e:	d16e      	bne.n	800a3ee <_strtod_l+0x126>
 800a310:	9302      	str	r3, [sp, #8]
 800a312:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a314:	9301      	str	r3, [sp, #4]
 800a316:	ab1a      	add	r3, sp, #104	@ 0x68
 800a318:	9300      	str	r3, [sp, #0]
 800a31a:	4a8e      	ldr	r2, [pc, #568]	@ (800a554 <_strtod_l+0x28c>)
 800a31c:	9805      	ldr	r0, [sp, #20]
 800a31e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a320:	a919      	add	r1, sp, #100	@ 0x64
 800a322:	f001 faef 	bl	800b904 <__gethex>
 800a326:	f010 060f 	ands.w	r6, r0, #15
 800a32a:	4604      	mov	r4, r0
 800a32c:	d005      	beq.n	800a33a <_strtod_l+0x72>
 800a32e:	2e06      	cmp	r6, #6
 800a330:	d128      	bne.n	800a384 <_strtod_l+0xbc>
 800a332:	3501      	adds	r5, #1
 800a334:	2300      	movs	r3, #0
 800a336:	9519      	str	r5, [sp, #100]	@ 0x64
 800a338:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a33a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f040 858e 	bne.w	800ae5e <_strtod_l+0xb96>
 800a342:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a344:	b1cb      	cbz	r3, 800a37a <_strtod_l+0xb2>
 800a346:	4652      	mov	r2, sl
 800a348:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a34c:	ec43 2b10 	vmov	d0, r2, r3
 800a350:	b01f      	add	sp, #124	@ 0x7c
 800a352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a356:	2920      	cmp	r1, #32
 800a358:	d1ce      	bne.n	800a2f8 <_strtod_l+0x30>
 800a35a:	3201      	adds	r2, #1
 800a35c:	e7c1      	b.n	800a2e2 <_strtod_l+0x1a>
 800a35e:	292d      	cmp	r1, #45	@ 0x2d
 800a360:	d1ca      	bne.n	800a2f8 <_strtod_l+0x30>
 800a362:	2101      	movs	r1, #1
 800a364:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a366:	1c51      	adds	r1, r2, #1
 800a368:	9119      	str	r1, [sp, #100]	@ 0x64
 800a36a:	7852      	ldrb	r2, [r2, #1]
 800a36c:	2a00      	cmp	r2, #0
 800a36e:	d1c5      	bne.n	800a2fc <_strtod_l+0x34>
 800a370:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a372:	9419      	str	r4, [sp, #100]	@ 0x64
 800a374:	2b00      	cmp	r3, #0
 800a376:	f040 8570 	bne.w	800ae5a <_strtod_l+0xb92>
 800a37a:	4652      	mov	r2, sl
 800a37c:	465b      	mov	r3, fp
 800a37e:	e7e5      	b.n	800a34c <_strtod_l+0x84>
 800a380:	2100      	movs	r1, #0
 800a382:	e7ef      	b.n	800a364 <_strtod_l+0x9c>
 800a384:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a386:	b13a      	cbz	r2, 800a398 <_strtod_l+0xd0>
 800a388:	2135      	movs	r1, #53	@ 0x35
 800a38a:	a81c      	add	r0, sp, #112	@ 0x70
 800a38c:	f7ff ff3a 	bl	800a204 <__copybits>
 800a390:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a392:	9805      	ldr	r0, [sp, #20]
 800a394:	f7ff fb08 	bl	80099a8 <_Bfree>
 800a398:	3e01      	subs	r6, #1
 800a39a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a39c:	2e04      	cmp	r6, #4
 800a39e:	d806      	bhi.n	800a3ae <_strtod_l+0xe6>
 800a3a0:	e8df f006 	tbb	[pc, r6]
 800a3a4:	201d0314 	.word	0x201d0314
 800a3a8:	14          	.byte	0x14
 800a3a9:	00          	.byte	0x00
 800a3aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a3ae:	05e1      	lsls	r1, r4, #23
 800a3b0:	bf48      	it	mi
 800a3b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a3b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a3ba:	0d1b      	lsrs	r3, r3, #20
 800a3bc:	051b      	lsls	r3, r3, #20
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d1bb      	bne.n	800a33a <_strtod_l+0x72>
 800a3c2:	f7fe fb31 	bl	8008a28 <__errno>
 800a3c6:	2322      	movs	r3, #34	@ 0x22
 800a3c8:	6003      	str	r3, [r0, #0]
 800a3ca:	e7b6      	b.n	800a33a <_strtod_l+0x72>
 800a3cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a3d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a3d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a3d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a3dc:	e7e7      	b.n	800a3ae <_strtod_l+0xe6>
 800a3de:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800a55c <_strtod_l+0x294>
 800a3e2:	e7e4      	b.n	800a3ae <_strtod_l+0xe6>
 800a3e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a3e8:	f04f 3aff 	mov.w	sl, #4294967295
 800a3ec:	e7df      	b.n	800a3ae <_strtod_l+0xe6>
 800a3ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3f0:	1c5a      	adds	r2, r3, #1
 800a3f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a3f4:	785b      	ldrb	r3, [r3, #1]
 800a3f6:	2b30      	cmp	r3, #48	@ 0x30
 800a3f8:	d0f9      	beq.n	800a3ee <_strtod_l+0x126>
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d09d      	beq.n	800a33a <_strtod_l+0x72>
 800a3fe:	2301      	movs	r3, #1
 800a400:	9309      	str	r3, [sp, #36]	@ 0x24
 800a402:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a404:	930c      	str	r3, [sp, #48]	@ 0x30
 800a406:	2300      	movs	r3, #0
 800a408:	9308      	str	r3, [sp, #32]
 800a40a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a40c:	461f      	mov	r7, r3
 800a40e:	220a      	movs	r2, #10
 800a410:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a412:	7805      	ldrb	r5, [r0, #0]
 800a414:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a418:	b2d9      	uxtb	r1, r3
 800a41a:	2909      	cmp	r1, #9
 800a41c:	d928      	bls.n	800a470 <_strtod_l+0x1a8>
 800a41e:	494e      	ldr	r1, [pc, #312]	@ (800a558 <_strtod_l+0x290>)
 800a420:	2201      	movs	r2, #1
 800a422:	f001 f979 	bl	800b718 <strncmp>
 800a426:	2800      	cmp	r0, #0
 800a428:	d032      	beq.n	800a490 <_strtod_l+0x1c8>
 800a42a:	2000      	movs	r0, #0
 800a42c:	462a      	mov	r2, r5
 800a42e:	4681      	mov	r9, r0
 800a430:	463d      	mov	r5, r7
 800a432:	4603      	mov	r3, r0
 800a434:	2a65      	cmp	r2, #101	@ 0x65
 800a436:	d001      	beq.n	800a43c <_strtod_l+0x174>
 800a438:	2a45      	cmp	r2, #69	@ 0x45
 800a43a:	d114      	bne.n	800a466 <_strtod_l+0x19e>
 800a43c:	b91d      	cbnz	r5, 800a446 <_strtod_l+0x17e>
 800a43e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a440:	4302      	orrs	r2, r0
 800a442:	d095      	beq.n	800a370 <_strtod_l+0xa8>
 800a444:	2500      	movs	r5, #0
 800a446:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a448:	1c62      	adds	r2, r4, #1
 800a44a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a44c:	7862      	ldrb	r2, [r4, #1]
 800a44e:	2a2b      	cmp	r2, #43	@ 0x2b
 800a450:	d077      	beq.n	800a542 <_strtod_l+0x27a>
 800a452:	2a2d      	cmp	r2, #45	@ 0x2d
 800a454:	d07b      	beq.n	800a54e <_strtod_l+0x286>
 800a456:	f04f 0c00 	mov.w	ip, #0
 800a45a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a45e:	2909      	cmp	r1, #9
 800a460:	f240 8082 	bls.w	800a568 <_strtod_l+0x2a0>
 800a464:	9419      	str	r4, [sp, #100]	@ 0x64
 800a466:	f04f 0800 	mov.w	r8, #0
 800a46a:	e0a2      	b.n	800a5b2 <_strtod_l+0x2ea>
 800a46c:	2300      	movs	r3, #0
 800a46e:	e7c7      	b.n	800a400 <_strtod_l+0x138>
 800a470:	2f08      	cmp	r7, #8
 800a472:	bfd5      	itete	le
 800a474:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a476:	9908      	ldrgt	r1, [sp, #32]
 800a478:	fb02 3301 	mlale	r3, r2, r1, r3
 800a47c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a480:	f100 0001 	add.w	r0, r0, #1
 800a484:	bfd4      	ite	le
 800a486:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a488:	9308      	strgt	r3, [sp, #32]
 800a48a:	3701      	adds	r7, #1
 800a48c:	9019      	str	r0, [sp, #100]	@ 0x64
 800a48e:	e7bf      	b.n	800a410 <_strtod_l+0x148>
 800a490:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a492:	1c5a      	adds	r2, r3, #1
 800a494:	9219      	str	r2, [sp, #100]	@ 0x64
 800a496:	785a      	ldrb	r2, [r3, #1]
 800a498:	b37f      	cbz	r7, 800a4fa <_strtod_l+0x232>
 800a49a:	4681      	mov	r9, r0
 800a49c:	463d      	mov	r5, r7
 800a49e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a4a2:	2b09      	cmp	r3, #9
 800a4a4:	d912      	bls.n	800a4cc <_strtod_l+0x204>
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e7c4      	b.n	800a434 <_strtod_l+0x16c>
 800a4aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4ac:	1c5a      	adds	r2, r3, #1
 800a4ae:	9219      	str	r2, [sp, #100]	@ 0x64
 800a4b0:	785a      	ldrb	r2, [r3, #1]
 800a4b2:	3001      	adds	r0, #1
 800a4b4:	2a30      	cmp	r2, #48	@ 0x30
 800a4b6:	d0f8      	beq.n	800a4aa <_strtod_l+0x1e2>
 800a4b8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a4bc:	2b08      	cmp	r3, #8
 800a4be:	f200 84d3 	bhi.w	800ae68 <_strtod_l+0xba0>
 800a4c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4c4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4c6:	4681      	mov	r9, r0
 800a4c8:	2000      	movs	r0, #0
 800a4ca:	4605      	mov	r5, r0
 800a4cc:	3a30      	subs	r2, #48	@ 0x30
 800a4ce:	f100 0301 	add.w	r3, r0, #1
 800a4d2:	d02a      	beq.n	800a52a <_strtod_l+0x262>
 800a4d4:	4499      	add	r9, r3
 800a4d6:	eb00 0c05 	add.w	ip, r0, r5
 800a4da:	462b      	mov	r3, r5
 800a4dc:	210a      	movs	r1, #10
 800a4de:	4563      	cmp	r3, ip
 800a4e0:	d10d      	bne.n	800a4fe <_strtod_l+0x236>
 800a4e2:	1c69      	adds	r1, r5, #1
 800a4e4:	4401      	add	r1, r0
 800a4e6:	4428      	add	r0, r5
 800a4e8:	2808      	cmp	r0, #8
 800a4ea:	dc16      	bgt.n	800a51a <_strtod_l+0x252>
 800a4ec:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a4ee:	230a      	movs	r3, #10
 800a4f0:	fb03 2300 	mla	r3, r3, r0, r2
 800a4f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	e018      	b.n	800a52c <_strtod_l+0x264>
 800a4fa:	4638      	mov	r0, r7
 800a4fc:	e7da      	b.n	800a4b4 <_strtod_l+0x1ec>
 800a4fe:	2b08      	cmp	r3, #8
 800a500:	f103 0301 	add.w	r3, r3, #1
 800a504:	dc03      	bgt.n	800a50e <_strtod_l+0x246>
 800a506:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a508:	434e      	muls	r6, r1
 800a50a:	960a      	str	r6, [sp, #40]	@ 0x28
 800a50c:	e7e7      	b.n	800a4de <_strtod_l+0x216>
 800a50e:	2b10      	cmp	r3, #16
 800a510:	bfde      	ittt	le
 800a512:	9e08      	ldrle	r6, [sp, #32]
 800a514:	434e      	mulle	r6, r1
 800a516:	9608      	strle	r6, [sp, #32]
 800a518:	e7e1      	b.n	800a4de <_strtod_l+0x216>
 800a51a:	280f      	cmp	r0, #15
 800a51c:	dceb      	bgt.n	800a4f6 <_strtod_l+0x22e>
 800a51e:	9808      	ldr	r0, [sp, #32]
 800a520:	230a      	movs	r3, #10
 800a522:	fb03 2300 	mla	r3, r3, r0, r2
 800a526:	9308      	str	r3, [sp, #32]
 800a528:	e7e5      	b.n	800a4f6 <_strtod_l+0x22e>
 800a52a:	4629      	mov	r1, r5
 800a52c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a52e:	1c50      	adds	r0, r2, #1
 800a530:	9019      	str	r0, [sp, #100]	@ 0x64
 800a532:	7852      	ldrb	r2, [r2, #1]
 800a534:	4618      	mov	r0, r3
 800a536:	460d      	mov	r5, r1
 800a538:	e7b1      	b.n	800a49e <_strtod_l+0x1d6>
 800a53a:	f04f 0900 	mov.w	r9, #0
 800a53e:	2301      	movs	r3, #1
 800a540:	e77d      	b.n	800a43e <_strtod_l+0x176>
 800a542:	f04f 0c00 	mov.w	ip, #0
 800a546:	1ca2      	adds	r2, r4, #2
 800a548:	9219      	str	r2, [sp, #100]	@ 0x64
 800a54a:	78a2      	ldrb	r2, [r4, #2]
 800a54c:	e785      	b.n	800a45a <_strtod_l+0x192>
 800a54e:	f04f 0c01 	mov.w	ip, #1
 800a552:	e7f8      	b.n	800a546 <_strtod_l+0x27e>
 800a554:	0800c388 	.word	0x0800c388
 800a558:	0800c370 	.word	0x0800c370
 800a55c:	7ff00000 	.word	0x7ff00000
 800a560:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a562:	1c51      	adds	r1, r2, #1
 800a564:	9119      	str	r1, [sp, #100]	@ 0x64
 800a566:	7852      	ldrb	r2, [r2, #1]
 800a568:	2a30      	cmp	r2, #48	@ 0x30
 800a56a:	d0f9      	beq.n	800a560 <_strtod_l+0x298>
 800a56c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a570:	2908      	cmp	r1, #8
 800a572:	f63f af78 	bhi.w	800a466 <_strtod_l+0x19e>
 800a576:	3a30      	subs	r2, #48	@ 0x30
 800a578:	920e      	str	r2, [sp, #56]	@ 0x38
 800a57a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a57c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a57e:	f04f 080a 	mov.w	r8, #10
 800a582:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a584:	1c56      	adds	r6, r2, #1
 800a586:	9619      	str	r6, [sp, #100]	@ 0x64
 800a588:	7852      	ldrb	r2, [r2, #1]
 800a58a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a58e:	f1be 0f09 	cmp.w	lr, #9
 800a592:	d939      	bls.n	800a608 <_strtod_l+0x340>
 800a594:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a596:	1a76      	subs	r6, r6, r1
 800a598:	2e08      	cmp	r6, #8
 800a59a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a59e:	dc03      	bgt.n	800a5a8 <_strtod_l+0x2e0>
 800a5a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a5a2:	4588      	cmp	r8, r1
 800a5a4:	bfa8      	it	ge
 800a5a6:	4688      	movge	r8, r1
 800a5a8:	f1bc 0f00 	cmp.w	ip, #0
 800a5ac:	d001      	beq.n	800a5b2 <_strtod_l+0x2ea>
 800a5ae:	f1c8 0800 	rsb	r8, r8, #0
 800a5b2:	2d00      	cmp	r5, #0
 800a5b4:	d14e      	bne.n	800a654 <_strtod_l+0x38c>
 800a5b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5b8:	4308      	orrs	r0, r1
 800a5ba:	f47f aebe 	bne.w	800a33a <_strtod_l+0x72>
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	f47f aed6 	bne.w	800a370 <_strtod_l+0xa8>
 800a5c4:	2a69      	cmp	r2, #105	@ 0x69
 800a5c6:	d028      	beq.n	800a61a <_strtod_l+0x352>
 800a5c8:	dc25      	bgt.n	800a616 <_strtod_l+0x34e>
 800a5ca:	2a49      	cmp	r2, #73	@ 0x49
 800a5cc:	d025      	beq.n	800a61a <_strtod_l+0x352>
 800a5ce:	2a4e      	cmp	r2, #78	@ 0x4e
 800a5d0:	f47f aece 	bne.w	800a370 <_strtod_l+0xa8>
 800a5d4:	499b      	ldr	r1, [pc, #620]	@ (800a844 <_strtod_l+0x57c>)
 800a5d6:	a819      	add	r0, sp, #100	@ 0x64
 800a5d8:	f001 fbb6 	bl	800bd48 <__match>
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	f43f aec7 	beq.w	800a370 <_strtod_l+0xa8>
 800a5e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	2b28      	cmp	r3, #40	@ 0x28
 800a5e8:	d12e      	bne.n	800a648 <_strtod_l+0x380>
 800a5ea:	4997      	ldr	r1, [pc, #604]	@ (800a848 <_strtod_l+0x580>)
 800a5ec:	aa1c      	add	r2, sp, #112	@ 0x70
 800a5ee:	a819      	add	r0, sp, #100	@ 0x64
 800a5f0:	f001 fbbe 	bl	800bd70 <__hexnan>
 800a5f4:	2805      	cmp	r0, #5
 800a5f6:	d127      	bne.n	800a648 <_strtod_l+0x380>
 800a5f8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a5fa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a5fe:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a602:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a606:	e698      	b.n	800a33a <_strtod_l+0x72>
 800a608:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a60a:	fb08 2101 	mla	r1, r8, r1, r2
 800a60e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a612:	920e      	str	r2, [sp, #56]	@ 0x38
 800a614:	e7b5      	b.n	800a582 <_strtod_l+0x2ba>
 800a616:	2a6e      	cmp	r2, #110	@ 0x6e
 800a618:	e7da      	b.n	800a5d0 <_strtod_l+0x308>
 800a61a:	498c      	ldr	r1, [pc, #560]	@ (800a84c <_strtod_l+0x584>)
 800a61c:	a819      	add	r0, sp, #100	@ 0x64
 800a61e:	f001 fb93 	bl	800bd48 <__match>
 800a622:	2800      	cmp	r0, #0
 800a624:	f43f aea4 	beq.w	800a370 <_strtod_l+0xa8>
 800a628:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a62a:	4989      	ldr	r1, [pc, #548]	@ (800a850 <_strtod_l+0x588>)
 800a62c:	3b01      	subs	r3, #1
 800a62e:	a819      	add	r0, sp, #100	@ 0x64
 800a630:	9319      	str	r3, [sp, #100]	@ 0x64
 800a632:	f001 fb89 	bl	800bd48 <__match>
 800a636:	b910      	cbnz	r0, 800a63e <_strtod_l+0x376>
 800a638:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a63a:	3301      	adds	r3, #1
 800a63c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a63e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800a860 <_strtod_l+0x598>
 800a642:	f04f 0a00 	mov.w	sl, #0
 800a646:	e678      	b.n	800a33a <_strtod_l+0x72>
 800a648:	4882      	ldr	r0, [pc, #520]	@ (800a854 <_strtod_l+0x58c>)
 800a64a:	f001 f8b9 	bl	800b7c0 <nan>
 800a64e:	ec5b ab10 	vmov	sl, fp, d0
 800a652:	e672      	b.n	800a33a <_strtod_l+0x72>
 800a654:	eba8 0309 	sub.w	r3, r8, r9
 800a658:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a65a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a65c:	2f00      	cmp	r7, #0
 800a65e:	bf08      	it	eq
 800a660:	462f      	moveq	r7, r5
 800a662:	2d10      	cmp	r5, #16
 800a664:	462c      	mov	r4, r5
 800a666:	bfa8      	it	ge
 800a668:	2410      	movge	r4, #16
 800a66a:	f7f5 ff4b 	bl	8000504 <__aeabi_ui2d>
 800a66e:	2d09      	cmp	r5, #9
 800a670:	4682      	mov	sl, r0
 800a672:	468b      	mov	fp, r1
 800a674:	dc13      	bgt.n	800a69e <_strtod_l+0x3d6>
 800a676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a678:	2b00      	cmp	r3, #0
 800a67a:	f43f ae5e 	beq.w	800a33a <_strtod_l+0x72>
 800a67e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a680:	dd78      	ble.n	800a774 <_strtod_l+0x4ac>
 800a682:	2b16      	cmp	r3, #22
 800a684:	dc5f      	bgt.n	800a746 <_strtod_l+0x47e>
 800a686:	4974      	ldr	r1, [pc, #464]	@ (800a858 <_strtod_l+0x590>)
 800a688:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a68c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a690:	4652      	mov	r2, sl
 800a692:	465b      	mov	r3, fp
 800a694:	f7f5 ffb0 	bl	80005f8 <__aeabi_dmul>
 800a698:	4682      	mov	sl, r0
 800a69a:	468b      	mov	fp, r1
 800a69c:	e64d      	b.n	800a33a <_strtod_l+0x72>
 800a69e:	4b6e      	ldr	r3, [pc, #440]	@ (800a858 <_strtod_l+0x590>)
 800a6a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a6a4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a6a8:	f7f5 ffa6 	bl	80005f8 <__aeabi_dmul>
 800a6ac:	4682      	mov	sl, r0
 800a6ae:	9808      	ldr	r0, [sp, #32]
 800a6b0:	468b      	mov	fp, r1
 800a6b2:	f7f5 ff27 	bl	8000504 <__aeabi_ui2d>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	4650      	mov	r0, sl
 800a6bc:	4659      	mov	r1, fp
 800a6be:	f7f5 fde5 	bl	800028c <__adddf3>
 800a6c2:	2d0f      	cmp	r5, #15
 800a6c4:	4682      	mov	sl, r0
 800a6c6:	468b      	mov	fp, r1
 800a6c8:	ddd5      	ble.n	800a676 <_strtod_l+0x3ae>
 800a6ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6cc:	1b2c      	subs	r4, r5, r4
 800a6ce:	441c      	add	r4, r3
 800a6d0:	2c00      	cmp	r4, #0
 800a6d2:	f340 8096 	ble.w	800a802 <_strtod_l+0x53a>
 800a6d6:	f014 030f 	ands.w	r3, r4, #15
 800a6da:	d00a      	beq.n	800a6f2 <_strtod_l+0x42a>
 800a6dc:	495e      	ldr	r1, [pc, #376]	@ (800a858 <_strtod_l+0x590>)
 800a6de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a6e2:	4652      	mov	r2, sl
 800a6e4:	465b      	mov	r3, fp
 800a6e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6ea:	f7f5 ff85 	bl	80005f8 <__aeabi_dmul>
 800a6ee:	4682      	mov	sl, r0
 800a6f0:	468b      	mov	fp, r1
 800a6f2:	f034 040f 	bics.w	r4, r4, #15
 800a6f6:	d073      	beq.n	800a7e0 <_strtod_l+0x518>
 800a6f8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a6fc:	dd48      	ble.n	800a790 <_strtod_l+0x4c8>
 800a6fe:	2400      	movs	r4, #0
 800a700:	46a0      	mov	r8, r4
 800a702:	940a      	str	r4, [sp, #40]	@ 0x28
 800a704:	46a1      	mov	r9, r4
 800a706:	9a05      	ldr	r2, [sp, #20]
 800a708:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a860 <_strtod_l+0x598>
 800a70c:	2322      	movs	r3, #34	@ 0x22
 800a70e:	6013      	str	r3, [r2, #0]
 800a710:	f04f 0a00 	mov.w	sl, #0
 800a714:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a716:	2b00      	cmp	r3, #0
 800a718:	f43f ae0f 	beq.w	800a33a <_strtod_l+0x72>
 800a71c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a71e:	9805      	ldr	r0, [sp, #20]
 800a720:	f7ff f942 	bl	80099a8 <_Bfree>
 800a724:	9805      	ldr	r0, [sp, #20]
 800a726:	4649      	mov	r1, r9
 800a728:	f7ff f93e 	bl	80099a8 <_Bfree>
 800a72c:	9805      	ldr	r0, [sp, #20]
 800a72e:	4641      	mov	r1, r8
 800a730:	f7ff f93a 	bl	80099a8 <_Bfree>
 800a734:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a736:	9805      	ldr	r0, [sp, #20]
 800a738:	f7ff f936 	bl	80099a8 <_Bfree>
 800a73c:	9805      	ldr	r0, [sp, #20]
 800a73e:	4621      	mov	r1, r4
 800a740:	f7ff f932 	bl	80099a8 <_Bfree>
 800a744:	e5f9      	b.n	800a33a <_strtod_l+0x72>
 800a746:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a748:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a74c:	4293      	cmp	r3, r2
 800a74e:	dbbc      	blt.n	800a6ca <_strtod_l+0x402>
 800a750:	4c41      	ldr	r4, [pc, #260]	@ (800a858 <_strtod_l+0x590>)
 800a752:	f1c5 050f 	rsb	r5, r5, #15
 800a756:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a75a:	4652      	mov	r2, sl
 800a75c:	465b      	mov	r3, fp
 800a75e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a762:	f7f5 ff49 	bl	80005f8 <__aeabi_dmul>
 800a766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a768:	1b5d      	subs	r5, r3, r5
 800a76a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a76e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a772:	e78f      	b.n	800a694 <_strtod_l+0x3cc>
 800a774:	3316      	adds	r3, #22
 800a776:	dba8      	blt.n	800a6ca <_strtod_l+0x402>
 800a778:	4b37      	ldr	r3, [pc, #220]	@ (800a858 <_strtod_l+0x590>)
 800a77a:	eba9 0808 	sub.w	r8, r9, r8
 800a77e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a782:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a786:	4650      	mov	r0, sl
 800a788:	4659      	mov	r1, fp
 800a78a:	f7f6 f85f 	bl	800084c <__aeabi_ddiv>
 800a78e:	e783      	b.n	800a698 <_strtod_l+0x3d0>
 800a790:	4b32      	ldr	r3, [pc, #200]	@ (800a85c <_strtod_l+0x594>)
 800a792:	9308      	str	r3, [sp, #32]
 800a794:	2300      	movs	r3, #0
 800a796:	1124      	asrs	r4, r4, #4
 800a798:	4650      	mov	r0, sl
 800a79a:	4659      	mov	r1, fp
 800a79c:	461e      	mov	r6, r3
 800a79e:	2c01      	cmp	r4, #1
 800a7a0:	dc21      	bgt.n	800a7e6 <_strtod_l+0x51e>
 800a7a2:	b10b      	cbz	r3, 800a7a8 <_strtod_l+0x4e0>
 800a7a4:	4682      	mov	sl, r0
 800a7a6:	468b      	mov	fp, r1
 800a7a8:	492c      	ldr	r1, [pc, #176]	@ (800a85c <_strtod_l+0x594>)
 800a7aa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a7ae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a7b2:	4652      	mov	r2, sl
 800a7b4:	465b      	mov	r3, fp
 800a7b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7ba:	f7f5 ff1d 	bl	80005f8 <__aeabi_dmul>
 800a7be:	4b28      	ldr	r3, [pc, #160]	@ (800a860 <_strtod_l+0x598>)
 800a7c0:	460a      	mov	r2, r1
 800a7c2:	400b      	ands	r3, r1
 800a7c4:	4927      	ldr	r1, [pc, #156]	@ (800a864 <_strtod_l+0x59c>)
 800a7c6:	428b      	cmp	r3, r1
 800a7c8:	4682      	mov	sl, r0
 800a7ca:	d898      	bhi.n	800a6fe <_strtod_l+0x436>
 800a7cc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a7d0:	428b      	cmp	r3, r1
 800a7d2:	bf86      	itte	hi
 800a7d4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800a868 <_strtod_l+0x5a0>
 800a7d8:	f04f 3aff 	movhi.w	sl, #4294967295
 800a7dc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	9308      	str	r3, [sp, #32]
 800a7e4:	e07a      	b.n	800a8dc <_strtod_l+0x614>
 800a7e6:	07e2      	lsls	r2, r4, #31
 800a7e8:	d505      	bpl.n	800a7f6 <_strtod_l+0x52e>
 800a7ea:	9b08      	ldr	r3, [sp, #32]
 800a7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f0:	f7f5 ff02 	bl	80005f8 <__aeabi_dmul>
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	9a08      	ldr	r2, [sp, #32]
 800a7f8:	3208      	adds	r2, #8
 800a7fa:	3601      	adds	r6, #1
 800a7fc:	1064      	asrs	r4, r4, #1
 800a7fe:	9208      	str	r2, [sp, #32]
 800a800:	e7cd      	b.n	800a79e <_strtod_l+0x4d6>
 800a802:	d0ed      	beq.n	800a7e0 <_strtod_l+0x518>
 800a804:	4264      	negs	r4, r4
 800a806:	f014 020f 	ands.w	r2, r4, #15
 800a80a:	d00a      	beq.n	800a822 <_strtod_l+0x55a>
 800a80c:	4b12      	ldr	r3, [pc, #72]	@ (800a858 <_strtod_l+0x590>)
 800a80e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a812:	4650      	mov	r0, sl
 800a814:	4659      	mov	r1, fp
 800a816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81a:	f7f6 f817 	bl	800084c <__aeabi_ddiv>
 800a81e:	4682      	mov	sl, r0
 800a820:	468b      	mov	fp, r1
 800a822:	1124      	asrs	r4, r4, #4
 800a824:	d0dc      	beq.n	800a7e0 <_strtod_l+0x518>
 800a826:	2c1f      	cmp	r4, #31
 800a828:	dd20      	ble.n	800a86c <_strtod_l+0x5a4>
 800a82a:	2400      	movs	r4, #0
 800a82c:	46a0      	mov	r8, r4
 800a82e:	940a      	str	r4, [sp, #40]	@ 0x28
 800a830:	46a1      	mov	r9, r4
 800a832:	9a05      	ldr	r2, [sp, #20]
 800a834:	2322      	movs	r3, #34	@ 0x22
 800a836:	f04f 0a00 	mov.w	sl, #0
 800a83a:	f04f 0b00 	mov.w	fp, #0
 800a83e:	6013      	str	r3, [r2, #0]
 800a840:	e768      	b.n	800a714 <_strtod_l+0x44c>
 800a842:	bf00      	nop
 800a844:	0800c161 	.word	0x0800c161
 800a848:	0800c374 	.word	0x0800c374
 800a84c:	0800c159 	.word	0x0800c159
 800a850:	0800c190 	.word	0x0800c190
 800a854:	0800c51d 	.word	0x0800c51d
 800a858:	0800c2a8 	.word	0x0800c2a8
 800a85c:	0800c280 	.word	0x0800c280
 800a860:	7ff00000 	.word	0x7ff00000
 800a864:	7ca00000 	.word	0x7ca00000
 800a868:	7fefffff 	.word	0x7fefffff
 800a86c:	f014 0310 	ands.w	r3, r4, #16
 800a870:	bf18      	it	ne
 800a872:	236a      	movne	r3, #106	@ 0x6a
 800a874:	4ea9      	ldr	r6, [pc, #676]	@ (800ab1c <_strtod_l+0x854>)
 800a876:	9308      	str	r3, [sp, #32]
 800a878:	4650      	mov	r0, sl
 800a87a:	4659      	mov	r1, fp
 800a87c:	2300      	movs	r3, #0
 800a87e:	07e2      	lsls	r2, r4, #31
 800a880:	d504      	bpl.n	800a88c <_strtod_l+0x5c4>
 800a882:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a886:	f7f5 feb7 	bl	80005f8 <__aeabi_dmul>
 800a88a:	2301      	movs	r3, #1
 800a88c:	1064      	asrs	r4, r4, #1
 800a88e:	f106 0608 	add.w	r6, r6, #8
 800a892:	d1f4      	bne.n	800a87e <_strtod_l+0x5b6>
 800a894:	b10b      	cbz	r3, 800a89a <_strtod_l+0x5d2>
 800a896:	4682      	mov	sl, r0
 800a898:	468b      	mov	fp, r1
 800a89a:	9b08      	ldr	r3, [sp, #32]
 800a89c:	b1b3      	cbz	r3, 800a8cc <_strtod_l+0x604>
 800a89e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a8a2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	4659      	mov	r1, fp
 800a8aa:	dd0f      	ble.n	800a8cc <_strtod_l+0x604>
 800a8ac:	2b1f      	cmp	r3, #31
 800a8ae:	dd55      	ble.n	800a95c <_strtod_l+0x694>
 800a8b0:	2b34      	cmp	r3, #52	@ 0x34
 800a8b2:	bfde      	ittt	le
 800a8b4:	f04f 33ff 	movle.w	r3, #4294967295
 800a8b8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a8bc:	4093      	lslle	r3, r2
 800a8be:	f04f 0a00 	mov.w	sl, #0
 800a8c2:	bfcc      	ite	gt
 800a8c4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a8c8:	ea03 0b01 	andle.w	fp, r3, r1
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	4650      	mov	r0, sl
 800a8d2:	4659      	mov	r1, fp
 800a8d4:	f7f6 f8f8 	bl	8000ac8 <__aeabi_dcmpeq>
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	d1a6      	bne.n	800a82a <_strtod_l+0x562>
 800a8dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8de:	9300      	str	r3, [sp, #0]
 800a8e0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a8e2:	9805      	ldr	r0, [sp, #20]
 800a8e4:	462b      	mov	r3, r5
 800a8e6:	463a      	mov	r2, r7
 800a8e8:	f7ff f8c6 	bl	8009a78 <__s2b>
 800a8ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800a8ee:	2800      	cmp	r0, #0
 800a8f0:	f43f af05 	beq.w	800a6fe <_strtod_l+0x436>
 800a8f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8f6:	2a00      	cmp	r2, #0
 800a8f8:	eba9 0308 	sub.w	r3, r9, r8
 800a8fc:	bfa8      	it	ge
 800a8fe:	2300      	movge	r3, #0
 800a900:	9312      	str	r3, [sp, #72]	@ 0x48
 800a902:	2400      	movs	r4, #0
 800a904:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a908:	9316      	str	r3, [sp, #88]	@ 0x58
 800a90a:	46a0      	mov	r8, r4
 800a90c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a90e:	9805      	ldr	r0, [sp, #20]
 800a910:	6859      	ldr	r1, [r3, #4]
 800a912:	f7ff f809 	bl	8009928 <_Balloc>
 800a916:	4681      	mov	r9, r0
 800a918:	2800      	cmp	r0, #0
 800a91a:	f43f aef4 	beq.w	800a706 <_strtod_l+0x43e>
 800a91e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a920:	691a      	ldr	r2, [r3, #16]
 800a922:	3202      	adds	r2, #2
 800a924:	f103 010c 	add.w	r1, r3, #12
 800a928:	0092      	lsls	r2, r2, #2
 800a92a:	300c      	adds	r0, #12
 800a92c:	f000 ff38 	bl	800b7a0 <memcpy>
 800a930:	ec4b ab10 	vmov	d0, sl, fp
 800a934:	9805      	ldr	r0, [sp, #20]
 800a936:	aa1c      	add	r2, sp, #112	@ 0x70
 800a938:	a91b      	add	r1, sp, #108	@ 0x6c
 800a93a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a93e:	f7ff fbd7 	bl	800a0f0 <__d2b>
 800a942:	901a      	str	r0, [sp, #104]	@ 0x68
 800a944:	2800      	cmp	r0, #0
 800a946:	f43f aede 	beq.w	800a706 <_strtod_l+0x43e>
 800a94a:	9805      	ldr	r0, [sp, #20]
 800a94c:	2101      	movs	r1, #1
 800a94e:	f7ff f929 	bl	8009ba4 <__i2b>
 800a952:	4680      	mov	r8, r0
 800a954:	b948      	cbnz	r0, 800a96a <_strtod_l+0x6a2>
 800a956:	f04f 0800 	mov.w	r8, #0
 800a95a:	e6d4      	b.n	800a706 <_strtod_l+0x43e>
 800a95c:	f04f 32ff 	mov.w	r2, #4294967295
 800a960:	fa02 f303 	lsl.w	r3, r2, r3
 800a964:	ea03 0a0a 	and.w	sl, r3, sl
 800a968:	e7b0      	b.n	800a8cc <_strtod_l+0x604>
 800a96a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a96c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a96e:	2d00      	cmp	r5, #0
 800a970:	bfab      	itete	ge
 800a972:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a974:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a976:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a978:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a97a:	bfac      	ite	ge
 800a97c:	18ef      	addge	r7, r5, r3
 800a97e:	1b5e      	sublt	r6, r3, r5
 800a980:	9b08      	ldr	r3, [sp, #32]
 800a982:	1aed      	subs	r5, r5, r3
 800a984:	4415      	add	r5, r2
 800a986:	4b66      	ldr	r3, [pc, #408]	@ (800ab20 <_strtod_l+0x858>)
 800a988:	3d01      	subs	r5, #1
 800a98a:	429d      	cmp	r5, r3
 800a98c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a990:	da50      	bge.n	800aa34 <_strtod_l+0x76c>
 800a992:	1b5b      	subs	r3, r3, r5
 800a994:	2b1f      	cmp	r3, #31
 800a996:	eba2 0203 	sub.w	r2, r2, r3
 800a99a:	f04f 0101 	mov.w	r1, #1
 800a99e:	dc3d      	bgt.n	800aa1c <_strtod_l+0x754>
 800a9a0:	fa01 f303 	lsl.w	r3, r1, r3
 800a9a4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a9aa:	18bd      	adds	r5, r7, r2
 800a9ac:	9b08      	ldr	r3, [sp, #32]
 800a9ae:	42af      	cmp	r7, r5
 800a9b0:	4416      	add	r6, r2
 800a9b2:	441e      	add	r6, r3
 800a9b4:	463b      	mov	r3, r7
 800a9b6:	bfa8      	it	ge
 800a9b8:	462b      	movge	r3, r5
 800a9ba:	42b3      	cmp	r3, r6
 800a9bc:	bfa8      	it	ge
 800a9be:	4633      	movge	r3, r6
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	bfc2      	ittt	gt
 800a9c4:	1aed      	subgt	r5, r5, r3
 800a9c6:	1af6      	subgt	r6, r6, r3
 800a9c8:	1aff      	subgt	r7, r7, r3
 800a9ca:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	dd16      	ble.n	800a9fe <_strtod_l+0x736>
 800a9d0:	4641      	mov	r1, r8
 800a9d2:	9805      	ldr	r0, [sp, #20]
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	f7ff f9a5 	bl	8009d24 <__pow5mult>
 800a9da:	4680      	mov	r8, r0
 800a9dc:	2800      	cmp	r0, #0
 800a9de:	d0ba      	beq.n	800a956 <_strtod_l+0x68e>
 800a9e0:	4601      	mov	r1, r0
 800a9e2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a9e4:	9805      	ldr	r0, [sp, #20]
 800a9e6:	f7ff f8f3 	bl	8009bd0 <__multiply>
 800a9ea:	900e      	str	r0, [sp, #56]	@ 0x38
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	f43f ae8a 	beq.w	800a706 <_strtod_l+0x43e>
 800a9f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a9f4:	9805      	ldr	r0, [sp, #20]
 800a9f6:	f7fe ffd7 	bl	80099a8 <_Bfree>
 800a9fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9fe:	2d00      	cmp	r5, #0
 800aa00:	dc1d      	bgt.n	800aa3e <_strtod_l+0x776>
 800aa02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	dd23      	ble.n	800aa50 <_strtod_l+0x788>
 800aa08:	4649      	mov	r1, r9
 800aa0a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aa0c:	9805      	ldr	r0, [sp, #20]
 800aa0e:	f7ff f989 	bl	8009d24 <__pow5mult>
 800aa12:	4681      	mov	r9, r0
 800aa14:	b9e0      	cbnz	r0, 800aa50 <_strtod_l+0x788>
 800aa16:	f04f 0900 	mov.w	r9, #0
 800aa1a:	e674      	b.n	800a706 <_strtod_l+0x43e>
 800aa1c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800aa20:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800aa24:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800aa28:	35e2      	adds	r5, #226	@ 0xe2
 800aa2a:	fa01 f305 	lsl.w	r3, r1, r5
 800aa2e:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa30:	9113      	str	r1, [sp, #76]	@ 0x4c
 800aa32:	e7ba      	b.n	800a9aa <_strtod_l+0x6e2>
 800aa34:	2300      	movs	r3, #0
 800aa36:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa38:	2301      	movs	r3, #1
 800aa3a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa3c:	e7b5      	b.n	800a9aa <_strtod_l+0x6e2>
 800aa3e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa40:	9805      	ldr	r0, [sp, #20]
 800aa42:	462a      	mov	r2, r5
 800aa44:	f7ff f9c8 	bl	8009dd8 <__lshift>
 800aa48:	901a      	str	r0, [sp, #104]	@ 0x68
 800aa4a:	2800      	cmp	r0, #0
 800aa4c:	d1d9      	bne.n	800aa02 <_strtod_l+0x73a>
 800aa4e:	e65a      	b.n	800a706 <_strtod_l+0x43e>
 800aa50:	2e00      	cmp	r6, #0
 800aa52:	dd07      	ble.n	800aa64 <_strtod_l+0x79c>
 800aa54:	4649      	mov	r1, r9
 800aa56:	9805      	ldr	r0, [sp, #20]
 800aa58:	4632      	mov	r2, r6
 800aa5a:	f7ff f9bd 	bl	8009dd8 <__lshift>
 800aa5e:	4681      	mov	r9, r0
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d0d8      	beq.n	800aa16 <_strtod_l+0x74e>
 800aa64:	2f00      	cmp	r7, #0
 800aa66:	dd08      	ble.n	800aa7a <_strtod_l+0x7b2>
 800aa68:	4641      	mov	r1, r8
 800aa6a:	9805      	ldr	r0, [sp, #20]
 800aa6c:	463a      	mov	r2, r7
 800aa6e:	f7ff f9b3 	bl	8009dd8 <__lshift>
 800aa72:	4680      	mov	r8, r0
 800aa74:	2800      	cmp	r0, #0
 800aa76:	f43f ae46 	beq.w	800a706 <_strtod_l+0x43e>
 800aa7a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa7c:	9805      	ldr	r0, [sp, #20]
 800aa7e:	464a      	mov	r2, r9
 800aa80:	f7ff fa32 	bl	8009ee8 <__mdiff>
 800aa84:	4604      	mov	r4, r0
 800aa86:	2800      	cmp	r0, #0
 800aa88:	f43f ae3d 	beq.w	800a706 <_strtod_l+0x43e>
 800aa8c:	68c3      	ldr	r3, [r0, #12]
 800aa8e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aa90:	2300      	movs	r3, #0
 800aa92:	60c3      	str	r3, [r0, #12]
 800aa94:	4641      	mov	r1, r8
 800aa96:	f7ff fa0b 	bl	8009eb0 <__mcmp>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	da46      	bge.n	800ab2c <_strtod_l+0x864>
 800aa9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaa0:	ea53 030a 	orrs.w	r3, r3, sl
 800aaa4:	d16c      	bne.n	800ab80 <_strtod_l+0x8b8>
 800aaa6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d168      	bne.n	800ab80 <_strtod_l+0x8b8>
 800aaae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aab2:	0d1b      	lsrs	r3, r3, #20
 800aab4:	051b      	lsls	r3, r3, #20
 800aab6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aaba:	d961      	bls.n	800ab80 <_strtod_l+0x8b8>
 800aabc:	6963      	ldr	r3, [r4, #20]
 800aabe:	b913      	cbnz	r3, 800aac6 <_strtod_l+0x7fe>
 800aac0:	6923      	ldr	r3, [r4, #16]
 800aac2:	2b01      	cmp	r3, #1
 800aac4:	dd5c      	ble.n	800ab80 <_strtod_l+0x8b8>
 800aac6:	4621      	mov	r1, r4
 800aac8:	2201      	movs	r2, #1
 800aaca:	9805      	ldr	r0, [sp, #20]
 800aacc:	f7ff f984 	bl	8009dd8 <__lshift>
 800aad0:	4641      	mov	r1, r8
 800aad2:	4604      	mov	r4, r0
 800aad4:	f7ff f9ec 	bl	8009eb0 <__mcmp>
 800aad8:	2800      	cmp	r0, #0
 800aada:	dd51      	ble.n	800ab80 <_strtod_l+0x8b8>
 800aadc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aae0:	9a08      	ldr	r2, [sp, #32]
 800aae2:	0d1b      	lsrs	r3, r3, #20
 800aae4:	051b      	lsls	r3, r3, #20
 800aae6:	2a00      	cmp	r2, #0
 800aae8:	d06b      	beq.n	800abc2 <_strtod_l+0x8fa>
 800aaea:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aaee:	d868      	bhi.n	800abc2 <_strtod_l+0x8fa>
 800aaf0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800aaf4:	f67f ae9d 	bls.w	800a832 <_strtod_l+0x56a>
 800aaf8:	4b0a      	ldr	r3, [pc, #40]	@ (800ab24 <_strtod_l+0x85c>)
 800aafa:	4650      	mov	r0, sl
 800aafc:	4659      	mov	r1, fp
 800aafe:	2200      	movs	r2, #0
 800ab00:	f7f5 fd7a 	bl	80005f8 <__aeabi_dmul>
 800ab04:	4b08      	ldr	r3, [pc, #32]	@ (800ab28 <_strtod_l+0x860>)
 800ab06:	400b      	ands	r3, r1
 800ab08:	4682      	mov	sl, r0
 800ab0a:	468b      	mov	fp, r1
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	f47f ae05 	bne.w	800a71c <_strtod_l+0x454>
 800ab12:	9a05      	ldr	r2, [sp, #20]
 800ab14:	2322      	movs	r3, #34	@ 0x22
 800ab16:	6013      	str	r3, [r2, #0]
 800ab18:	e600      	b.n	800a71c <_strtod_l+0x454>
 800ab1a:	bf00      	nop
 800ab1c:	0800c3a0 	.word	0x0800c3a0
 800ab20:	fffffc02 	.word	0xfffffc02
 800ab24:	39500000 	.word	0x39500000
 800ab28:	7ff00000 	.word	0x7ff00000
 800ab2c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ab30:	d165      	bne.n	800abfe <_strtod_l+0x936>
 800ab32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ab34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab38:	b35a      	cbz	r2, 800ab92 <_strtod_l+0x8ca>
 800ab3a:	4a9f      	ldr	r2, [pc, #636]	@ (800adb8 <_strtod_l+0xaf0>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d12b      	bne.n	800ab98 <_strtod_l+0x8d0>
 800ab40:	9b08      	ldr	r3, [sp, #32]
 800ab42:	4651      	mov	r1, sl
 800ab44:	b303      	cbz	r3, 800ab88 <_strtod_l+0x8c0>
 800ab46:	4b9d      	ldr	r3, [pc, #628]	@ (800adbc <_strtod_l+0xaf4>)
 800ab48:	465a      	mov	r2, fp
 800ab4a:	4013      	ands	r3, r2
 800ab4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ab50:	f04f 32ff 	mov.w	r2, #4294967295
 800ab54:	d81b      	bhi.n	800ab8e <_strtod_l+0x8c6>
 800ab56:	0d1b      	lsrs	r3, r3, #20
 800ab58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ab5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab60:	4299      	cmp	r1, r3
 800ab62:	d119      	bne.n	800ab98 <_strtod_l+0x8d0>
 800ab64:	4b96      	ldr	r3, [pc, #600]	@ (800adc0 <_strtod_l+0xaf8>)
 800ab66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d102      	bne.n	800ab72 <_strtod_l+0x8aa>
 800ab6c:	3101      	adds	r1, #1
 800ab6e:	f43f adca 	beq.w	800a706 <_strtod_l+0x43e>
 800ab72:	4b92      	ldr	r3, [pc, #584]	@ (800adbc <_strtod_l+0xaf4>)
 800ab74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab76:	401a      	ands	r2, r3
 800ab78:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ab7c:	f04f 0a00 	mov.w	sl, #0
 800ab80:	9b08      	ldr	r3, [sp, #32]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d1b8      	bne.n	800aaf8 <_strtod_l+0x830>
 800ab86:	e5c9      	b.n	800a71c <_strtod_l+0x454>
 800ab88:	f04f 33ff 	mov.w	r3, #4294967295
 800ab8c:	e7e8      	b.n	800ab60 <_strtod_l+0x898>
 800ab8e:	4613      	mov	r3, r2
 800ab90:	e7e6      	b.n	800ab60 <_strtod_l+0x898>
 800ab92:	ea53 030a 	orrs.w	r3, r3, sl
 800ab96:	d0a1      	beq.n	800aadc <_strtod_l+0x814>
 800ab98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ab9a:	b1db      	cbz	r3, 800abd4 <_strtod_l+0x90c>
 800ab9c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab9e:	4213      	tst	r3, r2
 800aba0:	d0ee      	beq.n	800ab80 <_strtod_l+0x8b8>
 800aba2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aba4:	9a08      	ldr	r2, [sp, #32]
 800aba6:	4650      	mov	r0, sl
 800aba8:	4659      	mov	r1, fp
 800abaa:	b1bb      	cbz	r3, 800abdc <_strtod_l+0x914>
 800abac:	f7ff fb6e 	bl	800a28c <sulp>
 800abb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800abb4:	ec53 2b10 	vmov	r2, r3, d0
 800abb8:	f7f5 fb68 	bl	800028c <__adddf3>
 800abbc:	4682      	mov	sl, r0
 800abbe:	468b      	mov	fp, r1
 800abc0:	e7de      	b.n	800ab80 <_strtod_l+0x8b8>
 800abc2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800abc6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800abca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800abce:	f04f 3aff 	mov.w	sl, #4294967295
 800abd2:	e7d5      	b.n	800ab80 <_strtod_l+0x8b8>
 800abd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800abd6:	ea13 0f0a 	tst.w	r3, sl
 800abda:	e7e1      	b.n	800aba0 <_strtod_l+0x8d8>
 800abdc:	f7ff fb56 	bl	800a28c <sulp>
 800abe0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800abe4:	ec53 2b10 	vmov	r2, r3, d0
 800abe8:	f7f5 fb4e 	bl	8000288 <__aeabi_dsub>
 800abec:	2200      	movs	r2, #0
 800abee:	2300      	movs	r3, #0
 800abf0:	4682      	mov	sl, r0
 800abf2:	468b      	mov	fp, r1
 800abf4:	f7f5 ff68 	bl	8000ac8 <__aeabi_dcmpeq>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	d0c1      	beq.n	800ab80 <_strtod_l+0x8b8>
 800abfc:	e619      	b.n	800a832 <_strtod_l+0x56a>
 800abfe:	4641      	mov	r1, r8
 800ac00:	4620      	mov	r0, r4
 800ac02:	f7ff facd 	bl	800a1a0 <__ratio>
 800ac06:	ec57 6b10 	vmov	r6, r7, d0
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ac10:	4630      	mov	r0, r6
 800ac12:	4639      	mov	r1, r7
 800ac14:	f7f5 ff6c 	bl	8000af0 <__aeabi_dcmple>
 800ac18:	2800      	cmp	r0, #0
 800ac1a:	d06f      	beq.n	800acfc <_strtod_l+0xa34>
 800ac1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d17a      	bne.n	800ad18 <_strtod_l+0xa50>
 800ac22:	f1ba 0f00 	cmp.w	sl, #0
 800ac26:	d158      	bne.n	800acda <_strtod_l+0xa12>
 800ac28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d15a      	bne.n	800ace8 <_strtod_l+0xa20>
 800ac32:	4b64      	ldr	r3, [pc, #400]	@ (800adc4 <_strtod_l+0xafc>)
 800ac34:	2200      	movs	r2, #0
 800ac36:	4630      	mov	r0, r6
 800ac38:	4639      	mov	r1, r7
 800ac3a:	f7f5 ff4f 	bl	8000adc <__aeabi_dcmplt>
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	d159      	bne.n	800acf6 <_strtod_l+0xa2e>
 800ac42:	4630      	mov	r0, r6
 800ac44:	4639      	mov	r1, r7
 800ac46:	4b60      	ldr	r3, [pc, #384]	@ (800adc8 <_strtod_l+0xb00>)
 800ac48:	2200      	movs	r2, #0
 800ac4a:	f7f5 fcd5 	bl	80005f8 <__aeabi_dmul>
 800ac4e:	4606      	mov	r6, r0
 800ac50:	460f      	mov	r7, r1
 800ac52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ac56:	9606      	str	r6, [sp, #24]
 800ac58:	9307      	str	r3, [sp, #28]
 800ac5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac5e:	4d57      	ldr	r5, [pc, #348]	@ (800adbc <_strtod_l+0xaf4>)
 800ac60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ac64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac66:	401d      	ands	r5, r3
 800ac68:	4b58      	ldr	r3, [pc, #352]	@ (800adcc <_strtod_l+0xb04>)
 800ac6a:	429d      	cmp	r5, r3
 800ac6c:	f040 80b2 	bne.w	800add4 <_strtod_l+0xb0c>
 800ac70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ac76:	ec4b ab10 	vmov	d0, sl, fp
 800ac7a:	f7ff f9c9 	bl	800a010 <__ulp>
 800ac7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac82:	ec51 0b10 	vmov	r0, r1, d0
 800ac86:	f7f5 fcb7 	bl	80005f8 <__aeabi_dmul>
 800ac8a:	4652      	mov	r2, sl
 800ac8c:	465b      	mov	r3, fp
 800ac8e:	f7f5 fafd 	bl	800028c <__adddf3>
 800ac92:	460b      	mov	r3, r1
 800ac94:	4949      	ldr	r1, [pc, #292]	@ (800adbc <_strtod_l+0xaf4>)
 800ac96:	4a4e      	ldr	r2, [pc, #312]	@ (800add0 <_strtod_l+0xb08>)
 800ac98:	4019      	ands	r1, r3
 800ac9a:	4291      	cmp	r1, r2
 800ac9c:	4682      	mov	sl, r0
 800ac9e:	d942      	bls.n	800ad26 <_strtod_l+0xa5e>
 800aca0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aca2:	4b47      	ldr	r3, [pc, #284]	@ (800adc0 <_strtod_l+0xaf8>)
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d103      	bne.n	800acb0 <_strtod_l+0x9e8>
 800aca8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800acaa:	3301      	adds	r3, #1
 800acac:	f43f ad2b 	beq.w	800a706 <_strtod_l+0x43e>
 800acb0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800adc0 <_strtod_l+0xaf8>
 800acb4:	f04f 3aff 	mov.w	sl, #4294967295
 800acb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acba:	9805      	ldr	r0, [sp, #20]
 800acbc:	f7fe fe74 	bl	80099a8 <_Bfree>
 800acc0:	9805      	ldr	r0, [sp, #20]
 800acc2:	4649      	mov	r1, r9
 800acc4:	f7fe fe70 	bl	80099a8 <_Bfree>
 800acc8:	9805      	ldr	r0, [sp, #20]
 800acca:	4641      	mov	r1, r8
 800accc:	f7fe fe6c 	bl	80099a8 <_Bfree>
 800acd0:	9805      	ldr	r0, [sp, #20]
 800acd2:	4621      	mov	r1, r4
 800acd4:	f7fe fe68 	bl	80099a8 <_Bfree>
 800acd8:	e618      	b.n	800a90c <_strtod_l+0x644>
 800acda:	f1ba 0f01 	cmp.w	sl, #1
 800acde:	d103      	bne.n	800ace8 <_strtod_l+0xa20>
 800ace0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	f43f ada5 	beq.w	800a832 <_strtod_l+0x56a>
 800ace8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ad98 <_strtod_l+0xad0>
 800acec:	4f35      	ldr	r7, [pc, #212]	@ (800adc4 <_strtod_l+0xafc>)
 800acee:	ed8d 7b06 	vstr	d7, [sp, #24]
 800acf2:	2600      	movs	r6, #0
 800acf4:	e7b1      	b.n	800ac5a <_strtod_l+0x992>
 800acf6:	4f34      	ldr	r7, [pc, #208]	@ (800adc8 <_strtod_l+0xb00>)
 800acf8:	2600      	movs	r6, #0
 800acfa:	e7aa      	b.n	800ac52 <_strtod_l+0x98a>
 800acfc:	4b32      	ldr	r3, [pc, #200]	@ (800adc8 <_strtod_l+0xb00>)
 800acfe:	4630      	mov	r0, r6
 800ad00:	4639      	mov	r1, r7
 800ad02:	2200      	movs	r2, #0
 800ad04:	f7f5 fc78 	bl	80005f8 <__aeabi_dmul>
 800ad08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad0a:	4606      	mov	r6, r0
 800ad0c:	460f      	mov	r7, r1
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d09f      	beq.n	800ac52 <_strtod_l+0x98a>
 800ad12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ad16:	e7a0      	b.n	800ac5a <_strtod_l+0x992>
 800ad18:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ada0 <_strtod_l+0xad8>
 800ad1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ad20:	ec57 6b17 	vmov	r6, r7, d7
 800ad24:	e799      	b.n	800ac5a <_strtod_l+0x992>
 800ad26:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ad2a:	9b08      	ldr	r3, [sp, #32]
 800ad2c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d1c1      	bne.n	800acb8 <_strtod_l+0x9f0>
 800ad34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad38:	0d1b      	lsrs	r3, r3, #20
 800ad3a:	051b      	lsls	r3, r3, #20
 800ad3c:	429d      	cmp	r5, r3
 800ad3e:	d1bb      	bne.n	800acb8 <_strtod_l+0x9f0>
 800ad40:	4630      	mov	r0, r6
 800ad42:	4639      	mov	r1, r7
 800ad44:	f7f5 ffb8 	bl	8000cb8 <__aeabi_d2lz>
 800ad48:	f7f5 fc28 	bl	800059c <__aeabi_l2d>
 800ad4c:	4602      	mov	r2, r0
 800ad4e:	460b      	mov	r3, r1
 800ad50:	4630      	mov	r0, r6
 800ad52:	4639      	mov	r1, r7
 800ad54:	f7f5 fa98 	bl	8000288 <__aeabi_dsub>
 800ad58:	460b      	mov	r3, r1
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ad60:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ad64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad66:	ea46 060a 	orr.w	r6, r6, sl
 800ad6a:	431e      	orrs	r6, r3
 800ad6c:	d06f      	beq.n	800ae4e <_strtod_l+0xb86>
 800ad6e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ada8 <_strtod_l+0xae0>)
 800ad70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad74:	f7f5 feb2 	bl	8000adc <__aeabi_dcmplt>
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	f47f accf 	bne.w	800a71c <_strtod_l+0x454>
 800ad7e:	a30c      	add	r3, pc, #48	@ (adr r3, 800adb0 <_strtod_l+0xae8>)
 800ad80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad88:	f7f5 fec6 	bl	8000b18 <__aeabi_dcmpgt>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	d093      	beq.n	800acb8 <_strtod_l+0x9f0>
 800ad90:	e4c4      	b.n	800a71c <_strtod_l+0x454>
 800ad92:	bf00      	nop
 800ad94:	f3af 8000 	nop.w
 800ad98:	00000000 	.word	0x00000000
 800ad9c:	bff00000 	.word	0xbff00000
 800ada0:	00000000 	.word	0x00000000
 800ada4:	3ff00000 	.word	0x3ff00000
 800ada8:	94a03595 	.word	0x94a03595
 800adac:	3fdfffff 	.word	0x3fdfffff
 800adb0:	35afe535 	.word	0x35afe535
 800adb4:	3fe00000 	.word	0x3fe00000
 800adb8:	000fffff 	.word	0x000fffff
 800adbc:	7ff00000 	.word	0x7ff00000
 800adc0:	7fefffff 	.word	0x7fefffff
 800adc4:	3ff00000 	.word	0x3ff00000
 800adc8:	3fe00000 	.word	0x3fe00000
 800adcc:	7fe00000 	.word	0x7fe00000
 800add0:	7c9fffff 	.word	0x7c9fffff
 800add4:	9b08      	ldr	r3, [sp, #32]
 800add6:	b323      	cbz	r3, 800ae22 <_strtod_l+0xb5a>
 800add8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800addc:	d821      	bhi.n	800ae22 <_strtod_l+0xb5a>
 800adde:	a328      	add	r3, pc, #160	@ (adr r3, 800ae80 <_strtod_l+0xbb8>)
 800ade0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade4:	4630      	mov	r0, r6
 800ade6:	4639      	mov	r1, r7
 800ade8:	f7f5 fe82 	bl	8000af0 <__aeabi_dcmple>
 800adec:	b1a0      	cbz	r0, 800ae18 <_strtod_l+0xb50>
 800adee:	4639      	mov	r1, r7
 800adf0:	4630      	mov	r0, r6
 800adf2:	f7f5 fed9 	bl	8000ba8 <__aeabi_d2uiz>
 800adf6:	2801      	cmp	r0, #1
 800adf8:	bf38      	it	cc
 800adfa:	2001      	movcc	r0, #1
 800adfc:	f7f5 fb82 	bl	8000504 <__aeabi_ui2d>
 800ae00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae02:	4606      	mov	r6, r0
 800ae04:	460f      	mov	r7, r1
 800ae06:	b9fb      	cbnz	r3, 800ae48 <_strtod_l+0xb80>
 800ae08:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ae0c:	9014      	str	r0, [sp, #80]	@ 0x50
 800ae0e:	9315      	str	r3, [sp, #84]	@ 0x54
 800ae10:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ae14:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ae18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae1a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ae1e:	1b5b      	subs	r3, r3, r5
 800ae20:	9311      	str	r3, [sp, #68]	@ 0x44
 800ae22:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ae26:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ae2a:	f7ff f8f1 	bl	800a010 <__ulp>
 800ae2e:	4650      	mov	r0, sl
 800ae30:	ec53 2b10 	vmov	r2, r3, d0
 800ae34:	4659      	mov	r1, fp
 800ae36:	f7f5 fbdf 	bl	80005f8 <__aeabi_dmul>
 800ae3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ae3e:	f7f5 fa25 	bl	800028c <__adddf3>
 800ae42:	4682      	mov	sl, r0
 800ae44:	468b      	mov	fp, r1
 800ae46:	e770      	b.n	800ad2a <_strtod_l+0xa62>
 800ae48:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ae4c:	e7e0      	b.n	800ae10 <_strtod_l+0xb48>
 800ae4e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ae88 <_strtod_l+0xbc0>)
 800ae50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae54:	f7f5 fe42 	bl	8000adc <__aeabi_dcmplt>
 800ae58:	e798      	b.n	800ad8c <_strtod_l+0xac4>
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae5e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ae60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae62:	6013      	str	r3, [r2, #0]
 800ae64:	f7ff ba6d 	b.w	800a342 <_strtod_l+0x7a>
 800ae68:	2a65      	cmp	r2, #101	@ 0x65
 800ae6a:	f43f ab66 	beq.w	800a53a <_strtod_l+0x272>
 800ae6e:	2a45      	cmp	r2, #69	@ 0x45
 800ae70:	f43f ab63 	beq.w	800a53a <_strtod_l+0x272>
 800ae74:	2301      	movs	r3, #1
 800ae76:	f7ff bb9e 	b.w	800a5b6 <_strtod_l+0x2ee>
 800ae7a:	bf00      	nop
 800ae7c:	f3af 8000 	nop.w
 800ae80:	ffc00000 	.word	0xffc00000
 800ae84:	41dfffff 	.word	0x41dfffff
 800ae88:	94a03595 	.word	0x94a03595
 800ae8c:	3fcfffff 	.word	0x3fcfffff

0800ae90 <_strtod_r>:
 800ae90:	4b01      	ldr	r3, [pc, #4]	@ (800ae98 <_strtod_r+0x8>)
 800ae92:	f7ff ba19 	b.w	800a2c8 <_strtod_l>
 800ae96:	bf00      	nop
 800ae98:	20000068 	.word	0x20000068

0800ae9c <_strtol_l.constprop.0>:
 800ae9c:	2b24      	cmp	r3, #36	@ 0x24
 800ae9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aea2:	4686      	mov	lr, r0
 800aea4:	4690      	mov	r8, r2
 800aea6:	d801      	bhi.n	800aeac <_strtol_l.constprop.0+0x10>
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d106      	bne.n	800aeba <_strtol_l.constprop.0+0x1e>
 800aeac:	f7fd fdbc 	bl	8008a28 <__errno>
 800aeb0:	2316      	movs	r3, #22
 800aeb2:	6003      	str	r3, [r0, #0]
 800aeb4:	2000      	movs	r0, #0
 800aeb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeba:	4834      	ldr	r0, [pc, #208]	@ (800af8c <_strtol_l.constprop.0+0xf0>)
 800aebc:	460d      	mov	r5, r1
 800aebe:	462a      	mov	r2, r5
 800aec0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aec4:	5d06      	ldrb	r6, [r0, r4]
 800aec6:	f016 0608 	ands.w	r6, r6, #8
 800aeca:	d1f8      	bne.n	800aebe <_strtol_l.constprop.0+0x22>
 800aecc:	2c2d      	cmp	r4, #45	@ 0x2d
 800aece:	d12d      	bne.n	800af2c <_strtol_l.constprop.0+0x90>
 800aed0:	782c      	ldrb	r4, [r5, #0]
 800aed2:	2601      	movs	r6, #1
 800aed4:	1c95      	adds	r5, r2, #2
 800aed6:	f033 0210 	bics.w	r2, r3, #16
 800aeda:	d109      	bne.n	800aef0 <_strtol_l.constprop.0+0x54>
 800aedc:	2c30      	cmp	r4, #48	@ 0x30
 800aede:	d12a      	bne.n	800af36 <_strtol_l.constprop.0+0x9a>
 800aee0:	782a      	ldrb	r2, [r5, #0]
 800aee2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aee6:	2a58      	cmp	r2, #88	@ 0x58
 800aee8:	d125      	bne.n	800af36 <_strtol_l.constprop.0+0x9a>
 800aeea:	786c      	ldrb	r4, [r5, #1]
 800aeec:	2310      	movs	r3, #16
 800aeee:	3502      	adds	r5, #2
 800aef0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aef4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aef8:	2200      	movs	r2, #0
 800aefa:	fbbc f9f3 	udiv	r9, ip, r3
 800aefe:	4610      	mov	r0, r2
 800af00:	fb03 ca19 	mls	sl, r3, r9, ip
 800af04:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800af08:	2f09      	cmp	r7, #9
 800af0a:	d81b      	bhi.n	800af44 <_strtol_l.constprop.0+0xa8>
 800af0c:	463c      	mov	r4, r7
 800af0e:	42a3      	cmp	r3, r4
 800af10:	dd27      	ble.n	800af62 <_strtol_l.constprop.0+0xc6>
 800af12:	1c57      	adds	r7, r2, #1
 800af14:	d007      	beq.n	800af26 <_strtol_l.constprop.0+0x8a>
 800af16:	4581      	cmp	r9, r0
 800af18:	d320      	bcc.n	800af5c <_strtol_l.constprop.0+0xc0>
 800af1a:	d101      	bne.n	800af20 <_strtol_l.constprop.0+0x84>
 800af1c:	45a2      	cmp	sl, r4
 800af1e:	db1d      	blt.n	800af5c <_strtol_l.constprop.0+0xc0>
 800af20:	fb00 4003 	mla	r0, r0, r3, r4
 800af24:	2201      	movs	r2, #1
 800af26:	f815 4b01 	ldrb.w	r4, [r5], #1
 800af2a:	e7eb      	b.n	800af04 <_strtol_l.constprop.0+0x68>
 800af2c:	2c2b      	cmp	r4, #43	@ 0x2b
 800af2e:	bf04      	itt	eq
 800af30:	782c      	ldrbeq	r4, [r5, #0]
 800af32:	1c95      	addeq	r5, r2, #2
 800af34:	e7cf      	b.n	800aed6 <_strtol_l.constprop.0+0x3a>
 800af36:	2b00      	cmp	r3, #0
 800af38:	d1da      	bne.n	800aef0 <_strtol_l.constprop.0+0x54>
 800af3a:	2c30      	cmp	r4, #48	@ 0x30
 800af3c:	bf0c      	ite	eq
 800af3e:	2308      	moveq	r3, #8
 800af40:	230a      	movne	r3, #10
 800af42:	e7d5      	b.n	800aef0 <_strtol_l.constprop.0+0x54>
 800af44:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800af48:	2f19      	cmp	r7, #25
 800af4a:	d801      	bhi.n	800af50 <_strtol_l.constprop.0+0xb4>
 800af4c:	3c37      	subs	r4, #55	@ 0x37
 800af4e:	e7de      	b.n	800af0e <_strtol_l.constprop.0+0x72>
 800af50:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800af54:	2f19      	cmp	r7, #25
 800af56:	d804      	bhi.n	800af62 <_strtol_l.constprop.0+0xc6>
 800af58:	3c57      	subs	r4, #87	@ 0x57
 800af5a:	e7d8      	b.n	800af0e <_strtol_l.constprop.0+0x72>
 800af5c:	f04f 32ff 	mov.w	r2, #4294967295
 800af60:	e7e1      	b.n	800af26 <_strtol_l.constprop.0+0x8a>
 800af62:	1c53      	adds	r3, r2, #1
 800af64:	d108      	bne.n	800af78 <_strtol_l.constprop.0+0xdc>
 800af66:	2322      	movs	r3, #34	@ 0x22
 800af68:	f8ce 3000 	str.w	r3, [lr]
 800af6c:	4660      	mov	r0, ip
 800af6e:	f1b8 0f00 	cmp.w	r8, #0
 800af72:	d0a0      	beq.n	800aeb6 <_strtol_l.constprop.0+0x1a>
 800af74:	1e69      	subs	r1, r5, #1
 800af76:	e006      	b.n	800af86 <_strtol_l.constprop.0+0xea>
 800af78:	b106      	cbz	r6, 800af7c <_strtol_l.constprop.0+0xe0>
 800af7a:	4240      	negs	r0, r0
 800af7c:	f1b8 0f00 	cmp.w	r8, #0
 800af80:	d099      	beq.n	800aeb6 <_strtol_l.constprop.0+0x1a>
 800af82:	2a00      	cmp	r2, #0
 800af84:	d1f6      	bne.n	800af74 <_strtol_l.constprop.0+0xd8>
 800af86:	f8c8 1000 	str.w	r1, [r8]
 800af8a:	e794      	b.n	800aeb6 <_strtol_l.constprop.0+0x1a>
 800af8c:	0800c3c9 	.word	0x0800c3c9

0800af90 <_strtol_r>:
 800af90:	f7ff bf84 	b.w	800ae9c <_strtol_l.constprop.0>

0800af94 <__ssputs_r>:
 800af94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af98:	688e      	ldr	r6, [r1, #8]
 800af9a:	461f      	mov	r7, r3
 800af9c:	42be      	cmp	r6, r7
 800af9e:	680b      	ldr	r3, [r1, #0]
 800afa0:	4682      	mov	sl, r0
 800afa2:	460c      	mov	r4, r1
 800afa4:	4690      	mov	r8, r2
 800afa6:	d82d      	bhi.n	800b004 <__ssputs_r+0x70>
 800afa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800afac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800afb0:	d026      	beq.n	800b000 <__ssputs_r+0x6c>
 800afb2:	6965      	ldr	r5, [r4, #20]
 800afb4:	6909      	ldr	r1, [r1, #16]
 800afb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afba:	eba3 0901 	sub.w	r9, r3, r1
 800afbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afc2:	1c7b      	adds	r3, r7, #1
 800afc4:	444b      	add	r3, r9
 800afc6:	106d      	asrs	r5, r5, #1
 800afc8:	429d      	cmp	r5, r3
 800afca:	bf38      	it	cc
 800afcc:	461d      	movcc	r5, r3
 800afce:	0553      	lsls	r3, r2, #21
 800afd0:	d527      	bpl.n	800b022 <__ssputs_r+0x8e>
 800afd2:	4629      	mov	r1, r5
 800afd4:	f7fe fc1c 	bl	8009810 <_malloc_r>
 800afd8:	4606      	mov	r6, r0
 800afda:	b360      	cbz	r0, 800b036 <__ssputs_r+0xa2>
 800afdc:	6921      	ldr	r1, [r4, #16]
 800afde:	464a      	mov	r2, r9
 800afe0:	f000 fbde 	bl	800b7a0 <memcpy>
 800afe4:	89a3      	ldrh	r3, [r4, #12]
 800afe6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800afea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afee:	81a3      	strh	r3, [r4, #12]
 800aff0:	6126      	str	r6, [r4, #16]
 800aff2:	6165      	str	r5, [r4, #20]
 800aff4:	444e      	add	r6, r9
 800aff6:	eba5 0509 	sub.w	r5, r5, r9
 800affa:	6026      	str	r6, [r4, #0]
 800affc:	60a5      	str	r5, [r4, #8]
 800affe:	463e      	mov	r6, r7
 800b000:	42be      	cmp	r6, r7
 800b002:	d900      	bls.n	800b006 <__ssputs_r+0x72>
 800b004:	463e      	mov	r6, r7
 800b006:	6820      	ldr	r0, [r4, #0]
 800b008:	4632      	mov	r2, r6
 800b00a:	4641      	mov	r1, r8
 800b00c:	f000 fb6a 	bl	800b6e4 <memmove>
 800b010:	68a3      	ldr	r3, [r4, #8]
 800b012:	1b9b      	subs	r3, r3, r6
 800b014:	60a3      	str	r3, [r4, #8]
 800b016:	6823      	ldr	r3, [r4, #0]
 800b018:	4433      	add	r3, r6
 800b01a:	6023      	str	r3, [r4, #0]
 800b01c:	2000      	movs	r0, #0
 800b01e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b022:	462a      	mov	r2, r5
 800b024:	f000 ff51 	bl	800beca <_realloc_r>
 800b028:	4606      	mov	r6, r0
 800b02a:	2800      	cmp	r0, #0
 800b02c:	d1e0      	bne.n	800aff0 <__ssputs_r+0x5c>
 800b02e:	6921      	ldr	r1, [r4, #16]
 800b030:	4650      	mov	r0, sl
 800b032:	f7fe fb79 	bl	8009728 <_free_r>
 800b036:	230c      	movs	r3, #12
 800b038:	f8ca 3000 	str.w	r3, [sl]
 800b03c:	89a3      	ldrh	r3, [r4, #12]
 800b03e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b042:	81a3      	strh	r3, [r4, #12]
 800b044:	f04f 30ff 	mov.w	r0, #4294967295
 800b048:	e7e9      	b.n	800b01e <__ssputs_r+0x8a>
	...

0800b04c <_svfiprintf_r>:
 800b04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b050:	4698      	mov	r8, r3
 800b052:	898b      	ldrh	r3, [r1, #12]
 800b054:	061b      	lsls	r3, r3, #24
 800b056:	b09d      	sub	sp, #116	@ 0x74
 800b058:	4607      	mov	r7, r0
 800b05a:	460d      	mov	r5, r1
 800b05c:	4614      	mov	r4, r2
 800b05e:	d510      	bpl.n	800b082 <_svfiprintf_r+0x36>
 800b060:	690b      	ldr	r3, [r1, #16]
 800b062:	b973      	cbnz	r3, 800b082 <_svfiprintf_r+0x36>
 800b064:	2140      	movs	r1, #64	@ 0x40
 800b066:	f7fe fbd3 	bl	8009810 <_malloc_r>
 800b06a:	6028      	str	r0, [r5, #0]
 800b06c:	6128      	str	r0, [r5, #16]
 800b06e:	b930      	cbnz	r0, 800b07e <_svfiprintf_r+0x32>
 800b070:	230c      	movs	r3, #12
 800b072:	603b      	str	r3, [r7, #0]
 800b074:	f04f 30ff 	mov.w	r0, #4294967295
 800b078:	b01d      	add	sp, #116	@ 0x74
 800b07a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b07e:	2340      	movs	r3, #64	@ 0x40
 800b080:	616b      	str	r3, [r5, #20]
 800b082:	2300      	movs	r3, #0
 800b084:	9309      	str	r3, [sp, #36]	@ 0x24
 800b086:	2320      	movs	r3, #32
 800b088:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b08c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b090:	2330      	movs	r3, #48	@ 0x30
 800b092:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b230 <_svfiprintf_r+0x1e4>
 800b096:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b09a:	f04f 0901 	mov.w	r9, #1
 800b09e:	4623      	mov	r3, r4
 800b0a0:	469a      	mov	sl, r3
 800b0a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0a6:	b10a      	cbz	r2, 800b0ac <_svfiprintf_r+0x60>
 800b0a8:	2a25      	cmp	r2, #37	@ 0x25
 800b0aa:	d1f9      	bne.n	800b0a0 <_svfiprintf_r+0x54>
 800b0ac:	ebba 0b04 	subs.w	fp, sl, r4
 800b0b0:	d00b      	beq.n	800b0ca <_svfiprintf_r+0x7e>
 800b0b2:	465b      	mov	r3, fp
 800b0b4:	4622      	mov	r2, r4
 800b0b6:	4629      	mov	r1, r5
 800b0b8:	4638      	mov	r0, r7
 800b0ba:	f7ff ff6b 	bl	800af94 <__ssputs_r>
 800b0be:	3001      	adds	r0, #1
 800b0c0:	f000 80a7 	beq.w	800b212 <_svfiprintf_r+0x1c6>
 800b0c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0c6:	445a      	add	r2, fp
 800b0c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0ca:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	f000 809f 	beq.w	800b212 <_svfiprintf_r+0x1c6>
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b0da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0de:	f10a 0a01 	add.w	sl, sl, #1
 800b0e2:	9304      	str	r3, [sp, #16]
 800b0e4:	9307      	str	r3, [sp, #28]
 800b0e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0ec:	4654      	mov	r4, sl
 800b0ee:	2205      	movs	r2, #5
 800b0f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0f4:	484e      	ldr	r0, [pc, #312]	@ (800b230 <_svfiprintf_r+0x1e4>)
 800b0f6:	f7f5 f86b 	bl	80001d0 <memchr>
 800b0fa:	9a04      	ldr	r2, [sp, #16]
 800b0fc:	b9d8      	cbnz	r0, 800b136 <_svfiprintf_r+0xea>
 800b0fe:	06d0      	lsls	r0, r2, #27
 800b100:	bf44      	itt	mi
 800b102:	2320      	movmi	r3, #32
 800b104:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b108:	0711      	lsls	r1, r2, #28
 800b10a:	bf44      	itt	mi
 800b10c:	232b      	movmi	r3, #43	@ 0x2b
 800b10e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b112:	f89a 3000 	ldrb.w	r3, [sl]
 800b116:	2b2a      	cmp	r3, #42	@ 0x2a
 800b118:	d015      	beq.n	800b146 <_svfiprintf_r+0xfa>
 800b11a:	9a07      	ldr	r2, [sp, #28]
 800b11c:	4654      	mov	r4, sl
 800b11e:	2000      	movs	r0, #0
 800b120:	f04f 0c0a 	mov.w	ip, #10
 800b124:	4621      	mov	r1, r4
 800b126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b12a:	3b30      	subs	r3, #48	@ 0x30
 800b12c:	2b09      	cmp	r3, #9
 800b12e:	d94b      	bls.n	800b1c8 <_svfiprintf_r+0x17c>
 800b130:	b1b0      	cbz	r0, 800b160 <_svfiprintf_r+0x114>
 800b132:	9207      	str	r2, [sp, #28]
 800b134:	e014      	b.n	800b160 <_svfiprintf_r+0x114>
 800b136:	eba0 0308 	sub.w	r3, r0, r8
 800b13a:	fa09 f303 	lsl.w	r3, r9, r3
 800b13e:	4313      	orrs	r3, r2
 800b140:	9304      	str	r3, [sp, #16]
 800b142:	46a2      	mov	sl, r4
 800b144:	e7d2      	b.n	800b0ec <_svfiprintf_r+0xa0>
 800b146:	9b03      	ldr	r3, [sp, #12]
 800b148:	1d19      	adds	r1, r3, #4
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	9103      	str	r1, [sp, #12]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	bfbb      	ittet	lt
 800b152:	425b      	neglt	r3, r3
 800b154:	f042 0202 	orrlt.w	r2, r2, #2
 800b158:	9307      	strge	r3, [sp, #28]
 800b15a:	9307      	strlt	r3, [sp, #28]
 800b15c:	bfb8      	it	lt
 800b15e:	9204      	strlt	r2, [sp, #16]
 800b160:	7823      	ldrb	r3, [r4, #0]
 800b162:	2b2e      	cmp	r3, #46	@ 0x2e
 800b164:	d10a      	bne.n	800b17c <_svfiprintf_r+0x130>
 800b166:	7863      	ldrb	r3, [r4, #1]
 800b168:	2b2a      	cmp	r3, #42	@ 0x2a
 800b16a:	d132      	bne.n	800b1d2 <_svfiprintf_r+0x186>
 800b16c:	9b03      	ldr	r3, [sp, #12]
 800b16e:	1d1a      	adds	r2, r3, #4
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	9203      	str	r2, [sp, #12]
 800b174:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b178:	3402      	adds	r4, #2
 800b17a:	9305      	str	r3, [sp, #20]
 800b17c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b240 <_svfiprintf_r+0x1f4>
 800b180:	7821      	ldrb	r1, [r4, #0]
 800b182:	2203      	movs	r2, #3
 800b184:	4650      	mov	r0, sl
 800b186:	f7f5 f823 	bl	80001d0 <memchr>
 800b18a:	b138      	cbz	r0, 800b19c <_svfiprintf_r+0x150>
 800b18c:	9b04      	ldr	r3, [sp, #16]
 800b18e:	eba0 000a 	sub.w	r0, r0, sl
 800b192:	2240      	movs	r2, #64	@ 0x40
 800b194:	4082      	lsls	r2, r0
 800b196:	4313      	orrs	r3, r2
 800b198:	3401      	adds	r4, #1
 800b19a:	9304      	str	r3, [sp, #16]
 800b19c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1a0:	4824      	ldr	r0, [pc, #144]	@ (800b234 <_svfiprintf_r+0x1e8>)
 800b1a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b1a6:	2206      	movs	r2, #6
 800b1a8:	f7f5 f812 	bl	80001d0 <memchr>
 800b1ac:	2800      	cmp	r0, #0
 800b1ae:	d036      	beq.n	800b21e <_svfiprintf_r+0x1d2>
 800b1b0:	4b21      	ldr	r3, [pc, #132]	@ (800b238 <_svfiprintf_r+0x1ec>)
 800b1b2:	bb1b      	cbnz	r3, 800b1fc <_svfiprintf_r+0x1b0>
 800b1b4:	9b03      	ldr	r3, [sp, #12]
 800b1b6:	3307      	adds	r3, #7
 800b1b8:	f023 0307 	bic.w	r3, r3, #7
 800b1bc:	3308      	adds	r3, #8
 800b1be:	9303      	str	r3, [sp, #12]
 800b1c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1c2:	4433      	add	r3, r6
 800b1c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1c6:	e76a      	b.n	800b09e <_svfiprintf_r+0x52>
 800b1c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1cc:	460c      	mov	r4, r1
 800b1ce:	2001      	movs	r0, #1
 800b1d0:	e7a8      	b.n	800b124 <_svfiprintf_r+0xd8>
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	3401      	adds	r4, #1
 800b1d6:	9305      	str	r3, [sp, #20]
 800b1d8:	4619      	mov	r1, r3
 800b1da:	f04f 0c0a 	mov.w	ip, #10
 800b1de:	4620      	mov	r0, r4
 800b1e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1e4:	3a30      	subs	r2, #48	@ 0x30
 800b1e6:	2a09      	cmp	r2, #9
 800b1e8:	d903      	bls.n	800b1f2 <_svfiprintf_r+0x1a6>
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d0c6      	beq.n	800b17c <_svfiprintf_r+0x130>
 800b1ee:	9105      	str	r1, [sp, #20]
 800b1f0:	e7c4      	b.n	800b17c <_svfiprintf_r+0x130>
 800b1f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1f6:	4604      	mov	r4, r0
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e7f0      	b.n	800b1de <_svfiprintf_r+0x192>
 800b1fc:	ab03      	add	r3, sp, #12
 800b1fe:	9300      	str	r3, [sp, #0]
 800b200:	462a      	mov	r2, r5
 800b202:	4b0e      	ldr	r3, [pc, #56]	@ (800b23c <_svfiprintf_r+0x1f0>)
 800b204:	a904      	add	r1, sp, #16
 800b206:	4638      	mov	r0, r7
 800b208:	f7fc fbc6 	bl	8007998 <_printf_float>
 800b20c:	1c42      	adds	r2, r0, #1
 800b20e:	4606      	mov	r6, r0
 800b210:	d1d6      	bne.n	800b1c0 <_svfiprintf_r+0x174>
 800b212:	89ab      	ldrh	r3, [r5, #12]
 800b214:	065b      	lsls	r3, r3, #25
 800b216:	f53f af2d 	bmi.w	800b074 <_svfiprintf_r+0x28>
 800b21a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b21c:	e72c      	b.n	800b078 <_svfiprintf_r+0x2c>
 800b21e:	ab03      	add	r3, sp, #12
 800b220:	9300      	str	r3, [sp, #0]
 800b222:	462a      	mov	r2, r5
 800b224:	4b05      	ldr	r3, [pc, #20]	@ (800b23c <_svfiprintf_r+0x1f0>)
 800b226:	a904      	add	r1, sp, #16
 800b228:	4638      	mov	r0, r7
 800b22a:	f7fc fe4d 	bl	8007ec8 <_printf_i>
 800b22e:	e7ed      	b.n	800b20c <_svfiprintf_r+0x1c0>
 800b230:	0800c4c9 	.word	0x0800c4c9
 800b234:	0800c4d3 	.word	0x0800c4d3
 800b238:	08007999 	.word	0x08007999
 800b23c:	0800af95 	.word	0x0800af95
 800b240:	0800c4cf 	.word	0x0800c4cf

0800b244 <__sfputc_r>:
 800b244:	6893      	ldr	r3, [r2, #8]
 800b246:	3b01      	subs	r3, #1
 800b248:	2b00      	cmp	r3, #0
 800b24a:	b410      	push	{r4}
 800b24c:	6093      	str	r3, [r2, #8]
 800b24e:	da08      	bge.n	800b262 <__sfputc_r+0x1e>
 800b250:	6994      	ldr	r4, [r2, #24]
 800b252:	42a3      	cmp	r3, r4
 800b254:	db01      	blt.n	800b25a <__sfputc_r+0x16>
 800b256:	290a      	cmp	r1, #10
 800b258:	d103      	bne.n	800b262 <__sfputc_r+0x1e>
 800b25a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b25e:	f7fd bafc 	b.w	800885a <__swbuf_r>
 800b262:	6813      	ldr	r3, [r2, #0]
 800b264:	1c58      	adds	r0, r3, #1
 800b266:	6010      	str	r0, [r2, #0]
 800b268:	7019      	strb	r1, [r3, #0]
 800b26a:	4608      	mov	r0, r1
 800b26c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b270:	4770      	bx	lr

0800b272 <__sfputs_r>:
 800b272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b274:	4606      	mov	r6, r0
 800b276:	460f      	mov	r7, r1
 800b278:	4614      	mov	r4, r2
 800b27a:	18d5      	adds	r5, r2, r3
 800b27c:	42ac      	cmp	r4, r5
 800b27e:	d101      	bne.n	800b284 <__sfputs_r+0x12>
 800b280:	2000      	movs	r0, #0
 800b282:	e007      	b.n	800b294 <__sfputs_r+0x22>
 800b284:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b288:	463a      	mov	r2, r7
 800b28a:	4630      	mov	r0, r6
 800b28c:	f7ff ffda 	bl	800b244 <__sfputc_r>
 800b290:	1c43      	adds	r3, r0, #1
 800b292:	d1f3      	bne.n	800b27c <__sfputs_r+0xa>
 800b294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b298 <_vfiprintf_r>:
 800b298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29c:	460d      	mov	r5, r1
 800b29e:	b09d      	sub	sp, #116	@ 0x74
 800b2a0:	4614      	mov	r4, r2
 800b2a2:	4698      	mov	r8, r3
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	b118      	cbz	r0, 800b2b0 <_vfiprintf_r+0x18>
 800b2a8:	6a03      	ldr	r3, [r0, #32]
 800b2aa:	b90b      	cbnz	r3, 800b2b0 <_vfiprintf_r+0x18>
 800b2ac:	f7fd f9cc 	bl	8008648 <__sinit>
 800b2b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b2b2:	07d9      	lsls	r1, r3, #31
 800b2b4:	d405      	bmi.n	800b2c2 <_vfiprintf_r+0x2a>
 800b2b6:	89ab      	ldrh	r3, [r5, #12]
 800b2b8:	059a      	lsls	r2, r3, #22
 800b2ba:	d402      	bmi.n	800b2c2 <_vfiprintf_r+0x2a>
 800b2bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b2be:	f7fd fbde 	bl	8008a7e <__retarget_lock_acquire_recursive>
 800b2c2:	89ab      	ldrh	r3, [r5, #12]
 800b2c4:	071b      	lsls	r3, r3, #28
 800b2c6:	d501      	bpl.n	800b2cc <_vfiprintf_r+0x34>
 800b2c8:	692b      	ldr	r3, [r5, #16]
 800b2ca:	b99b      	cbnz	r3, 800b2f4 <_vfiprintf_r+0x5c>
 800b2cc:	4629      	mov	r1, r5
 800b2ce:	4630      	mov	r0, r6
 800b2d0:	f7fd fb02 	bl	80088d8 <__swsetup_r>
 800b2d4:	b170      	cbz	r0, 800b2f4 <_vfiprintf_r+0x5c>
 800b2d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b2d8:	07dc      	lsls	r4, r3, #31
 800b2da:	d504      	bpl.n	800b2e6 <_vfiprintf_r+0x4e>
 800b2dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e0:	b01d      	add	sp, #116	@ 0x74
 800b2e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2e6:	89ab      	ldrh	r3, [r5, #12]
 800b2e8:	0598      	lsls	r0, r3, #22
 800b2ea:	d4f7      	bmi.n	800b2dc <_vfiprintf_r+0x44>
 800b2ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b2ee:	f7fd fbc7 	bl	8008a80 <__retarget_lock_release_recursive>
 800b2f2:	e7f3      	b.n	800b2dc <_vfiprintf_r+0x44>
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2f8:	2320      	movs	r3, #32
 800b2fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800b302:	2330      	movs	r3, #48	@ 0x30
 800b304:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b4b4 <_vfiprintf_r+0x21c>
 800b308:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b30c:	f04f 0901 	mov.w	r9, #1
 800b310:	4623      	mov	r3, r4
 800b312:	469a      	mov	sl, r3
 800b314:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b318:	b10a      	cbz	r2, 800b31e <_vfiprintf_r+0x86>
 800b31a:	2a25      	cmp	r2, #37	@ 0x25
 800b31c:	d1f9      	bne.n	800b312 <_vfiprintf_r+0x7a>
 800b31e:	ebba 0b04 	subs.w	fp, sl, r4
 800b322:	d00b      	beq.n	800b33c <_vfiprintf_r+0xa4>
 800b324:	465b      	mov	r3, fp
 800b326:	4622      	mov	r2, r4
 800b328:	4629      	mov	r1, r5
 800b32a:	4630      	mov	r0, r6
 800b32c:	f7ff ffa1 	bl	800b272 <__sfputs_r>
 800b330:	3001      	adds	r0, #1
 800b332:	f000 80a7 	beq.w	800b484 <_vfiprintf_r+0x1ec>
 800b336:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b338:	445a      	add	r2, fp
 800b33a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b33c:	f89a 3000 	ldrb.w	r3, [sl]
 800b340:	2b00      	cmp	r3, #0
 800b342:	f000 809f 	beq.w	800b484 <_vfiprintf_r+0x1ec>
 800b346:	2300      	movs	r3, #0
 800b348:	f04f 32ff 	mov.w	r2, #4294967295
 800b34c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b350:	f10a 0a01 	add.w	sl, sl, #1
 800b354:	9304      	str	r3, [sp, #16]
 800b356:	9307      	str	r3, [sp, #28]
 800b358:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b35c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b35e:	4654      	mov	r4, sl
 800b360:	2205      	movs	r2, #5
 800b362:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b366:	4853      	ldr	r0, [pc, #332]	@ (800b4b4 <_vfiprintf_r+0x21c>)
 800b368:	f7f4 ff32 	bl	80001d0 <memchr>
 800b36c:	9a04      	ldr	r2, [sp, #16]
 800b36e:	b9d8      	cbnz	r0, 800b3a8 <_vfiprintf_r+0x110>
 800b370:	06d1      	lsls	r1, r2, #27
 800b372:	bf44      	itt	mi
 800b374:	2320      	movmi	r3, #32
 800b376:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b37a:	0713      	lsls	r3, r2, #28
 800b37c:	bf44      	itt	mi
 800b37e:	232b      	movmi	r3, #43	@ 0x2b
 800b380:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b384:	f89a 3000 	ldrb.w	r3, [sl]
 800b388:	2b2a      	cmp	r3, #42	@ 0x2a
 800b38a:	d015      	beq.n	800b3b8 <_vfiprintf_r+0x120>
 800b38c:	9a07      	ldr	r2, [sp, #28]
 800b38e:	4654      	mov	r4, sl
 800b390:	2000      	movs	r0, #0
 800b392:	f04f 0c0a 	mov.w	ip, #10
 800b396:	4621      	mov	r1, r4
 800b398:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b39c:	3b30      	subs	r3, #48	@ 0x30
 800b39e:	2b09      	cmp	r3, #9
 800b3a0:	d94b      	bls.n	800b43a <_vfiprintf_r+0x1a2>
 800b3a2:	b1b0      	cbz	r0, 800b3d2 <_vfiprintf_r+0x13a>
 800b3a4:	9207      	str	r2, [sp, #28]
 800b3a6:	e014      	b.n	800b3d2 <_vfiprintf_r+0x13a>
 800b3a8:	eba0 0308 	sub.w	r3, r0, r8
 800b3ac:	fa09 f303 	lsl.w	r3, r9, r3
 800b3b0:	4313      	orrs	r3, r2
 800b3b2:	9304      	str	r3, [sp, #16]
 800b3b4:	46a2      	mov	sl, r4
 800b3b6:	e7d2      	b.n	800b35e <_vfiprintf_r+0xc6>
 800b3b8:	9b03      	ldr	r3, [sp, #12]
 800b3ba:	1d19      	adds	r1, r3, #4
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	9103      	str	r1, [sp, #12]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	bfbb      	ittet	lt
 800b3c4:	425b      	neglt	r3, r3
 800b3c6:	f042 0202 	orrlt.w	r2, r2, #2
 800b3ca:	9307      	strge	r3, [sp, #28]
 800b3cc:	9307      	strlt	r3, [sp, #28]
 800b3ce:	bfb8      	it	lt
 800b3d0:	9204      	strlt	r2, [sp, #16]
 800b3d2:	7823      	ldrb	r3, [r4, #0]
 800b3d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3d6:	d10a      	bne.n	800b3ee <_vfiprintf_r+0x156>
 800b3d8:	7863      	ldrb	r3, [r4, #1]
 800b3da:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3dc:	d132      	bne.n	800b444 <_vfiprintf_r+0x1ac>
 800b3de:	9b03      	ldr	r3, [sp, #12]
 800b3e0:	1d1a      	adds	r2, r3, #4
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	9203      	str	r2, [sp, #12]
 800b3e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b3ea:	3402      	adds	r4, #2
 800b3ec:	9305      	str	r3, [sp, #20]
 800b3ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b4c4 <_vfiprintf_r+0x22c>
 800b3f2:	7821      	ldrb	r1, [r4, #0]
 800b3f4:	2203      	movs	r2, #3
 800b3f6:	4650      	mov	r0, sl
 800b3f8:	f7f4 feea 	bl	80001d0 <memchr>
 800b3fc:	b138      	cbz	r0, 800b40e <_vfiprintf_r+0x176>
 800b3fe:	9b04      	ldr	r3, [sp, #16]
 800b400:	eba0 000a 	sub.w	r0, r0, sl
 800b404:	2240      	movs	r2, #64	@ 0x40
 800b406:	4082      	lsls	r2, r0
 800b408:	4313      	orrs	r3, r2
 800b40a:	3401      	adds	r4, #1
 800b40c:	9304      	str	r3, [sp, #16]
 800b40e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b412:	4829      	ldr	r0, [pc, #164]	@ (800b4b8 <_vfiprintf_r+0x220>)
 800b414:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b418:	2206      	movs	r2, #6
 800b41a:	f7f4 fed9 	bl	80001d0 <memchr>
 800b41e:	2800      	cmp	r0, #0
 800b420:	d03f      	beq.n	800b4a2 <_vfiprintf_r+0x20a>
 800b422:	4b26      	ldr	r3, [pc, #152]	@ (800b4bc <_vfiprintf_r+0x224>)
 800b424:	bb1b      	cbnz	r3, 800b46e <_vfiprintf_r+0x1d6>
 800b426:	9b03      	ldr	r3, [sp, #12]
 800b428:	3307      	adds	r3, #7
 800b42a:	f023 0307 	bic.w	r3, r3, #7
 800b42e:	3308      	adds	r3, #8
 800b430:	9303      	str	r3, [sp, #12]
 800b432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b434:	443b      	add	r3, r7
 800b436:	9309      	str	r3, [sp, #36]	@ 0x24
 800b438:	e76a      	b.n	800b310 <_vfiprintf_r+0x78>
 800b43a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b43e:	460c      	mov	r4, r1
 800b440:	2001      	movs	r0, #1
 800b442:	e7a8      	b.n	800b396 <_vfiprintf_r+0xfe>
 800b444:	2300      	movs	r3, #0
 800b446:	3401      	adds	r4, #1
 800b448:	9305      	str	r3, [sp, #20]
 800b44a:	4619      	mov	r1, r3
 800b44c:	f04f 0c0a 	mov.w	ip, #10
 800b450:	4620      	mov	r0, r4
 800b452:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b456:	3a30      	subs	r2, #48	@ 0x30
 800b458:	2a09      	cmp	r2, #9
 800b45a:	d903      	bls.n	800b464 <_vfiprintf_r+0x1cc>
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d0c6      	beq.n	800b3ee <_vfiprintf_r+0x156>
 800b460:	9105      	str	r1, [sp, #20]
 800b462:	e7c4      	b.n	800b3ee <_vfiprintf_r+0x156>
 800b464:	fb0c 2101 	mla	r1, ip, r1, r2
 800b468:	4604      	mov	r4, r0
 800b46a:	2301      	movs	r3, #1
 800b46c:	e7f0      	b.n	800b450 <_vfiprintf_r+0x1b8>
 800b46e:	ab03      	add	r3, sp, #12
 800b470:	9300      	str	r3, [sp, #0]
 800b472:	462a      	mov	r2, r5
 800b474:	4b12      	ldr	r3, [pc, #72]	@ (800b4c0 <_vfiprintf_r+0x228>)
 800b476:	a904      	add	r1, sp, #16
 800b478:	4630      	mov	r0, r6
 800b47a:	f7fc fa8d 	bl	8007998 <_printf_float>
 800b47e:	4607      	mov	r7, r0
 800b480:	1c78      	adds	r0, r7, #1
 800b482:	d1d6      	bne.n	800b432 <_vfiprintf_r+0x19a>
 800b484:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b486:	07d9      	lsls	r1, r3, #31
 800b488:	d405      	bmi.n	800b496 <_vfiprintf_r+0x1fe>
 800b48a:	89ab      	ldrh	r3, [r5, #12]
 800b48c:	059a      	lsls	r2, r3, #22
 800b48e:	d402      	bmi.n	800b496 <_vfiprintf_r+0x1fe>
 800b490:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b492:	f7fd faf5 	bl	8008a80 <__retarget_lock_release_recursive>
 800b496:	89ab      	ldrh	r3, [r5, #12]
 800b498:	065b      	lsls	r3, r3, #25
 800b49a:	f53f af1f 	bmi.w	800b2dc <_vfiprintf_r+0x44>
 800b49e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4a0:	e71e      	b.n	800b2e0 <_vfiprintf_r+0x48>
 800b4a2:	ab03      	add	r3, sp, #12
 800b4a4:	9300      	str	r3, [sp, #0]
 800b4a6:	462a      	mov	r2, r5
 800b4a8:	4b05      	ldr	r3, [pc, #20]	@ (800b4c0 <_vfiprintf_r+0x228>)
 800b4aa:	a904      	add	r1, sp, #16
 800b4ac:	4630      	mov	r0, r6
 800b4ae:	f7fc fd0b 	bl	8007ec8 <_printf_i>
 800b4b2:	e7e4      	b.n	800b47e <_vfiprintf_r+0x1e6>
 800b4b4:	0800c4c9 	.word	0x0800c4c9
 800b4b8:	0800c4d3 	.word	0x0800c4d3
 800b4bc:	08007999 	.word	0x08007999
 800b4c0:	0800b273 	.word	0x0800b273
 800b4c4:	0800c4cf 	.word	0x0800c4cf

0800b4c8 <__sflush_r>:
 800b4c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4d0:	0716      	lsls	r6, r2, #28
 800b4d2:	4605      	mov	r5, r0
 800b4d4:	460c      	mov	r4, r1
 800b4d6:	d454      	bmi.n	800b582 <__sflush_r+0xba>
 800b4d8:	684b      	ldr	r3, [r1, #4]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	dc02      	bgt.n	800b4e4 <__sflush_r+0x1c>
 800b4de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	dd48      	ble.n	800b576 <__sflush_r+0xae>
 800b4e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b4e6:	2e00      	cmp	r6, #0
 800b4e8:	d045      	beq.n	800b576 <__sflush_r+0xae>
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b4f0:	682f      	ldr	r7, [r5, #0]
 800b4f2:	6a21      	ldr	r1, [r4, #32]
 800b4f4:	602b      	str	r3, [r5, #0]
 800b4f6:	d030      	beq.n	800b55a <__sflush_r+0x92>
 800b4f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b4fa:	89a3      	ldrh	r3, [r4, #12]
 800b4fc:	0759      	lsls	r1, r3, #29
 800b4fe:	d505      	bpl.n	800b50c <__sflush_r+0x44>
 800b500:	6863      	ldr	r3, [r4, #4]
 800b502:	1ad2      	subs	r2, r2, r3
 800b504:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b506:	b10b      	cbz	r3, 800b50c <__sflush_r+0x44>
 800b508:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b50a:	1ad2      	subs	r2, r2, r3
 800b50c:	2300      	movs	r3, #0
 800b50e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b510:	6a21      	ldr	r1, [r4, #32]
 800b512:	4628      	mov	r0, r5
 800b514:	47b0      	blx	r6
 800b516:	1c43      	adds	r3, r0, #1
 800b518:	89a3      	ldrh	r3, [r4, #12]
 800b51a:	d106      	bne.n	800b52a <__sflush_r+0x62>
 800b51c:	6829      	ldr	r1, [r5, #0]
 800b51e:	291d      	cmp	r1, #29
 800b520:	d82b      	bhi.n	800b57a <__sflush_r+0xb2>
 800b522:	4a2a      	ldr	r2, [pc, #168]	@ (800b5cc <__sflush_r+0x104>)
 800b524:	410a      	asrs	r2, r1
 800b526:	07d6      	lsls	r6, r2, #31
 800b528:	d427      	bmi.n	800b57a <__sflush_r+0xb2>
 800b52a:	2200      	movs	r2, #0
 800b52c:	6062      	str	r2, [r4, #4]
 800b52e:	04d9      	lsls	r1, r3, #19
 800b530:	6922      	ldr	r2, [r4, #16]
 800b532:	6022      	str	r2, [r4, #0]
 800b534:	d504      	bpl.n	800b540 <__sflush_r+0x78>
 800b536:	1c42      	adds	r2, r0, #1
 800b538:	d101      	bne.n	800b53e <__sflush_r+0x76>
 800b53a:	682b      	ldr	r3, [r5, #0]
 800b53c:	b903      	cbnz	r3, 800b540 <__sflush_r+0x78>
 800b53e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b540:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b542:	602f      	str	r7, [r5, #0]
 800b544:	b1b9      	cbz	r1, 800b576 <__sflush_r+0xae>
 800b546:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b54a:	4299      	cmp	r1, r3
 800b54c:	d002      	beq.n	800b554 <__sflush_r+0x8c>
 800b54e:	4628      	mov	r0, r5
 800b550:	f7fe f8ea 	bl	8009728 <_free_r>
 800b554:	2300      	movs	r3, #0
 800b556:	6363      	str	r3, [r4, #52]	@ 0x34
 800b558:	e00d      	b.n	800b576 <__sflush_r+0xae>
 800b55a:	2301      	movs	r3, #1
 800b55c:	4628      	mov	r0, r5
 800b55e:	47b0      	blx	r6
 800b560:	4602      	mov	r2, r0
 800b562:	1c50      	adds	r0, r2, #1
 800b564:	d1c9      	bne.n	800b4fa <__sflush_r+0x32>
 800b566:	682b      	ldr	r3, [r5, #0]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d0c6      	beq.n	800b4fa <__sflush_r+0x32>
 800b56c:	2b1d      	cmp	r3, #29
 800b56e:	d001      	beq.n	800b574 <__sflush_r+0xac>
 800b570:	2b16      	cmp	r3, #22
 800b572:	d11e      	bne.n	800b5b2 <__sflush_r+0xea>
 800b574:	602f      	str	r7, [r5, #0]
 800b576:	2000      	movs	r0, #0
 800b578:	e022      	b.n	800b5c0 <__sflush_r+0xf8>
 800b57a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b57e:	b21b      	sxth	r3, r3
 800b580:	e01b      	b.n	800b5ba <__sflush_r+0xf2>
 800b582:	690f      	ldr	r7, [r1, #16]
 800b584:	2f00      	cmp	r7, #0
 800b586:	d0f6      	beq.n	800b576 <__sflush_r+0xae>
 800b588:	0793      	lsls	r3, r2, #30
 800b58a:	680e      	ldr	r6, [r1, #0]
 800b58c:	bf08      	it	eq
 800b58e:	694b      	ldreq	r3, [r1, #20]
 800b590:	600f      	str	r7, [r1, #0]
 800b592:	bf18      	it	ne
 800b594:	2300      	movne	r3, #0
 800b596:	eba6 0807 	sub.w	r8, r6, r7
 800b59a:	608b      	str	r3, [r1, #8]
 800b59c:	f1b8 0f00 	cmp.w	r8, #0
 800b5a0:	dde9      	ble.n	800b576 <__sflush_r+0xae>
 800b5a2:	6a21      	ldr	r1, [r4, #32]
 800b5a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b5a6:	4643      	mov	r3, r8
 800b5a8:	463a      	mov	r2, r7
 800b5aa:	4628      	mov	r0, r5
 800b5ac:	47b0      	blx	r6
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	dc08      	bgt.n	800b5c4 <__sflush_r+0xfc>
 800b5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ba:	81a3      	strh	r3, [r4, #12]
 800b5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5c4:	4407      	add	r7, r0
 800b5c6:	eba8 0800 	sub.w	r8, r8, r0
 800b5ca:	e7e7      	b.n	800b59c <__sflush_r+0xd4>
 800b5cc:	dfbffffe 	.word	0xdfbffffe

0800b5d0 <_fflush_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	690b      	ldr	r3, [r1, #16]
 800b5d4:	4605      	mov	r5, r0
 800b5d6:	460c      	mov	r4, r1
 800b5d8:	b913      	cbnz	r3, 800b5e0 <_fflush_r+0x10>
 800b5da:	2500      	movs	r5, #0
 800b5dc:	4628      	mov	r0, r5
 800b5de:	bd38      	pop	{r3, r4, r5, pc}
 800b5e0:	b118      	cbz	r0, 800b5ea <_fflush_r+0x1a>
 800b5e2:	6a03      	ldr	r3, [r0, #32]
 800b5e4:	b90b      	cbnz	r3, 800b5ea <_fflush_r+0x1a>
 800b5e6:	f7fd f82f 	bl	8008648 <__sinit>
 800b5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d0f3      	beq.n	800b5da <_fflush_r+0xa>
 800b5f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b5f4:	07d0      	lsls	r0, r2, #31
 800b5f6:	d404      	bmi.n	800b602 <_fflush_r+0x32>
 800b5f8:	0599      	lsls	r1, r3, #22
 800b5fa:	d402      	bmi.n	800b602 <_fflush_r+0x32>
 800b5fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5fe:	f7fd fa3e 	bl	8008a7e <__retarget_lock_acquire_recursive>
 800b602:	4628      	mov	r0, r5
 800b604:	4621      	mov	r1, r4
 800b606:	f7ff ff5f 	bl	800b4c8 <__sflush_r>
 800b60a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b60c:	07da      	lsls	r2, r3, #31
 800b60e:	4605      	mov	r5, r0
 800b610:	d4e4      	bmi.n	800b5dc <_fflush_r+0xc>
 800b612:	89a3      	ldrh	r3, [r4, #12]
 800b614:	059b      	lsls	r3, r3, #22
 800b616:	d4e1      	bmi.n	800b5dc <_fflush_r+0xc>
 800b618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b61a:	f7fd fa31 	bl	8008a80 <__retarget_lock_release_recursive>
 800b61e:	e7dd      	b.n	800b5dc <_fflush_r+0xc>

0800b620 <__swhatbuf_r>:
 800b620:	b570      	push	{r4, r5, r6, lr}
 800b622:	460c      	mov	r4, r1
 800b624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b628:	2900      	cmp	r1, #0
 800b62a:	b096      	sub	sp, #88	@ 0x58
 800b62c:	4615      	mov	r5, r2
 800b62e:	461e      	mov	r6, r3
 800b630:	da0d      	bge.n	800b64e <__swhatbuf_r+0x2e>
 800b632:	89a3      	ldrh	r3, [r4, #12]
 800b634:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b638:	f04f 0100 	mov.w	r1, #0
 800b63c:	bf14      	ite	ne
 800b63e:	2340      	movne	r3, #64	@ 0x40
 800b640:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b644:	2000      	movs	r0, #0
 800b646:	6031      	str	r1, [r6, #0]
 800b648:	602b      	str	r3, [r5, #0]
 800b64a:	b016      	add	sp, #88	@ 0x58
 800b64c:	bd70      	pop	{r4, r5, r6, pc}
 800b64e:	466a      	mov	r2, sp
 800b650:	f000 f874 	bl	800b73c <_fstat_r>
 800b654:	2800      	cmp	r0, #0
 800b656:	dbec      	blt.n	800b632 <__swhatbuf_r+0x12>
 800b658:	9901      	ldr	r1, [sp, #4]
 800b65a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b65e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b662:	4259      	negs	r1, r3
 800b664:	4159      	adcs	r1, r3
 800b666:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b66a:	e7eb      	b.n	800b644 <__swhatbuf_r+0x24>

0800b66c <__smakebuf_r>:
 800b66c:	898b      	ldrh	r3, [r1, #12]
 800b66e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b670:	079d      	lsls	r5, r3, #30
 800b672:	4606      	mov	r6, r0
 800b674:	460c      	mov	r4, r1
 800b676:	d507      	bpl.n	800b688 <__smakebuf_r+0x1c>
 800b678:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b67c:	6023      	str	r3, [r4, #0]
 800b67e:	6123      	str	r3, [r4, #16]
 800b680:	2301      	movs	r3, #1
 800b682:	6163      	str	r3, [r4, #20]
 800b684:	b003      	add	sp, #12
 800b686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b688:	ab01      	add	r3, sp, #4
 800b68a:	466a      	mov	r2, sp
 800b68c:	f7ff ffc8 	bl	800b620 <__swhatbuf_r>
 800b690:	9f00      	ldr	r7, [sp, #0]
 800b692:	4605      	mov	r5, r0
 800b694:	4639      	mov	r1, r7
 800b696:	4630      	mov	r0, r6
 800b698:	f7fe f8ba 	bl	8009810 <_malloc_r>
 800b69c:	b948      	cbnz	r0, 800b6b2 <__smakebuf_r+0x46>
 800b69e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6a2:	059a      	lsls	r2, r3, #22
 800b6a4:	d4ee      	bmi.n	800b684 <__smakebuf_r+0x18>
 800b6a6:	f023 0303 	bic.w	r3, r3, #3
 800b6aa:	f043 0302 	orr.w	r3, r3, #2
 800b6ae:	81a3      	strh	r3, [r4, #12]
 800b6b0:	e7e2      	b.n	800b678 <__smakebuf_r+0xc>
 800b6b2:	89a3      	ldrh	r3, [r4, #12]
 800b6b4:	6020      	str	r0, [r4, #0]
 800b6b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6ba:	81a3      	strh	r3, [r4, #12]
 800b6bc:	9b01      	ldr	r3, [sp, #4]
 800b6be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b6c2:	b15b      	cbz	r3, 800b6dc <__smakebuf_r+0x70>
 800b6c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6c8:	4630      	mov	r0, r6
 800b6ca:	f000 f849 	bl	800b760 <_isatty_r>
 800b6ce:	b128      	cbz	r0, 800b6dc <__smakebuf_r+0x70>
 800b6d0:	89a3      	ldrh	r3, [r4, #12]
 800b6d2:	f023 0303 	bic.w	r3, r3, #3
 800b6d6:	f043 0301 	orr.w	r3, r3, #1
 800b6da:	81a3      	strh	r3, [r4, #12]
 800b6dc:	89a3      	ldrh	r3, [r4, #12]
 800b6de:	431d      	orrs	r5, r3
 800b6e0:	81a5      	strh	r5, [r4, #12]
 800b6e2:	e7cf      	b.n	800b684 <__smakebuf_r+0x18>

0800b6e4 <memmove>:
 800b6e4:	4288      	cmp	r0, r1
 800b6e6:	b510      	push	{r4, lr}
 800b6e8:	eb01 0402 	add.w	r4, r1, r2
 800b6ec:	d902      	bls.n	800b6f4 <memmove+0x10>
 800b6ee:	4284      	cmp	r4, r0
 800b6f0:	4623      	mov	r3, r4
 800b6f2:	d807      	bhi.n	800b704 <memmove+0x20>
 800b6f4:	1e43      	subs	r3, r0, #1
 800b6f6:	42a1      	cmp	r1, r4
 800b6f8:	d008      	beq.n	800b70c <memmove+0x28>
 800b6fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b6fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b702:	e7f8      	b.n	800b6f6 <memmove+0x12>
 800b704:	4402      	add	r2, r0
 800b706:	4601      	mov	r1, r0
 800b708:	428a      	cmp	r2, r1
 800b70a:	d100      	bne.n	800b70e <memmove+0x2a>
 800b70c:	bd10      	pop	{r4, pc}
 800b70e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b712:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b716:	e7f7      	b.n	800b708 <memmove+0x24>

0800b718 <strncmp>:
 800b718:	b510      	push	{r4, lr}
 800b71a:	b16a      	cbz	r2, 800b738 <strncmp+0x20>
 800b71c:	3901      	subs	r1, #1
 800b71e:	1884      	adds	r4, r0, r2
 800b720:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b724:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b728:	429a      	cmp	r2, r3
 800b72a:	d103      	bne.n	800b734 <strncmp+0x1c>
 800b72c:	42a0      	cmp	r0, r4
 800b72e:	d001      	beq.n	800b734 <strncmp+0x1c>
 800b730:	2a00      	cmp	r2, #0
 800b732:	d1f5      	bne.n	800b720 <strncmp+0x8>
 800b734:	1ad0      	subs	r0, r2, r3
 800b736:	bd10      	pop	{r4, pc}
 800b738:	4610      	mov	r0, r2
 800b73a:	e7fc      	b.n	800b736 <strncmp+0x1e>

0800b73c <_fstat_r>:
 800b73c:	b538      	push	{r3, r4, r5, lr}
 800b73e:	4d07      	ldr	r5, [pc, #28]	@ (800b75c <_fstat_r+0x20>)
 800b740:	2300      	movs	r3, #0
 800b742:	4604      	mov	r4, r0
 800b744:	4608      	mov	r0, r1
 800b746:	4611      	mov	r1, r2
 800b748:	602b      	str	r3, [r5, #0]
 800b74a:	f7f6 fc59 	bl	8002000 <_fstat>
 800b74e:	1c43      	adds	r3, r0, #1
 800b750:	d102      	bne.n	800b758 <_fstat_r+0x1c>
 800b752:	682b      	ldr	r3, [r5, #0]
 800b754:	b103      	cbz	r3, 800b758 <_fstat_r+0x1c>
 800b756:	6023      	str	r3, [r4, #0]
 800b758:	bd38      	pop	{r3, r4, r5, pc}
 800b75a:	bf00      	nop
 800b75c:	2000066c 	.word	0x2000066c

0800b760 <_isatty_r>:
 800b760:	b538      	push	{r3, r4, r5, lr}
 800b762:	4d06      	ldr	r5, [pc, #24]	@ (800b77c <_isatty_r+0x1c>)
 800b764:	2300      	movs	r3, #0
 800b766:	4604      	mov	r4, r0
 800b768:	4608      	mov	r0, r1
 800b76a:	602b      	str	r3, [r5, #0]
 800b76c:	f7f6 fc58 	bl	8002020 <_isatty>
 800b770:	1c43      	adds	r3, r0, #1
 800b772:	d102      	bne.n	800b77a <_isatty_r+0x1a>
 800b774:	682b      	ldr	r3, [r5, #0]
 800b776:	b103      	cbz	r3, 800b77a <_isatty_r+0x1a>
 800b778:	6023      	str	r3, [r4, #0]
 800b77a:	bd38      	pop	{r3, r4, r5, pc}
 800b77c:	2000066c 	.word	0x2000066c

0800b780 <_sbrk_r>:
 800b780:	b538      	push	{r3, r4, r5, lr}
 800b782:	4d06      	ldr	r5, [pc, #24]	@ (800b79c <_sbrk_r+0x1c>)
 800b784:	2300      	movs	r3, #0
 800b786:	4604      	mov	r4, r0
 800b788:	4608      	mov	r0, r1
 800b78a:	602b      	str	r3, [r5, #0]
 800b78c:	f7f6 fc60 	bl	8002050 <_sbrk>
 800b790:	1c43      	adds	r3, r0, #1
 800b792:	d102      	bne.n	800b79a <_sbrk_r+0x1a>
 800b794:	682b      	ldr	r3, [r5, #0]
 800b796:	b103      	cbz	r3, 800b79a <_sbrk_r+0x1a>
 800b798:	6023      	str	r3, [r4, #0]
 800b79a:	bd38      	pop	{r3, r4, r5, pc}
 800b79c:	2000066c 	.word	0x2000066c

0800b7a0 <memcpy>:
 800b7a0:	440a      	add	r2, r1
 800b7a2:	4291      	cmp	r1, r2
 800b7a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7a8:	d100      	bne.n	800b7ac <memcpy+0xc>
 800b7aa:	4770      	bx	lr
 800b7ac:	b510      	push	{r4, lr}
 800b7ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7b6:	4291      	cmp	r1, r2
 800b7b8:	d1f9      	bne.n	800b7ae <memcpy+0xe>
 800b7ba:	bd10      	pop	{r4, pc}
 800b7bc:	0000      	movs	r0, r0
	...

0800b7c0 <nan>:
 800b7c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b7c8 <nan+0x8>
 800b7c4:	4770      	bx	lr
 800b7c6:	bf00      	nop
 800b7c8:	00000000 	.word	0x00000000
 800b7cc:	7ff80000 	.word	0x7ff80000

0800b7d0 <__assert_func>:
 800b7d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7d2:	4614      	mov	r4, r2
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	4b09      	ldr	r3, [pc, #36]	@ (800b7fc <__assert_func+0x2c>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	4605      	mov	r5, r0
 800b7dc:	68d8      	ldr	r0, [r3, #12]
 800b7de:	b954      	cbnz	r4, 800b7f6 <__assert_func+0x26>
 800b7e0:	4b07      	ldr	r3, [pc, #28]	@ (800b800 <__assert_func+0x30>)
 800b7e2:	461c      	mov	r4, r3
 800b7e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7e8:	9100      	str	r1, [sp, #0]
 800b7ea:	462b      	mov	r3, r5
 800b7ec:	4905      	ldr	r1, [pc, #20]	@ (800b804 <__assert_func+0x34>)
 800b7ee:	f000 fba7 	bl	800bf40 <fiprintf>
 800b7f2:	f000 fbb7 	bl	800bf64 <abort>
 800b7f6:	4b04      	ldr	r3, [pc, #16]	@ (800b808 <__assert_func+0x38>)
 800b7f8:	e7f4      	b.n	800b7e4 <__assert_func+0x14>
 800b7fa:	bf00      	nop
 800b7fc:	20000018 	.word	0x20000018
 800b800:	0800c51d 	.word	0x0800c51d
 800b804:	0800c4ef 	.word	0x0800c4ef
 800b808:	0800c4e2 	.word	0x0800c4e2

0800b80c <_calloc_r>:
 800b80c:	b570      	push	{r4, r5, r6, lr}
 800b80e:	fba1 5402 	umull	r5, r4, r1, r2
 800b812:	b93c      	cbnz	r4, 800b824 <_calloc_r+0x18>
 800b814:	4629      	mov	r1, r5
 800b816:	f7fd fffb 	bl	8009810 <_malloc_r>
 800b81a:	4606      	mov	r6, r0
 800b81c:	b928      	cbnz	r0, 800b82a <_calloc_r+0x1e>
 800b81e:	2600      	movs	r6, #0
 800b820:	4630      	mov	r0, r6
 800b822:	bd70      	pop	{r4, r5, r6, pc}
 800b824:	220c      	movs	r2, #12
 800b826:	6002      	str	r2, [r0, #0]
 800b828:	e7f9      	b.n	800b81e <_calloc_r+0x12>
 800b82a:	462a      	mov	r2, r5
 800b82c:	4621      	mov	r1, r4
 800b82e:	f7fd f8a9 	bl	8008984 <memset>
 800b832:	e7f5      	b.n	800b820 <_calloc_r+0x14>

0800b834 <rshift>:
 800b834:	6903      	ldr	r3, [r0, #16]
 800b836:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b83a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b83e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b842:	f100 0414 	add.w	r4, r0, #20
 800b846:	dd45      	ble.n	800b8d4 <rshift+0xa0>
 800b848:	f011 011f 	ands.w	r1, r1, #31
 800b84c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b850:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b854:	d10c      	bne.n	800b870 <rshift+0x3c>
 800b856:	f100 0710 	add.w	r7, r0, #16
 800b85a:	4629      	mov	r1, r5
 800b85c:	42b1      	cmp	r1, r6
 800b85e:	d334      	bcc.n	800b8ca <rshift+0x96>
 800b860:	1a9b      	subs	r3, r3, r2
 800b862:	009b      	lsls	r3, r3, #2
 800b864:	1eea      	subs	r2, r5, #3
 800b866:	4296      	cmp	r6, r2
 800b868:	bf38      	it	cc
 800b86a:	2300      	movcc	r3, #0
 800b86c:	4423      	add	r3, r4
 800b86e:	e015      	b.n	800b89c <rshift+0x68>
 800b870:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b874:	f1c1 0820 	rsb	r8, r1, #32
 800b878:	40cf      	lsrs	r7, r1
 800b87a:	f105 0e04 	add.w	lr, r5, #4
 800b87e:	46a1      	mov	r9, r4
 800b880:	4576      	cmp	r6, lr
 800b882:	46f4      	mov	ip, lr
 800b884:	d815      	bhi.n	800b8b2 <rshift+0x7e>
 800b886:	1a9a      	subs	r2, r3, r2
 800b888:	0092      	lsls	r2, r2, #2
 800b88a:	3a04      	subs	r2, #4
 800b88c:	3501      	adds	r5, #1
 800b88e:	42ae      	cmp	r6, r5
 800b890:	bf38      	it	cc
 800b892:	2200      	movcc	r2, #0
 800b894:	18a3      	adds	r3, r4, r2
 800b896:	50a7      	str	r7, [r4, r2]
 800b898:	b107      	cbz	r7, 800b89c <rshift+0x68>
 800b89a:	3304      	adds	r3, #4
 800b89c:	1b1a      	subs	r2, r3, r4
 800b89e:	42a3      	cmp	r3, r4
 800b8a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b8a4:	bf08      	it	eq
 800b8a6:	2300      	moveq	r3, #0
 800b8a8:	6102      	str	r2, [r0, #16]
 800b8aa:	bf08      	it	eq
 800b8ac:	6143      	streq	r3, [r0, #20]
 800b8ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8b2:	f8dc c000 	ldr.w	ip, [ip]
 800b8b6:	fa0c fc08 	lsl.w	ip, ip, r8
 800b8ba:	ea4c 0707 	orr.w	r7, ip, r7
 800b8be:	f849 7b04 	str.w	r7, [r9], #4
 800b8c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b8c6:	40cf      	lsrs	r7, r1
 800b8c8:	e7da      	b.n	800b880 <rshift+0x4c>
 800b8ca:	f851 cb04 	ldr.w	ip, [r1], #4
 800b8ce:	f847 cf04 	str.w	ip, [r7, #4]!
 800b8d2:	e7c3      	b.n	800b85c <rshift+0x28>
 800b8d4:	4623      	mov	r3, r4
 800b8d6:	e7e1      	b.n	800b89c <rshift+0x68>

0800b8d8 <__hexdig_fun>:
 800b8d8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b8dc:	2b09      	cmp	r3, #9
 800b8de:	d802      	bhi.n	800b8e6 <__hexdig_fun+0xe>
 800b8e0:	3820      	subs	r0, #32
 800b8e2:	b2c0      	uxtb	r0, r0
 800b8e4:	4770      	bx	lr
 800b8e6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b8ea:	2b05      	cmp	r3, #5
 800b8ec:	d801      	bhi.n	800b8f2 <__hexdig_fun+0x1a>
 800b8ee:	3847      	subs	r0, #71	@ 0x47
 800b8f0:	e7f7      	b.n	800b8e2 <__hexdig_fun+0xa>
 800b8f2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b8f6:	2b05      	cmp	r3, #5
 800b8f8:	d801      	bhi.n	800b8fe <__hexdig_fun+0x26>
 800b8fa:	3827      	subs	r0, #39	@ 0x27
 800b8fc:	e7f1      	b.n	800b8e2 <__hexdig_fun+0xa>
 800b8fe:	2000      	movs	r0, #0
 800b900:	4770      	bx	lr
	...

0800b904 <__gethex>:
 800b904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b908:	b085      	sub	sp, #20
 800b90a:	468a      	mov	sl, r1
 800b90c:	9302      	str	r3, [sp, #8]
 800b90e:	680b      	ldr	r3, [r1, #0]
 800b910:	9001      	str	r0, [sp, #4]
 800b912:	4690      	mov	r8, r2
 800b914:	1c9c      	adds	r4, r3, #2
 800b916:	46a1      	mov	r9, r4
 800b918:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b91c:	2830      	cmp	r0, #48	@ 0x30
 800b91e:	d0fa      	beq.n	800b916 <__gethex+0x12>
 800b920:	eba9 0303 	sub.w	r3, r9, r3
 800b924:	f1a3 0b02 	sub.w	fp, r3, #2
 800b928:	f7ff ffd6 	bl	800b8d8 <__hexdig_fun>
 800b92c:	4605      	mov	r5, r0
 800b92e:	2800      	cmp	r0, #0
 800b930:	d168      	bne.n	800ba04 <__gethex+0x100>
 800b932:	49a0      	ldr	r1, [pc, #640]	@ (800bbb4 <__gethex+0x2b0>)
 800b934:	2201      	movs	r2, #1
 800b936:	4648      	mov	r0, r9
 800b938:	f7ff feee 	bl	800b718 <strncmp>
 800b93c:	4607      	mov	r7, r0
 800b93e:	2800      	cmp	r0, #0
 800b940:	d167      	bne.n	800ba12 <__gethex+0x10e>
 800b942:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b946:	4626      	mov	r6, r4
 800b948:	f7ff ffc6 	bl	800b8d8 <__hexdig_fun>
 800b94c:	2800      	cmp	r0, #0
 800b94e:	d062      	beq.n	800ba16 <__gethex+0x112>
 800b950:	4623      	mov	r3, r4
 800b952:	7818      	ldrb	r0, [r3, #0]
 800b954:	2830      	cmp	r0, #48	@ 0x30
 800b956:	4699      	mov	r9, r3
 800b958:	f103 0301 	add.w	r3, r3, #1
 800b95c:	d0f9      	beq.n	800b952 <__gethex+0x4e>
 800b95e:	f7ff ffbb 	bl	800b8d8 <__hexdig_fun>
 800b962:	fab0 f580 	clz	r5, r0
 800b966:	096d      	lsrs	r5, r5, #5
 800b968:	f04f 0b01 	mov.w	fp, #1
 800b96c:	464a      	mov	r2, r9
 800b96e:	4616      	mov	r6, r2
 800b970:	3201      	adds	r2, #1
 800b972:	7830      	ldrb	r0, [r6, #0]
 800b974:	f7ff ffb0 	bl	800b8d8 <__hexdig_fun>
 800b978:	2800      	cmp	r0, #0
 800b97a:	d1f8      	bne.n	800b96e <__gethex+0x6a>
 800b97c:	498d      	ldr	r1, [pc, #564]	@ (800bbb4 <__gethex+0x2b0>)
 800b97e:	2201      	movs	r2, #1
 800b980:	4630      	mov	r0, r6
 800b982:	f7ff fec9 	bl	800b718 <strncmp>
 800b986:	2800      	cmp	r0, #0
 800b988:	d13f      	bne.n	800ba0a <__gethex+0x106>
 800b98a:	b944      	cbnz	r4, 800b99e <__gethex+0x9a>
 800b98c:	1c74      	adds	r4, r6, #1
 800b98e:	4622      	mov	r2, r4
 800b990:	4616      	mov	r6, r2
 800b992:	3201      	adds	r2, #1
 800b994:	7830      	ldrb	r0, [r6, #0]
 800b996:	f7ff ff9f 	bl	800b8d8 <__hexdig_fun>
 800b99a:	2800      	cmp	r0, #0
 800b99c:	d1f8      	bne.n	800b990 <__gethex+0x8c>
 800b99e:	1ba4      	subs	r4, r4, r6
 800b9a0:	00a7      	lsls	r7, r4, #2
 800b9a2:	7833      	ldrb	r3, [r6, #0]
 800b9a4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b9a8:	2b50      	cmp	r3, #80	@ 0x50
 800b9aa:	d13e      	bne.n	800ba2a <__gethex+0x126>
 800b9ac:	7873      	ldrb	r3, [r6, #1]
 800b9ae:	2b2b      	cmp	r3, #43	@ 0x2b
 800b9b0:	d033      	beq.n	800ba1a <__gethex+0x116>
 800b9b2:	2b2d      	cmp	r3, #45	@ 0x2d
 800b9b4:	d034      	beq.n	800ba20 <__gethex+0x11c>
 800b9b6:	1c71      	adds	r1, r6, #1
 800b9b8:	2400      	movs	r4, #0
 800b9ba:	7808      	ldrb	r0, [r1, #0]
 800b9bc:	f7ff ff8c 	bl	800b8d8 <__hexdig_fun>
 800b9c0:	1e43      	subs	r3, r0, #1
 800b9c2:	b2db      	uxtb	r3, r3
 800b9c4:	2b18      	cmp	r3, #24
 800b9c6:	d830      	bhi.n	800ba2a <__gethex+0x126>
 800b9c8:	f1a0 0210 	sub.w	r2, r0, #16
 800b9cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b9d0:	f7ff ff82 	bl	800b8d8 <__hexdig_fun>
 800b9d4:	f100 3cff 	add.w	ip, r0, #4294967295
 800b9d8:	fa5f fc8c 	uxtb.w	ip, ip
 800b9dc:	f1bc 0f18 	cmp.w	ip, #24
 800b9e0:	f04f 030a 	mov.w	r3, #10
 800b9e4:	d91e      	bls.n	800ba24 <__gethex+0x120>
 800b9e6:	b104      	cbz	r4, 800b9ea <__gethex+0xe6>
 800b9e8:	4252      	negs	r2, r2
 800b9ea:	4417      	add	r7, r2
 800b9ec:	f8ca 1000 	str.w	r1, [sl]
 800b9f0:	b1ed      	cbz	r5, 800ba2e <__gethex+0x12a>
 800b9f2:	f1bb 0f00 	cmp.w	fp, #0
 800b9f6:	bf0c      	ite	eq
 800b9f8:	2506      	moveq	r5, #6
 800b9fa:	2500      	movne	r5, #0
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	b005      	add	sp, #20
 800ba00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba04:	2500      	movs	r5, #0
 800ba06:	462c      	mov	r4, r5
 800ba08:	e7b0      	b.n	800b96c <__gethex+0x68>
 800ba0a:	2c00      	cmp	r4, #0
 800ba0c:	d1c7      	bne.n	800b99e <__gethex+0x9a>
 800ba0e:	4627      	mov	r7, r4
 800ba10:	e7c7      	b.n	800b9a2 <__gethex+0x9e>
 800ba12:	464e      	mov	r6, r9
 800ba14:	462f      	mov	r7, r5
 800ba16:	2501      	movs	r5, #1
 800ba18:	e7c3      	b.n	800b9a2 <__gethex+0x9e>
 800ba1a:	2400      	movs	r4, #0
 800ba1c:	1cb1      	adds	r1, r6, #2
 800ba1e:	e7cc      	b.n	800b9ba <__gethex+0xb6>
 800ba20:	2401      	movs	r4, #1
 800ba22:	e7fb      	b.n	800ba1c <__gethex+0x118>
 800ba24:	fb03 0002 	mla	r0, r3, r2, r0
 800ba28:	e7ce      	b.n	800b9c8 <__gethex+0xc4>
 800ba2a:	4631      	mov	r1, r6
 800ba2c:	e7de      	b.n	800b9ec <__gethex+0xe8>
 800ba2e:	eba6 0309 	sub.w	r3, r6, r9
 800ba32:	3b01      	subs	r3, #1
 800ba34:	4629      	mov	r1, r5
 800ba36:	2b07      	cmp	r3, #7
 800ba38:	dc0a      	bgt.n	800ba50 <__gethex+0x14c>
 800ba3a:	9801      	ldr	r0, [sp, #4]
 800ba3c:	f7fd ff74 	bl	8009928 <_Balloc>
 800ba40:	4604      	mov	r4, r0
 800ba42:	b940      	cbnz	r0, 800ba56 <__gethex+0x152>
 800ba44:	4b5c      	ldr	r3, [pc, #368]	@ (800bbb8 <__gethex+0x2b4>)
 800ba46:	4602      	mov	r2, r0
 800ba48:	21e4      	movs	r1, #228	@ 0xe4
 800ba4a:	485c      	ldr	r0, [pc, #368]	@ (800bbbc <__gethex+0x2b8>)
 800ba4c:	f7ff fec0 	bl	800b7d0 <__assert_func>
 800ba50:	3101      	adds	r1, #1
 800ba52:	105b      	asrs	r3, r3, #1
 800ba54:	e7ef      	b.n	800ba36 <__gethex+0x132>
 800ba56:	f100 0a14 	add.w	sl, r0, #20
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	4655      	mov	r5, sl
 800ba5e:	469b      	mov	fp, r3
 800ba60:	45b1      	cmp	r9, r6
 800ba62:	d337      	bcc.n	800bad4 <__gethex+0x1d0>
 800ba64:	f845 bb04 	str.w	fp, [r5], #4
 800ba68:	eba5 050a 	sub.w	r5, r5, sl
 800ba6c:	10ad      	asrs	r5, r5, #2
 800ba6e:	6125      	str	r5, [r4, #16]
 800ba70:	4658      	mov	r0, fp
 800ba72:	f7fe f84b 	bl	8009b0c <__hi0bits>
 800ba76:	016d      	lsls	r5, r5, #5
 800ba78:	f8d8 6000 	ldr.w	r6, [r8]
 800ba7c:	1a2d      	subs	r5, r5, r0
 800ba7e:	42b5      	cmp	r5, r6
 800ba80:	dd54      	ble.n	800bb2c <__gethex+0x228>
 800ba82:	1bad      	subs	r5, r5, r6
 800ba84:	4629      	mov	r1, r5
 800ba86:	4620      	mov	r0, r4
 800ba88:	f7fe fbdf 	bl	800a24a <__any_on>
 800ba8c:	4681      	mov	r9, r0
 800ba8e:	b178      	cbz	r0, 800bab0 <__gethex+0x1ac>
 800ba90:	1e6b      	subs	r3, r5, #1
 800ba92:	1159      	asrs	r1, r3, #5
 800ba94:	f003 021f 	and.w	r2, r3, #31
 800ba98:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ba9c:	f04f 0901 	mov.w	r9, #1
 800baa0:	fa09 f202 	lsl.w	r2, r9, r2
 800baa4:	420a      	tst	r2, r1
 800baa6:	d003      	beq.n	800bab0 <__gethex+0x1ac>
 800baa8:	454b      	cmp	r3, r9
 800baaa:	dc36      	bgt.n	800bb1a <__gethex+0x216>
 800baac:	f04f 0902 	mov.w	r9, #2
 800bab0:	4629      	mov	r1, r5
 800bab2:	4620      	mov	r0, r4
 800bab4:	f7ff febe 	bl	800b834 <rshift>
 800bab8:	442f      	add	r7, r5
 800baba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800babe:	42bb      	cmp	r3, r7
 800bac0:	da42      	bge.n	800bb48 <__gethex+0x244>
 800bac2:	9801      	ldr	r0, [sp, #4]
 800bac4:	4621      	mov	r1, r4
 800bac6:	f7fd ff6f 	bl	80099a8 <_Bfree>
 800baca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bacc:	2300      	movs	r3, #0
 800bace:	6013      	str	r3, [r2, #0]
 800bad0:	25a3      	movs	r5, #163	@ 0xa3
 800bad2:	e793      	b.n	800b9fc <__gethex+0xf8>
 800bad4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bad8:	2a2e      	cmp	r2, #46	@ 0x2e
 800bada:	d012      	beq.n	800bb02 <__gethex+0x1fe>
 800badc:	2b20      	cmp	r3, #32
 800bade:	d104      	bne.n	800baea <__gethex+0x1e6>
 800bae0:	f845 bb04 	str.w	fp, [r5], #4
 800bae4:	f04f 0b00 	mov.w	fp, #0
 800bae8:	465b      	mov	r3, fp
 800baea:	7830      	ldrb	r0, [r6, #0]
 800baec:	9303      	str	r3, [sp, #12]
 800baee:	f7ff fef3 	bl	800b8d8 <__hexdig_fun>
 800baf2:	9b03      	ldr	r3, [sp, #12]
 800baf4:	f000 000f 	and.w	r0, r0, #15
 800baf8:	4098      	lsls	r0, r3
 800bafa:	ea4b 0b00 	orr.w	fp, fp, r0
 800bafe:	3304      	adds	r3, #4
 800bb00:	e7ae      	b.n	800ba60 <__gethex+0x15c>
 800bb02:	45b1      	cmp	r9, r6
 800bb04:	d8ea      	bhi.n	800badc <__gethex+0x1d8>
 800bb06:	492b      	ldr	r1, [pc, #172]	@ (800bbb4 <__gethex+0x2b0>)
 800bb08:	9303      	str	r3, [sp, #12]
 800bb0a:	2201      	movs	r2, #1
 800bb0c:	4630      	mov	r0, r6
 800bb0e:	f7ff fe03 	bl	800b718 <strncmp>
 800bb12:	9b03      	ldr	r3, [sp, #12]
 800bb14:	2800      	cmp	r0, #0
 800bb16:	d1e1      	bne.n	800badc <__gethex+0x1d8>
 800bb18:	e7a2      	b.n	800ba60 <__gethex+0x15c>
 800bb1a:	1ea9      	subs	r1, r5, #2
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	f7fe fb94 	bl	800a24a <__any_on>
 800bb22:	2800      	cmp	r0, #0
 800bb24:	d0c2      	beq.n	800baac <__gethex+0x1a8>
 800bb26:	f04f 0903 	mov.w	r9, #3
 800bb2a:	e7c1      	b.n	800bab0 <__gethex+0x1ac>
 800bb2c:	da09      	bge.n	800bb42 <__gethex+0x23e>
 800bb2e:	1b75      	subs	r5, r6, r5
 800bb30:	4621      	mov	r1, r4
 800bb32:	9801      	ldr	r0, [sp, #4]
 800bb34:	462a      	mov	r2, r5
 800bb36:	f7fe f94f 	bl	8009dd8 <__lshift>
 800bb3a:	1b7f      	subs	r7, r7, r5
 800bb3c:	4604      	mov	r4, r0
 800bb3e:	f100 0a14 	add.w	sl, r0, #20
 800bb42:	f04f 0900 	mov.w	r9, #0
 800bb46:	e7b8      	b.n	800baba <__gethex+0x1b6>
 800bb48:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bb4c:	42bd      	cmp	r5, r7
 800bb4e:	dd6f      	ble.n	800bc30 <__gethex+0x32c>
 800bb50:	1bed      	subs	r5, r5, r7
 800bb52:	42ae      	cmp	r6, r5
 800bb54:	dc34      	bgt.n	800bbc0 <__gethex+0x2bc>
 800bb56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bb5a:	2b02      	cmp	r3, #2
 800bb5c:	d022      	beq.n	800bba4 <__gethex+0x2a0>
 800bb5e:	2b03      	cmp	r3, #3
 800bb60:	d024      	beq.n	800bbac <__gethex+0x2a8>
 800bb62:	2b01      	cmp	r3, #1
 800bb64:	d115      	bne.n	800bb92 <__gethex+0x28e>
 800bb66:	42ae      	cmp	r6, r5
 800bb68:	d113      	bne.n	800bb92 <__gethex+0x28e>
 800bb6a:	2e01      	cmp	r6, #1
 800bb6c:	d10b      	bne.n	800bb86 <__gethex+0x282>
 800bb6e:	9a02      	ldr	r2, [sp, #8]
 800bb70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bb74:	6013      	str	r3, [r2, #0]
 800bb76:	2301      	movs	r3, #1
 800bb78:	6123      	str	r3, [r4, #16]
 800bb7a:	f8ca 3000 	str.w	r3, [sl]
 800bb7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb80:	2562      	movs	r5, #98	@ 0x62
 800bb82:	601c      	str	r4, [r3, #0]
 800bb84:	e73a      	b.n	800b9fc <__gethex+0xf8>
 800bb86:	1e71      	subs	r1, r6, #1
 800bb88:	4620      	mov	r0, r4
 800bb8a:	f7fe fb5e 	bl	800a24a <__any_on>
 800bb8e:	2800      	cmp	r0, #0
 800bb90:	d1ed      	bne.n	800bb6e <__gethex+0x26a>
 800bb92:	9801      	ldr	r0, [sp, #4]
 800bb94:	4621      	mov	r1, r4
 800bb96:	f7fd ff07 	bl	80099a8 <_Bfree>
 800bb9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	6013      	str	r3, [r2, #0]
 800bba0:	2550      	movs	r5, #80	@ 0x50
 800bba2:	e72b      	b.n	800b9fc <__gethex+0xf8>
 800bba4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d1f3      	bne.n	800bb92 <__gethex+0x28e>
 800bbaa:	e7e0      	b.n	800bb6e <__gethex+0x26a>
 800bbac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d1dd      	bne.n	800bb6e <__gethex+0x26a>
 800bbb2:	e7ee      	b.n	800bb92 <__gethex+0x28e>
 800bbb4:	0800c370 	.word	0x0800c370
 800bbb8:	0800c209 	.word	0x0800c209
 800bbbc:	0800c51e 	.word	0x0800c51e
 800bbc0:	1e6f      	subs	r7, r5, #1
 800bbc2:	f1b9 0f00 	cmp.w	r9, #0
 800bbc6:	d130      	bne.n	800bc2a <__gethex+0x326>
 800bbc8:	b127      	cbz	r7, 800bbd4 <__gethex+0x2d0>
 800bbca:	4639      	mov	r1, r7
 800bbcc:	4620      	mov	r0, r4
 800bbce:	f7fe fb3c 	bl	800a24a <__any_on>
 800bbd2:	4681      	mov	r9, r0
 800bbd4:	117a      	asrs	r2, r7, #5
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bbdc:	f007 071f 	and.w	r7, r7, #31
 800bbe0:	40bb      	lsls	r3, r7
 800bbe2:	4213      	tst	r3, r2
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	4620      	mov	r0, r4
 800bbe8:	bf18      	it	ne
 800bbea:	f049 0902 	orrne.w	r9, r9, #2
 800bbee:	f7ff fe21 	bl	800b834 <rshift>
 800bbf2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bbf6:	1b76      	subs	r6, r6, r5
 800bbf8:	2502      	movs	r5, #2
 800bbfa:	f1b9 0f00 	cmp.w	r9, #0
 800bbfe:	d047      	beq.n	800bc90 <__gethex+0x38c>
 800bc00:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bc04:	2b02      	cmp	r3, #2
 800bc06:	d015      	beq.n	800bc34 <__gethex+0x330>
 800bc08:	2b03      	cmp	r3, #3
 800bc0a:	d017      	beq.n	800bc3c <__gethex+0x338>
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d109      	bne.n	800bc24 <__gethex+0x320>
 800bc10:	f019 0f02 	tst.w	r9, #2
 800bc14:	d006      	beq.n	800bc24 <__gethex+0x320>
 800bc16:	f8da 3000 	ldr.w	r3, [sl]
 800bc1a:	ea49 0903 	orr.w	r9, r9, r3
 800bc1e:	f019 0f01 	tst.w	r9, #1
 800bc22:	d10e      	bne.n	800bc42 <__gethex+0x33e>
 800bc24:	f045 0510 	orr.w	r5, r5, #16
 800bc28:	e032      	b.n	800bc90 <__gethex+0x38c>
 800bc2a:	f04f 0901 	mov.w	r9, #1
 800bc2e:	e7d1      	b.n	800bbd4 <__gethex+0x2d0>
 800bc30:	2501      	movs	r5, #1
 800bc32:	e7e2      	b.n	800bbfa <__gethex+0x2f6>
 800bc34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc36:	f1c3 0301 	rsb	r3, r3, #1
 800bc3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bc3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d0f0      	beq.n	800bc24 <__gethex+0x320>
 800bc42:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bc46:	f104 0314 	add.w	r3, r4, #20
 800bc4a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bc4e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bc52:	f04f 0c00 	mov.w	ip, #0
 800bc56:	4618      	mov	r0, r3
 800bc58:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc5c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bc60:	d01b      	beq.n	800bc9a <__gethex+0x396>
 800bc62:	3201      	adds	r2, #1
 800bc64:	6002      	str	r2, [r0, #0]
 800bc66:	2d02      	cmp	r5, #2
 800bc68:	f104 0314 	add.w	r3, r4, #20
 800bc6c:	d13c      	bne.n	800bce8 <__gethex+0x3e4>
 800bc6e:	f8d8 2000 	ldr.w	r2, [r8]
 800bc72:	3a01      	subs	r2, #1
 800bc74:	42b2      	cmp	r2, r6
 800bc76:	d109      	bne.n	800bc8c <__gethex+0x388>
 800bc78:	1171      	asrs	r1, r6, #5
 800bc7a:	2201      	movs	r2, #1
 800bc7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bc80:	f006 061f 	and.w	r6, r6, #31
 800bc84:	fa02 f606 	lsl.w	r6, r2, r6
 800bc88:	421e      	tst	r6, r3
 800bc8a:	d13a      	bne.n	800bd02 <__gethex+0x3fe>
 800bc8c:	f045 0520 	orr.w	r5, r5, #32
 800bc90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc92:	601c      	str	r4, [r3, #0]
 800bc94:	9b02      	ldr	r3, [sp, #8]
 800bc96:	601f      	str	r7, [r3, #0]
 800bc98:	e6b0      	b.n	800b9fc <__gethex+0xf8>
 800bc9a:	4299      	cmp	r1, r3
 800bc9c:	f843 cc04 	str.w	ip, [r3, #-4]
 800bca0:	d8d9      	bhi.n	800bc56 <__gethex+0x352>
 800bca2:	68a3      	ldr	r3, [r4, #8]
 800bca4:	459b      	cmp	fp, r3
 800bca6:	db17      	blt.n	800bcd8 <__gethex+0x3d4>
 800bca8:	6861      	ldr	r1, [r4, #4]
 800bcaa:	9801      	ldr	r0, [sp, #4]
 800bcac:	3101      	adds	r1, #1
 800bcae:	f7fd fe3b 	bl	8009928 <_Balloc>
 800bcb2:	4681      	mov	r9, r0
 800bcb4:	b918      	cbnz	r0, 800bcbe <__gethex+0x3ba>
 800bcb6:	4b1a      	ldr	r3, [pc, #104]	@ (800bd20 <__gethex+0x41c>)
 800bcb8:	4602      	mov	r2, r0
 800bcba:	2184      	movs	r1, #132	@ 0x84
 800bcbc:	e6c5      	b.n	800ba4a <__gethex+0x146>
 800bcbe:	6922      	ldr	r2, [r4, #16]
 800bcc0:	3202      	adds	r2, #2
 800bcc2:	f104 010c 	add.w	r1, r4, #12
 800bcc6:	0092      	lsls	r2, r2, #2
 800bcc8:	300c      	adds	r0, #12
 800bcca:	f7ff fd69 	bl	800b7a0 <memcpy>
 800bcce:	4621      	mov	r1, r4
 800bcd0:	9801      	ldr	r0, [sp, #4]
 800bcd2:	f7fd fe69 	bl	80099a8 <_Bfree>
 800bcd6:	464c      	mov	r4, r9
 800bcd8:	6923      	ldr	r3, [r4, #16]
 800bcda:	1c5a      	adds	r2, r3, #1
 800bcdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bce0:	6122      	str	r2, [r4, #16]
 800bce2:	2201      	movs	r2, #1
 800bce4:	615a      	str	r2, [r3, #20]
 800bce6:	e7be      	b.n	800bc66 <__gethex+0x362>
 800bce8:	6922      	ldr	r2, [r4, #16]
 800bcea:	455a      	cmp	r2, fp
 800bcec:	dd0b      	ble.n	800bd06 <__gethex+0x402>
 800bcee:	2101      	movs	r1, #1
 800bcf0:	4620      	mov	r0, r4
 800bcf2:	f7ff fd9f 	bl	800b834 <rshift>
 800bcf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcfa:	3701      	adds	r7, #1
 800bcfc:	42bb      	cmp	r3, r7
 800bcfe:	f6ff aee0 	blt.w	800bac2 <__gethex+0x1be>
 800bd02:	2501      	movs	r5, #1
 800bd04:	e7c2      	b.n	800bc8c <__gethex+0x388>
 800bd06:	f016 061f 	ands.w	r6, r6, #31
 800bd0a:	d0fa      	beq.n	800bd02 <__gethex+0x3fe>
 800bd0c:	4453      	add	r3, sl
 800bd0e:	f1c6 0620 	rsb	r6, r6, #32
 800bd12:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bd16:	f7fd fef9 	bl	8009b0c <__hi0bits>
 800bd1a:	42b0      	cmp	r0, r6
 800bd1c:	dbe7      	blt.n	800bcee <__gethex+0x3ea>
 800bd1e:	e7f0      	b.n	800bd02 <__gethex+0x3fe>
 800bd20:	0800c209 	.word	0x0800c209

0800bd24 <L_shift>:
 800bd24:	f1c2 0208 	rsb	r2, r2, #8
 800bd28:	0092      	lsls	r2, r2, #2
 800bd2a:	b570      	push	{r4, r5, r6, lr}
 800bd2c:	f1c2 0620 	rsb	r6, r2, #32
 800bd30:	6843      	ldr	r3, [r0, #4]
 800bd32:	6804      	ldr	r4, [r0, #0]
 800bd34:	fa03 f506 	lsl.w	r5, r3, r6
 800bd38:	432c      	orrs	r4, r5
 800bd3a:	40d3      	lsrs	r3, r2
 800bd3c:	6004      	str	r4, [r0, #0]
 800bd3e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bd42:	4288      	cmp	r0, r1
 800bd44:	d3f4      	bcc.n	800bd30 <L_shift+0xc>
 800bd46:	bd70      	pop	{r4, r5, r6, pc}

0800bd48 <__match>:
 800bd48:	b530      	push	{r4, r5, lr}
 800bd4a:	6803      	ldr	r3, [r0, #0]
 800bd4c:	3301      	adds	r3, #1
 800bd4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd52:	b914      	cbnz	r4, 800bd5a <__match+0x12>
 800bd54:	6003      	str	r3, [r0, #0]
 800bd56:	2001      	movs	r0, #1
 800bd58:	bd30      	pop	{r4, r5, pc}
 800bd5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd5e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bd62:	2d19      	cmp	r5, #25
 800bd64:	bf98      	it	ls
 800bd66:	3220      	addls	r2, #32
 800bd68:	42a2      	cmp	r2, r4
 800bd6a:	d0f0      	beq.n	800bd4e <__match+0x6>
 800bd6c:	2000      	movs	r0, #0
 800bd6e:	e7f3      	b.n	800bd58 <__match+0x10>

0800bd70 <__hexnan>:
 800bd70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd74:	680b      	ldr	r3, [r1, #0]
 800bd76:	6801      	ldr	r1, [r0, #0]
 800bd78:	115e      	asrs	r6, r3, #5
 800bd7a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bd7e:	f013 031f 	ands.w	r3, r3, #31
 800bd82:	b087      	sub	sp, #28
 800bd84:	bf18      	it	ne
 800bd86:	3604      	addne	r6, #4
 800bd88:	2500      	movs	r5, #0
 800bd8a:	1f37      	subs	r7, r6, #4
 800bd8c:	4682      	mov	sl, r0
 800bd8e:	4690      	mov	r8, r2
 800bd90:	9301      	str	r3, [sp, #4]
 800bd92:	f846 5c04 	str.w	r5, [r6, #-4]
 800bd96:	46b9      	mov	r9, r7
 800bd98:	463c      	mov	r4, r7
 800bd9a:	9502      	str	r5, [sp, #8]
 800bd9c:	46ab      	mov	fp, r5
 800bd9e:	784a      	ldrb	r2, [r1, #1]
 800bda0:	1c4b      	adds	r3, r1, #1
 800bda2:	9303      	str	r3, [sp, #12]
 800bda4:	b342      	cbz	r2, 800bdf8 <__hexnan+0x88>
 800bda6:	4610      	mov	r0, r2
 800bda8:	9105      	str	r1, [sp, #20]
 800bdaa:	9204      	str	r2, [sp, #16]
 800bdac:	f7ff fd94 	bl	800b8d8 <__hexdig_fun>
 800bdb0:	2800      	cmp	r0, #0
 800bdb2:	d151      	bne.n	800be58 <__hexnan+0xe8>
 800bdb4:	9a04      	ldr	r2, [sp, #16]
 800bdb6:	9905      	ldr	r1, [sp, #20]
 800bdb8:	2a20      	cmp	r2, #32
 800bdba:	d818      	bhi.n	800bdee <__hexnan+0x7e>
 800bdbc:	9b02      	ldr	r3, [sp, #8]
 800bdbe:	459b      	cmp	fp, r3
 800bdc0:	dd13      	ble.n	800bdea <__hexnan+0x7a>
 800bdc2:	454c      	cmp	r4, r9
 800bdc4:	d206      	bcs.n	800bdd4 <__hexnan+0x64>
 800bdc6:	2d07      	cmp	r5, #7
 800bdc8:	dc04      	bgt.n	800bdd4 <__hexnan+0x64>
 800bdca:	462a      	mov	r2, r5
 800bdcc:	4649      	mov	r1, r9
 800bdce:	4620      	mov	r0, r4
 800bdd0:	f7ff ffa8 	bl	800bd24 <L_shift>
 800bdd4:	4544      	cmp	r4, r8
 800bdd6:	d952      	bls.n	800be7e <__hexnan+0x10e>
 800bdd8:	2300      	movs	r3, #0
 800bdda:	f1a4 0904 	sub.w	r9, r4, #4
 800bdde:	f844 3c04 	str.w	r3, [r4, #-4]
 800bde2:	f8cd b008 	str.w	fp, [sp, #8]
 800bde6:	464c      	mov	r4, r9
 800bde8:	461d      	mov	r5, r3
 800bdea:	9903      	ldr	r1, [sp, #12]
 800bdec:	e7d7      	b.n	800bd9e <__hexnan+0x2e>
 800bdee:	2a29      	cmp	r2, #41	@ 0x29
 800bdf0:	d157      	bne.n	800bea2 <__hexnan+0x132>
 800bdf2:	3102      	adds	r1, #2
 800bdf4:	f8ca 1000 	str.w	r1, [sl]
 800bdf8:	f1bb 0f00 	cmp.w	fp, #0
 800bdfc:	d051      	beq.n	800bea2 <__hexnan+0x132>
 800bdfe:	454c      	cmp	r4, r9
 800be00:	d206      	bcs.n	800be10 <__hexnan+0xa0>
 800be02:	2d07      	cmp	r5, #7
 800be04:	dc04      	bgt.n	800be10 <__hexnan+0xa0>
 800be06:	462a      	mov	r2, r5
 800be08:	4649      	mov	r1, r9
 800be0a:	4620      	mov	r0, r4
 800be0c:	f7ff ff8a 	bl	800bd24 <L_shift>
 800be10:	4544      	cmp	r4, r8
 800be12:	d936      	bls.n	800be82 <__hexnan+0x112>
 800be14:	f1a8 0204 	sub.w	r2, r8, #4
 800be18:	4623      	mov	r3, r4
 800be1a:	f853 1b04 	ldr.w	r1, [r3], #4
 800be1e:	f842 1f04 	str.w	r1, [r2, #4]!
 800be22:	429f      	cmp	r7, r3
 800be24:	d2f9      	bcs.n	800be1a <__hexnan+0xaa>
 800be26:	1b3b      	subs	r3, r7, r4
 800be28:	f023 0303 	bic.w	r3, r3, #3
 800be2c:	3304      	adds	r3, #4
 800be2e:	3401      	adds	r4, #1
 800be30:	3e03      	subs	r6, #3
 800be32:	42b4      	cmp	r4, r6
 800be34:	bf88      	it	hi
 800be36:	2304      	movhi	r3, #4
 800be38:	4443      	add	r3, r8
 800be3a:	2200      	movs	r2, #0
 800be3c:	f843 2b04 	str.w	r2, [r3], #4
 800be40:	429f      	cmp	r7, r3
 800be42:	d2fb      	bcs.n	800be3c <__hexnan+0xcc>
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	b91b      	cbnz	r3, 800be50 <__hexnan+0xe0>
 800be48:	4547      	cmp	r7, r8
 800be4a:	d128      	bne.n	800be9e <__hexnan+0x12e>
 800be4c:	2301      	movs	r3, #1
 800be4e:	603b      	str	r3, [r7, #0]
 800be50:	2005      	movs	r0, #5
 800be52:	b007      	add	sp, #28
 800be54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be58:	3501      	adds	r5, #1
 800be5a:	2d08      	cmp	r5, #8
 800be5c:	f10b 0b01 	add.w	fp, fp, #1
 800be60:	dd06      	ble.n	800be70 <__hexnan+0x100>
 800be62:	4544      	cmp	r4, r8
 800be64:	d9c1      	bls.n	800bdea <__hexnan+0x7a>
 800be66:	2300      	movs	r3, #0
 800be68:	f844 3c04 	str.w	r3, [r4, #-4]
 800be6c:	2501      	movs	r5, #1
 800be6e:	3c04      	subs	r4, #4
 800be70:	6822      	ldr	r2, [r4, #0]
 800be72:	f000 000f 	and.w	r0, r0, #15
 800be76:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800be7a:	6020      	str	r0, [r4, #0]
 800be7c:	e7b5      	b.n	800bdea <__hexnan+0x7a>
 800be7e:	2508      	movs	r5, #8
 800be80:	e7b3      	b.n	800bdea <__hexnan+0x7a>
 800be82:	9b01      	ldr	r3, [sp, #4]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d0dd      	beq.n	800be44 <__hexnan+0xd4>
 800be88:	f1c3 0320 	rsb	r3, r3, #32
 800be8c:	f04f 32ff 	mov.w	r2, #4294967295
 800be90:	40da      	lsrs	r2, r3
 800be92:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800be96:	4013      	ands	r3, r2
 800be98:	f846 3c04 	str.w	r3, [r6, #-4]
 800be9c:	e7d2      	b.n	800be44 <__hexnan+0xd4>
 800be9e:	3f04      	subs	r7, #4
 800bea0:	e7d0      	b.n	800be44 <__hexnan+0xd4>
 800bea2:	2004      	movs	r0, #4
 800bea4:	e7d5      	b.n	800be52 <__hexnan+0xe2>

0800bea6 <__ascii_mbtowc>:
 800bea6:	b082      	sub	sp, #8
 800bea8:	b901      	cbnz	r1, 800beac <__ascii_mbtowc+0x6>
 800beaa:	a901      	add	r1, sp, #4
 800beac:	b142      	cbz	r2, 800bec0 <__ascii_mbtowc+0x1a>
 800beae:	b14b      	cbz	r3, 800bec4 <__ascii_mbtowc+0x1e>
 800beb0:	7813      	ldrb	r3, [r2, #0]
 800beb2:	600b      	str	r3, [r1, #0]
 800beb4:	7812      	ldrb	r2, [r2, #0]
 800beb6:	1e10      	subs	r0, r2, #0
 800beb8:	bf18      	it	ne
 800beba:	2001      	movne	r0, #1
 800bebc:	b002      	add	sp, #8
 800bebe:	4770      	bx	lr
 800bec0:	4610      	mov	r0, r2
 800bec2:	e7fb      	b.n	800bebc <__ascii_mbtowc+0x16>
 800bec4:	f06f 0001 	mvn.w	r0, #1
 800bec8:	e7f8      	b.n	800bebc <__ascii_mbtowc+0x16>

0800beca <_realloc_r>:
 800beca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bece:	4680      	mov	r8, r0
 800bed0:	4615      	mov	r5, r2
 800bed2:	460c      	mov	r4, r1
 800bed4:	b921      	cbnz	r1, 800bee0 <_realloc_r+0x16>
 800bed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800beda:	4611      	mov	r1, r2
 800bedc:	f7fd bc98 	b.w	8009810 <_malloc_r>
 800bee0:	b92a      	cbnz	r2, 800beee <_realloc_r+0x24>
 800bee2:	f7fd fc21 	bl	8009728 <_free_r>
 800bee6:	2400      	movs	r4, #0
 800bee8:	4620      	mov	r0, r4
 800beea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800beee:	f000 f840 	bl	800bf72 <_malloc_usable_size_r>
 800bef2:	4285      	cmp	r5, r0
 800bef4:	4606      	mov	r6, r0
 800bef6:	d802      	bhi.n	800befe <_realloc_r+0x34>
 800bef8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800befc:	d8f4      	bhi.n	800bee8 <_realloc_r+0x1e>
 800befe:	4629      	mov	r1, r5
 800bf00:	4640      	mov	r0, r8
 800bf02:	f7fd fc85 	bl	8009810 <_malloc_r>
 800bf06:	4607      	mov	r7, r0
 800bf08:	2800      	cmp	r0, #0
 800bf0a:	d0ec      	beq.n	800bee6 <_realloc_r+0x1c>
 800bf0c:	42b5      	cmp	r5, r6
 800bf0e:	462a      	mov	r2, r5
 800bf10:	4621      	mov	r1, r4
 800bf12:	bf28      	it	cs
 800bf14:	4632      	movcs	r2, r6
 800bf16:	f7ff fc43 	bl	800b7a0 <memcpy>
 800bf1a:	4621      	mov	r1, r4
 800bf1c:	4640      	mov	r0, r8
 800bf1e:	f7fd fc03 	bl	8009728 <_free_r>
 800bf22:	463c      	mov	r4, r7
 800bf24:	e7e0      	b.n	800bee8 <_realloc_r+0x1e>

0800bf26 <__ascii_wctomb>:
 800bf26:	4603      	mov	r3, r0
 800bf28:	4608      	mov	r0, r1
 800bf2a:	b141      	cbz	r1, 800bf3e <__ascii_wctomb+0x18>
 800bf2c:	2aff      	cmp	r2, #255	@ 0xff
 800bf2e:	d904      	bls.n	800bf3a <__ascii_wctomb+0x14>
 800bf30:	228a      	movs	r2, #138	@ 0x8a
 800bf32:	601a      	str	r2, [r3, #0]
 800bf34:	f04f 30ff 	mov.w	r0, #4294967295
 800bf38:	4770      	bx	lr
 800bf3a:	700a      	strb	r2, [r1, #0]
 800bf3c:	2001      	movs	r0, #1
 800bf3e:	4770      	bx	lr

0800bf40 <fiprintf>:
 800bf40:	b40e      	push	{r1, r2, r3}
 800bf42:	b503      	push	{r0, r1, lr}
 800bf44:	4601      	mov	r1, r0
 800bf46:	ab03      	add	r3, sp, #12
 800bf48:	4805      	ldr	r0, [pc, #20]	@ (800bf60 <fiprintf+0x20>)
 800bf4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf4e:	6800      	ldr	r0, [r0, #0]
 800bf50:	9301      	str	r3, [sp, #4]
 800bf52:	f7ff f9a1 	bl	800b298 <_vfiprintf_r>
 800bf56:	b002      	add	sp, #8
 800bf58:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf5c:	b003      	add	sp, #12
 800bf5e:	4770      	bx	lr
 800bf60:	20000018 	.word	0x20000018

0800bf64 <abort>:
 800bf64:	b508      	push	{r3, lr}
 800bf66:	2006      	movs	r0, #6
 800bf68:	f000 f834 	bl	800bfd4 <raise>
 800bf6c:	2001      	movs	r0, #1
 800bf6e:	f7f6 f813 	bl	8001f98 <_exit>

0800bf72 <_malloc_usable_size_r>:
 800bf72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf76:	1f18      	subs	r0, r3, #4
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	bfbc      	itt	lt
 800bf7c:	580b      	ldrlt	r3, [r1, r0]
 800bf7e:	18c0      	addlt	r0, r0, r3
 800bf80:	4770      	bx	lr

0800bf82 <_raise_r>:
 800bf82:	291f      	cmp	r1, #31
 800bf84:	b538      	push	{r3, r4, r5, lr}
 800bf86:	4605      	mov	r5, r0
 800bf88:	460c      	mov	r4, r1
 800bf8a:	d904      	bls.n	800bf96 <_raise_r+0x14>
 800bf8c:	2316      	movs	r3, #22
 800bf8e:	6003      	str	r3, [r0, #0]
 800bf90:	f04f 30ff 	mov.w	r0, #4294967295
 800bf94:	bd38      	pop	{r3, r4, r5, pc}
 800bf96:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bf98:	b112      	cbz	r2, 800bfa0 <_raise_r+0x1e>
 800bf9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf9e:	b94b      	cbnz	r3, 800bfb4 <_raise_r+0x32>
 800bfa0:	4628      	mov	r0, r5
 800bfa2:	f000 f831 	bl	800c008 <_getpid_r>
 800bfa6:	4622      	mov	r2, r4
 800bfa8:	4601      	mov	r1, r0
 800bfaa:	4628      	mov	r0, r5
 800bfac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bfb0:	f000 b818 	b.w	800bfe4 <_kill_r>
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d00a      	beq.n	800bfce <_raise_r+0x4c>
 800bfb8:	1c59      	adds	r1, r3, #1
 800bfba:	d103      	bne.n	800bfc4 <_raise_r+0x42>
 800bfbc:	2316      	movs	r3, #22
 800bfbe:	6003      	str	r3, [r0, #0]
 800bfc0:	2001      	movs	r0, #1
 800bfc2:	e7e7      	b.n	800bf94 <_raise_r+0x12>
 800bfc4:	2100      	movs	r1, #0
 800bfc6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bfca:	4620      	mov	r0, r4
 800bfcc:	4798      	blx	r3
 800bfce:	2000      	movs	r0, #0
 800bfd0:	e7e0      	b.n	800bf94 <_raise_r+0x12>
	...

0800bfd4 <raise>:
 800bfd4:	4b02      	ldr	r3, [pc, #8]	@ (800bfe0 <raise+0xc>)
 800bfd6:	4601      	mov	r1, r0
 800bfd8:	6818      	ldr	r0, [r3, #0]
 800bfda:	f7ff bfd2 	b.w	800bf82 <_raise_r>
 800bfde:	bf00      	nop
 800bfe0:	20000018 	.word	0x20000018

0800bfe4 <_kill_r>:
 800bfe4:	b538      	push	{r3, r4, r5, lr}
 800bfe6:	4d07      	ldr	r5, [pc, #28]	@ (800c004 <_kill_r+0x20>)
 800bfe8:	2300      	movs	r3, #0
 800bfea:	4604      	mov	r4, r0
 800bfec:	4608      	mov	r0, r1
 800bfee:	4611      	mov	r1, r2
 800bff0:	602b      	str	r3, [r5, #0]
 800bff2:	f7f5 ffc1 	bl	8001f78 <_kill>
 800bff6:	1c43      	adds	r3, r0, #1
 800bff8:	d102      	bne.n	800c000 <_kill_r+0x1c>
 800bffa:	682b      	ldr	r3, [r5, #0]
 800bffc:	b103      	cbz	r3, 800c000 <_kill_r+0x1c>
 800bffe:	6023      	str	r3, [r4, #0]
 800c000:	bd38      	pop	{r3, r4, r5, pc}
 800c002:	bf00      	nop
 800c004:	2000066c 	.word	0x2000066c

0800c008 <_getpid_r>:
 800c008:	f7f5 bfae 	b.w	8001f68 <_getpid>

0800c00c <_init>:
 800c00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c00e:	bf00      	nop
 800c010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c012:	bc08      	pop	{r3}
 800c014:	469e      	mov	lr, r3
 800c016:	4770      	bx	lr

0800c018 <_fini>:
 800c018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c01a:	bf00      	nop
 800c01c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c01e:	bc08      	pop	{r3}
 800c020:	469e      	mov	lr, r3
 800c022:	4770      	bx	lr
