Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ise project/P6/vegitabalecpu/piplelineplus/test_isim_beh.exe -prj E:/ise project/P6/vegitabalecpu/piplelineplus/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/RF1.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/Reg.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/PC.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/NPC.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/Mux5.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/Mux4r.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/Mux4.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/MulDiv.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/lblr.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/Imem.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/HazerdandStall.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/EXT.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/control.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/CMP.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/BEextandDMandWBext.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/ALU.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/mips.v" into library work
Analyzing Verilog file "E:/ise project/P6/vegitabalecpu/piplelineplus/test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/ise project/P6/vegitabalecpu/piplelineplus/mips.v" Line 239: Port zhou is not connected to this instance
WARNING:HDLCompiler:189 - "E:/ise project/P6/vegitabalecpu/piplelineplus/mips.v" Line 188: Size mismatch in connection of port <dIn>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "E:/ise project/P6/vegitabalecpu/piplelineplus/mips.v" Line 189: Size mismatch in connection of port <dOut>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "E:/ise project/P6/vegitabalecpu/piplelineplus/mips.v" Line 279: Size mismatch in connection of port <dIn>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "E:/ise project/P6/vegitabalecpu/piplelineplus/mips.v" Line 280: Size mismatch in connection of port <dOut>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "E:/ise project/P6/vegitabalecpu/piplelineplus/mips.v" Line 340: Size mismatch in connection of port <dIn>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "E:/ise project/P6/vegitabalecpu/piplelineplus/mips.v" Line 341: Size mismatch in connection of port <dOut>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module HazardUnit
Compiling module StallUnit
Compiling module PC
Compiling module Imem
Compiling module Reg
Compiling module Mux5
Compiling module RF1
Compiling module EXT
Compiling module CMP
Compiling module NPC
Compiling module Mux4
Compiling module Control_D
Compiling module Control_E
Compiling module Mux2
Compiling module ALU
Compiling module MulDiv
Compiling module Control_M
Compiling module BEext
Compiling module DM
Compiling module Control_W
Compiling module WBext
Compiling module lblr
Compiling module Mux4r
Compiling module mips
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 26 Verilog Units
Built simulation executable E:/ise project/P6/vegitabalecpu/piplelineplus/test_isim_beh.exe
Fuse Memory Usage: 37900 KB
Fuse CPU Usage: 701 ms
