# Created from LPC865.svd

name: SYSCON
description: LPC84x System configuration (SYSCON)
groupName: SYSCON
registers:
  - name: SYSMEMREMAP
    description: System Remap register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: MAP
        description: System memory remap. Value 0x3 is reserved.
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: BOOT_LOADER_MODE
            description: Boot Loader Mode. Interrupt vectors are re-mapped to Boot
              ROM.
            value: 0
          - name: USER_RAM_MODE
            description: User RAM Mode. Interrupt vectors are re-mapped to Static
              RAM.
            value: 1
          - name: USER_FLASH_MODE
            description: User Flash Mode. Interrupt vectors are not re-mapped and
              reside in Flash.
            value: 2
  - name: SYSPLLCTRL
    description: PLL control
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 127
    fields:
      - name: MSEL
        description: 'Feedback divider value. The division value M is the programmed
          MSEL value + 1. 00000: Division ratio M = 1 to 11111: Division ratio M =
          32'
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: PSEL
        description: Post divider ratio P. The division ratio is 2 x P.
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: PSEL_0
            description: P = 1
            value: 0
          - name: PSEL_1
            description: P = 2
            value: 1
          - name: PSEL_2
            description: P = 4
            value: 2
          - name: PSEL_3
            description: P = 8
            value: 3
  - name: SYSPLLSTAT
    description: PLL status
    addressOffset: 12
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 1
    fields:
      - name: LOCK
        description: PLL0 lock indicator
        bitOffset: 0
        bitWidth: 1
        access: read-only
  - name: SYSOSCCTRL
    description: system oscillator control
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BYPASS
        description: oscillator (Xtal) Test Mode input (Active High)
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: FREQRANGE
        description: "oscillator low / high transconductance selection input (Active
          High) 1-20MHz '0' : 15-50MHz '1'"
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: FROOSCCTRL
    description: FRO oscillator control
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 34817
    resetMask: 4294967295
    fields:
      - name: FRO_DIRECT
        description: fro direct clock select
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: fro_osc out is divided by 2 (normal boot)
            value: 0
          - name: ENABLED
            description: fro clock is direct from FRO oscillator
            value: 1
  - name: FRODIRECTCLKUEN
    description: FRO direct clock source update enable register
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: ENA
        description: Enable fro clock source update
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_CHANGE
            description: no change
            value: 0
          - name: UPDATED
            description: update clock source
            value: 1
  - name: SYSRSTSTAT
    description: System reset status register
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 31
    fields:
      - name: POR
        description: POR reset status
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_DETECTED
            description: No POR detected
            value: 0
          - name: DETECTED
            description: POR detected. Writing a one clears this reset.
            value: 1
      - name: EXTRST
        description: Status of the external RESET pin. External reset status.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_DETECTED
            description: No reset event detected.
            value: 0
          - name: DETECTED
            description: Reset detected. Writing a one clears this reset.
            value: 1
      - name: WDT
        description: Status of the Watchdog reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_DETECTED
            description: No WDT reset detected
            value: 0
          - name: DETECTED
            description: WDT reset detected. Writing a one clears this reset.
            value: 1
      - name: BOD
        description: Status of the Brown-out detect reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_DETECTED
            description: No BOD reset detected
            value: 0
          - name: DETECTED
            description: BOD reset detected. Writing a one clears this reset.
            value: 1
      - name: SYSRST
        description: Status of the software system reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_DETECTED
            description: No System reset detected
            value: 0
          - name: DETECTED
            description: System reset detected. Writing a one clears this reset.
            value: 1
  - name: SYSPLLCLKSEL
    description: System PLL clock source select register
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: System PLL clock source
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: FRO
            description: FRO
            value: 0
          - name: EXT_CLK
            description: External clock
            value: 1
          - name: LPOSC
            description: Low power oscillator
            value: 2
          - name: FRODIV
            description: FRO DIV
            value: 3
  - name: SYSPLLCLKUEN
    description: System PLL clock source update enable register
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: ENA
        description: Enable system PLL clock source update
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_CHANGE
            description: no change
            value: 0
          - name: UPDATED
            description: update clock source
            value: 1
  - name: MAINCLKPLLSEL
    description: Main clock source select register
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: System PLL clock source
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: MAIN_CLK_PRE_PLL
            description: main_clk_pre_pll
            value: 0
          - name: SYS_PLL
            description: sys pll
            value: 1
          - name: SEL_2
            description: none
            value: 2
          - name: SEL_3
            description: none
            value: 3
  - name: MAINCLKPLLUEN
    description: Main clock source update enable register
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: ENA
        description: Enable main clock source update
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_CHANGE
            description: no change
            value: 0
          - name: UPDATED
            description: update clock source
            value: 1
  - name: MAINCLKSEL
    description: Main clock source select register
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: System PLL clock source
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: FRO
            description: FRO
            value: 0
          - name: EXT_CLK
            description: External clock
            value: 1
          - name: LPOSC
            description: Low power oscillator
            value: 2
          - name: FRO_DIV
            description: FRO_DIV
            value: 3
  - name: MAINCLKUEN
    description: Main clock source update enable register
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: ENA
        description: Enable main clock source update
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_CHANGE
            description: no change
            value: 0
          - name: UPDATED
            description: update clock source
            value: 1
  - name: SYSAHBCLKDIV
    description: System clock divider register
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 1
    resetMask: 255
    fields:
      - name: DIV
        description: 'System AHB clock divider values 0: System clock disabled. 1:
          Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: SYSPLLDIV
    description: System clock divider register
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 1
    resetMask: 255
    fields:
      - name: DIV
        description: 'System PLL clock divider values 0: System PLL clock disabled.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: ADCCLKSEL
    description: ADC clock source select register
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: Clock source for ADC clock
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: FRO
            description: FRO
            value: 0
          - name: SYS_PLL
            description: sys pll
            value: 1
          - name: NONE
            description: none
            value: 2
          - name: NONE1
            description: none
            value: 3
  - name: ADCCLKDIV
    description: ADC clock divider register
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: DIV
        description: 'ADC clock divider values 0: ADC clock disabled. 1: Divide by
          1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: WKTCLKSEL
    description: ADC clock source select register
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: WKT clock source selection
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: FRO
            description: FRO_INT
            value: 0
          - name: SYS_PLL
            description: LPOSC
            value: 1
  - name: EXTCLKSEL
    description: external clock source select register
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: SEL
        description: Clock source for external clock
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SYS_OSC
            description: System oscillator
            value: 0
          - name: CLK_IN
            description: Clk_in
            value: 1
  - name: I3CCLKDIV
    description: I3C clock divider register
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 16777215
    fields:
      - name: I3C_FCLK_DIV
        description: i3c_fclk fast clock divider
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: I3C_SLOW_TC_CLK_DIV
        description: i3c_slow_tc_clk clock divider
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: I3C_SLOW_CLK_DIV
        description: i3c_slow_clk divider
        bitOffset: 16
        bitWidth: 8
        access: read-write
  - name: LPOSCEN
    description: LPOSC enable register
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 1
    resetMask: 16777215
    fields:
      - name: WDT_CLK_EN
        description: WDT count clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: WKT_CLK_EN
        description: WDT count clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
  - name: SYSAHBCLKCTRL0
    description: System clock group 0 control register
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 23
    resetMask: 4294967295
    fields:
      - name: SYS
        description: Enables the clock for the AHB, the APB bridge, the Cortex-M0+
          core clocks, SYSCON, and the PMU. This bit is read only and always reads
          as 1.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ROM
        description: Enables clock for ROM.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: RAM
        description: Enables clock for SRAM.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: FLASH
        description: Enables clock for flash.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: I2C0
        description: Enables clock for I2C0.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: GPIO0
        description: Enables clock for GPIO0 port registers.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: SWM
        description: Enables clock for switch matrix.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: WKT
        description: Enables clock for self-wake-up timer.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: MRT
        description: Enables clock for multi-rate timer.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: SPI0
        description: Enables clock for SPI0.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: SPI1
        description: Enables clock for SPI1.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: CRC
        description: Enables clock for CRC.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: UART0
        description: Enables clock for UART0.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: UART1
        description: Enables clock for UART1.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: UART2
        description: Enables clock for UART2.
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: WWDT
        description: Enables clock for WWDT.
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: IOCON
        description: Enables clock for IOCON.
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: ACMP
        description: Enables clock for analog comparator.
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: GPIO1
        description: Enables clock for GPIO1 port registers.
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: FTM0
        description: Enables clock for FTM0.
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: FTM1
        description: Enables clock for FTM1.
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: I3C0
        description: Enables clock to I3C.
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: ADC
        description: Enables clock for ADC.
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: GPIO_INT
        description: Enable clock for GPIO pin interrupt registers
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: DMA
        description: Enables clock for DMA.
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
  - name: PRESETCTRL0
    description: Peripheral reset group 0 control register
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 4227727344
    resetMask: 4227727344
    fields:
      - name: FLASH_RST_N
        description: flash controller reset control
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the flash controller reset.
            value: 0
          - name: CLEAR
            description: Clear the flash controller reset.
            value: 1
      - name: I2C0_RST_N
        description: I2C0 reset control
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the I2C0 reset.
            value: 0
          - name: CLEAR
            description: Clear the I2C0 reset.
            value: 1
      - name: GPIO0_RST_N
        description: GPIO0 reset control
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the GPIO0 reset.
            value: 0
          - name: CLEAR
            description: Clear the GPIO0 reset.
            value: 1
      - name: SWM_RST_N
        description: SWM reset control
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the SWM reset.
            value: 0
          - name: CLEAR
            description: Clear the SWM reset.
            value: 1
      - name: WKT_RST_N
        description: Self-wake-up timer (WKT) reset control
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the WKT reset.
            value: 0
          - name: CLEAR
            description: Clear the WKT reset.
            value: 1
      - name: MRT_RST_N
        description: Multi-rate timer (MRT) reset control
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the MRT reset.
            value: 0
          - name: CLEAR
            description: Clear the MRT reset.
            value: 1
      - name: SPI0_RST_N
        description: SPI0 reset control
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the SPI0 reset.
            value: 0
          - name: CLEAR
            description: Clear the SPI0 reset.
            value: 1
      - name: SPI1_RST_N
        description: SPI1 reset control
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the SPI1 reset.
            value: 0
          - name: CLEAR
            description: Clear the SPI1 reset.
            value: 1
      - name: CRC_RST_N
        description: CRC engine reset control
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the CRC reset.
            value: 0
          - name: CLEAR
            description: Clear the CRC reset.
            value: 1
      - name: UART0_RST_N
        description: UART0 reset control
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the UART0 reset.
            value: 0
          - name: ClEAR
            description: Clear the UART0 reset.
            value: 1
      - name: UART1_RST_N
        description: UART1 reset control
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the UART1 reset.
            value: 0
          - name: CLEAR
            description: Clear the UART1 reset.
            value: 1
      - name: UART2_RST_N
        description: UART2 reset control
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the UART2 reset.
            value: 0
          - name: CLEAR
            description: Clear the UART2 reset.
            value: 1
      - name: IOCON_RST_N
        description: IOCON reset control
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the IOCON reset.
            value: 0
          - name: CLEAR
            description: Clear the IOCON reset.
            value: 1
      - name: ACMP_RST_N
        description: Analog comparator reset control
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the analog comparator reset.
            value: 0
          - name: CLEAR
            description: Clear the analog comparator reset.
            value: 1
      - name: GPIO1_RST_N
        description: GPIO1 reset control
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the GPIO1 reset.
            value: 0
          - name: CLEAR
            description: Clear the GPIO1 reset.
            value: 1
      - name: FTM0_RST_N
        description: FTM0 reset control
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the FTM0 reset.
            value: 0
          - name: CLEAR
            description: Clear the FTM0 reset.
            value: 1
      - name: FTM1_RST_N
        description: FTM1 reset control
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the FTM1 reset.
            value: 0
          - name: CLEAR
            description: Clear the FTM1 reset.
            value: 1
      - name: I3C_RST_N
        description: I3C reset control
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the I3C reset.
            value: 0
          - name: CLEAR
            description: Clear the I3C reset.
            value: 1
      - name: ADC_RST_N
        description: ADC reset control
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the ADC reset.
            value: 0
          - name: CLEAR
            description: Clear the ADC reset.
            value: 1
      - name: GPIOINT_RST_N
        description: GPIOINT reset control
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the GPIOINT reset.
            value: 0
          - name: CLEAR
            description: Clear the GPIOINT reset.
            value: 1
      - name: DMA_RST_N
        description: DMA reset control
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the DMA reset.
            value: 0
          - name: CLEAR
            description: Clear the DMA reset.
            value: 1
  - name: PRESETCTRL1
    description: Peripheral reset group 1 control register
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: FRG0_RST_N
        description: Fractional baud rate generator 0 reset control
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the FRG0 reset.
            value: 0
          - name: CLEAR
            description: Clear the FRG0 reset.
            value: 1
      - name: FRG1_RST_N
        description: Fractional baud rate generator 1 reset control
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASSERT
            description: Assert the FRG1 reset.
            value: 0
          - name: CLEAR
            description: Clear the FRG1 reset.
            value: 1
  - dim: 6
    dimIncrement: 4
    name: FCLKSEL[%s]
    description: peripheral clock source select register. FCLK0SEL~FCLK2SEL are for
      UART0~UART2 clock source select register.FCLK3SEL~FCLK4SEL are reserved. FCLK5SEL
      is for I2C clock source select register.
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: Peripheral clock source
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO
            description: FRO
            value: 0
          - name: MAIN_CLK
            description: main clock
            value: 1
          - name: FRG0CLK
            description: Frg0clk
            value: 2
          - name: FRG1CLK
            description: Frg1clk
            value: 3
          - name: FRO_DIV
            description: FRO_DIV
            value: 4
          - name: NONE
            description: none
            value: 5
          - name: NONE1
            description: none
            value: 6
          - name: NONE2
            description: none
            value: 7
  - name: I3CCLKSEL
    description: I3C clock source select register
    addressOffset: 168
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: I3C clock source
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO
            description: FRO
            value: 0
          - name: EXT_CLK
            description: external clock
            value: 1
          - name: NONE
            description: None
            value: 2
          - name: NONE1
            description: None
            value: 3
          - name: NONE2
            description: None
            value: 4
          - name: NONE3
            description: None
            value: 5
          - name: NONE4
            description: None
            value: 6
          - name: NONE5
            description: None
            value: 7
  - name: I3CSLOWTCCLKSEL
    description: I3CSLOWTC clock source select register
    addressOffset: 172
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: I3C clock source
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: I3CFCLK
            description: I3CFCLK
            value: 0
          - name: LPOSC
            description: Low power oscillator
            value: 1
          - name: NONE
            description: None
            value: 2
          - name: NONE1
            description: None
            value: 3
          - name: NONE2
            description: None
            value: 4
          - name: NONE3
            description: None
            value: 5
          - name: NONE4
            description: None
            value: 6
          - name: NONE5
            description: None
            value: 7
  - dim: 2
    dimIncrement: 4
    name: FCLKSEL2[%s]
    description: peripheral clock source select register. FCLK0SEL2~FCLK2SEL2 are
      for SPI0~SPI1 clock source select register.
    addressOffset: 180
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: Peripheral clock source
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO
            description: FRO
            value: 0
          - name: MAIN_CLK
            description: main clock
            value: 1
          - name: FRG0CLK
            description: Frg0clk
            value: 2
          - name: FRG1CLK
            description: Frg1clk
            value: 3
          - name: FRO_DIV
            description: FRO_DIV
            value: 4
          - name: NONE
            description: none
            value: 5
          - name: NONE1
            description: none
            value: 6
          - name: NONE2
            description: none
            value: 7
  - name: FTM0INTTRIGDIV
    description: FTM0INTTRIGDIV register
    addressOffset: 188
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: FTM0_INT_TRIG_DIV
        description: ftm0 ext_trigger_ftm0 or init_trigger_ftm0 divided by 1~128
        bitOffset: 0
        bitWidth: 7
        access: read-write
  - name: FTMFLTCFG
    description: System clock divider register
    addressOffset: 200
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: FTM0_FAULT0_MUX_SEL
        description: Mux selection FTM0 fault from external I/O or internal.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: EXTERNAL
            description: Select external I/O
            value: 0
          - name: INTERNAL
            description: Select internal
            value: 1
      - name: FTM0_FAULT1_MUX_SEL
        description: Mux selection FTM0 fault from external I/O or internal.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: EXTERNAL
            description: Select external I/O
            value: 0
          - name: INTERNAL
            description: Select internal
            value: 1
      - name: FTM0_FAULT2_MUX_SEL
        description: Mux selection FTM0 fault from external I/O or internal.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: EXTERNAL
            description: Select external I/O
            value: 0
          - name: INTERNAL
            description: Select internal
            value: 1
      - name: FTM0_FAULT3_MUX_SEL
        description: Mux selection FTM0 fault from external I/O or internal.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: EXTERNAL
            description: Select external I/O
            value: 0
          - name: INTERNAL
            description: Select internal
            value: 1
      - name: FTM0_SW_FAULT
        description: Software fault.
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - dim: 2
    dimIncrement: 16
    name: FRG[%s]
    description: no description available
    addressOffset: 208
    registers:
      - name: FRGDIV
        description: fractional generator N divider value register
        addressOffset: 0
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 255
        fields:
          - name: DIV
            description: Denominator of the fractional divider. DIV is equal to the
              programmed value +1. Always set to 0xFF to use with the fractional baud
              rate generator.
            bitOffset: 0
            bitWidth: 8
            access: read-write
      - name: FRGMULT
        description: fractional generator N multiplier value register
        addressOffset: 4
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 255
        fields:
          - name: MULT
            description: Numerator of the fractional divider. MULT is equal to the
              programmed value.
            bitOffset: 0
            bitWidth: 8
            access: read-write
      - name: FRGCLKSEL
        description: FRG N clock source select register
        addressOffset: 8
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 3
        fields:
          - name: SEL
            description: Clock source for frgN_src clock
            bitOffset: 0
            bitWidth: 2
            access: read-write
            enumeratedValues:
              - name: FRO
                description: FRO
                value: 0
              - name: MAIN_CLK
                description: main clock
                value: 1
              - name: SYS_PLL
                description: sys pll
                value: 2
              - name: NONE
                description: None
                value: 3
  - name: CLKOUTSEL
    description: CLKOUT clock source select register
    addressOffset: 240
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEL
        description: CLKOUT clock source
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO
            description: FRO
            value: 0
          - name: MAIN_CLK
            description: main clock
            value: 1
          - name: SYS_PLL
            description: sys pll
            value: 2
          - name: EXT_CLK
            description: external clock
            value: 3
          - name: LPOSC
            description: Low power oscillator
            value: 4
          - name: NONE
            description: None
            value: 5
          - name: NONE1
            description: None
            value: 6
          - name: NONE2
            description: None
            value: 7
  - name: CLKOUTDIV
    description: CLKOUT clock divider registers
    addressOffset: 244
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: DIV
        description: 'CLKOUT clock divider values 0: Disable CLKOUT clock divider.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: EXTTRACECMD
    description: External trace buffer command register
    addressOffset: 252
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: START
        description: Trace start command. Writing a one to this bit sets the TSTART
          signal to the MTB to HIGH and starts tracing if the TSTARTEN bit in the
          MTB master register is set to one as well.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: STOP
        description: Trace stop command. Writing a one to this bit sets the TSTOP
          signal in the MTB to HIGH and stops tracing if the TSTOPEN bit in the MTB
          master register is set to one as well.
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: IOCONCLKDIV6
    description: Peripheral clock 6 to the IOCON block for programmable glitch filter
    addressOffset: 308
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV5
    description: Peripheral clock 6 to the IOCON block for programmable glitch filter
    addressOffset: 312
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV4
    description: Peripheral clock 4 to the IOCON block for programmable glitch filter
    addressOffset: 316
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV3
    description: Peripheral clock 3 to the IOCON block for programmable glitch filter
    addressOffset: 320
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV2
    description: Peripheral clock 2 to the IOCON block for programmable glitch filter
    addressOffset: 324
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV1
    description: Peripheral clock 1 to the IOCON block for programmable glitch filter
    addressOffset: 328
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV0
    description: Peripheral clock 0 to the IOCON block for programmable glitch filter
    addressOffset: 332
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK.
          1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: BODCTRL
    description: BOD control register
    addressOffset: 336
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 31
    fields:
      - name: BODRSTLEV
        description: BOD reset level
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: LEVEL_1
            description: Level 1
            value: 1
          - name: LEVEL_2
            description: Level 2
            value: 2
          - name: LEVEL_3
            description: Level 3
            value: 3
      - name: BODINTVAL
        description: BOD interrupt level
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: LEVEL_1
            description: Level 1
            value: 1
          - name: LEVEL_2
            description: Level 2
            value: 2
          - name: LEVEL_3
            description: Level 3
            value: 3
      - name: BODRSTENA
        description: BOD reset enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: Disable reset function.
            value: 0
          - name: ENABLE
            description: Enable reset function.
            value: 1
  - name: SYSTCKCAL
    description: System tick timer calibration register
    addressOffset: 340
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 67108863
    fields:
      - name: CAL
        description: System tick timer calibration value.
        bitOffset: 0
        bitWidth: 26
        access: read-write
  - name: IRQLATENCY
    description: IRQ latency register
    addressOffset: 368
    size: 32
    access: read-write
    resetValue: 16
    resetMask: 255
    fields:
      - name: LATENCY
        description: 8-bit latency value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: NMISRC
    description: NMI source selection register
    addressOffset: 372
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2147483679
    fields:
      - name: IRQN
        description: The IRQ number of the interrupt that acts as the Non-Maskable
          Interrupt (NMI) if bit 31 is 1
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: NMIEN
        description: Write a 1 to this bit to enable the Non-Maskable Interrupt (NMI)
          source selected by bits 4:0.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - dim: 8
    dimIncrement: 4
    name: PINTSEL[%s]
    description: Pin interrupt select registers N
    addressOffset: 376
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 63
    fields:
      - name: INTPIN
        description: Pin number select for pin interrupt or pattern match engine input.
          (PIO0_0 to PIO0_31correspond to numbers 0 to 31 and PIO1_0 to PIO1_31 correspond
          to numbers 32 to 63).
        bitOffset: 0
        bitWidth: 6
        access: read-write
  - name: STARTERP0
    description: Start logic 0 pin wake-up enable register 0
    addressOffset: 516
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: PINT0
        description: GPIO pin interrupt 0 wake-up
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT1
        description: GPIO pin interrupt 1 wake-up
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT2
        description: GPIO pin interrupt 2 wake-up
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT3
        description: GPIO pin interrupt 3 wake-up
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT4
        description: GPIO pin interrupt 4 wake-up
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT5
        description: GPIO pin interrupt 5 wake-up
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT6
        description: GPIO pin interrupt 6 wake-up
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT7
        description: GPIO pin interrupt 7 wake-up
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: STARTERP1
    description: Start logic 0 pin wake-up enable register 1
    addressOffset: 532
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: SPI0
        description: SPI0 interrupt wake-up
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: SPI1
        description: SPI1 interrupt wake-up
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: USART0
        description: USART0 interrupt wake-up. Configure USART in synchronous slave
          mode.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: USART1
        description: USART1 interrupt wake-up. Configure USART in synchronous slave
          mode.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: USART2
        description: USART2 interrupt wake-up. Configure USART in synchronous slave
          mode.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: I2C0
        description: I2C0 interrupt wake-up.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: WWDT
        description: WWDT interrupt wake-up
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: BOD
        description: BOD interrupt wake-up
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: WKT
        description: Self-wake-up timer interrupt wake-up
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: PDSLEEPCFG
    description: Deep-sleep configuration register
    addressOffset: 560
    size: 32
    access: read-write
    resetValue: 65535
    resetMask: 65535
    fields:
      - name: BOD_PD
        description: BOD power-down control for Deep-sleep and Power-down mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: LPOSC_PD
        description: Low power oscillator power-down control for Deep-sleep and Power-down
          mode. Changing this bit to powered-down has no effect when the LOCK bit
          in the WWDT MOD register is set. In this case, the Low power oscillator
          is always running.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: PDAWAKECFG
    description: Wake-up configuration register
    addressOffset: 564
    size: 32
    access: read-write
    resetValue: 60920
    resetMask: 65535
    fields:
      - name: FROOUT_PD
        description: FRO oscillator output wake-up configuration
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: FRO_PD
        description: FRO oscillator power-down wake-up configuration
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: FLASH_PD
        description: Flash wake-up configuration
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: BOD_PD
        description: BOD wake-up configuration
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: ADC_PD
        description: ADC wake-up configuration
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: SYSOSC_PD
        description: Crystal oscillator wake-up configuration
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: LPOSC_PD
        description: Low power oscillator wake-up configuration. Changing this bit
          to powered-down has no effect when the LOCK bit in the WWDT MOD register
          is set. In this case, the Low power oscillator is always running
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: SYSPLL_PD
        description: System PLL wake-up configuration
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: ACMP
        description: Analog comparator wake-up configuration
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: PDRUNCFG
    description: Power configuration register
    addressOffset: 568
    size: 32
    access: read-write
    resetValue: 60920
    resetMask: 4294967295
    fields:
      - name: FROOUT_PD
        description: FRO oscillator output wake-up configuration
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: FRO_PD
        description: FRO oscillator power-down wake-up configuration
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: FLASH_PD
        description: Flash wake-up configuration
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: BOD_PD
        description: BOD wake-up configuration
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: ADC_PD
        description: ADC wake-up configuration
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: SYSOSC_PD
        description: Crystal oscillator wake-up configuration
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: LPOSC_PD
        description: Low power oscillator wake-up configuration. Changing this bit
          to powered-down has no effect when the LOCK bit in the WWDT MOD register
          is set. In this case, the Low power oscillator is always running
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: SYSPLL_PD
        description: System PLL wake-up configuration
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: ACMP
        description: Analog comparator wake-up configuration
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: FLASHCACHECFG
    description: Flash cache configuration register
    addressOffset: 576
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 16777215
    fields:
      - name: FLASH_CACHE_ENABLE
        description: Flash cache enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: FLASH_BUFFER_ENABLE
        description: Flash buffer enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
      - name: FLASH_CACHE_INVALID
        description: Flash cache invalid
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: disable
            value: 0
          - name: ENABLE
            description: enable
            value: 1
  - name: DEVICE_ID
    description: Part ID register
    addressOffset: 1016
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DEVICEID
        description: Part ID
        bitOffset: 0
        bitWidth: 32
        access: read-only
interrupts:
  - name: BOD
addressBlocks:
  - offset: 0
    size: 1020
    usage: registers
