// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "conv_2d_cl_array_array_ap_fixed_4u_config8_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_ST_fsm_state1 = "1";
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_ST_fsm_state2 = "10";
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_ST_fsm_state3 = "100";
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_ST_fsm_pp0_stage0 = "1000";
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_ST_fsm_state12 = "10000";
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_ST_fsm_state13 = "100000";
const bool conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_boolean_1 = true;
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_1 = "1";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_4 = "100";
const sc_lv<1> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv1_1 = "1";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_2 = "10";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_3 = "11";
const bool conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_boolean_0 = false;
const sc_lv<1> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv1_0 = "0";
const sc_lv<7> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv7_0 = "0000000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_5 = "101";
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv6_0 = "000000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_3A78 = "11101001111000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_FFFFFFB8 = "11111111111111111111111110111000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_DB8 = "110110111000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_3B4F = "11101101001111";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_1F = "11111";
const sc_lv<31> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv31_0 = "0000000000000000000000000000000";
const sc_lv<7> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv7_1 = "1";
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv6_1 = "1";
const sc_lv<6> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv6_23 = "100011";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_20 = "100000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_3F = "111111";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_40 = "1000000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_5F = "1011111";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_60 = "1100000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_70 = "1110000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_10 = "10000";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_2F = "101111";
const sc_lv<32> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv32_9 = "1001";
const sc_lv<7> conv_2d_cl_array_array_ap_fixed_4u_config8_s::ap_const_lv7_63 = "1100011";

conv_2d_cl_array_array_ap_fixed_4u_config8_s::conv_2d_cl_array_array_ap_fixed_4u_config8_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    w8_V_U = new conv_2d_cl_array_array_ap_fixed_4u_config8_s_w8_V("w8_V_U");
    w8_V_U->clk(ap_clk);
    w8_V_U->reset(ap_rst);
    w8_V_U->address0(w8_V_address0);
    w8_V_U->ce0(w8_V_ce0);
    w8_V_U->q0(w8_V_q0);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330 = new shift_line_buffer_array_ap_fixed_4u_config8_s("call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330");
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_clk(ap_clk);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_rst(ap_rst);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_start(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_start);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_done(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_done);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_idle(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_idle);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_ready(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_ready);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->in_elem_data_0_V_read(tmp_data_0_V_reg_1325);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->in_elem_data_1_V_read(tmp_data_1_V_reg_1330);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->in_elem_data_2_V_read(tmp_data_2_V_reg_1335);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->in_elem_data_3_V_read(tmp_data_3_V_reg_1340);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_4_V_read(kernel_data_V_3_4);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_5_V_read(kernel_data_V_3_5);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_6_V_read(kernel_data_V_3_6);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_7_V_read(kernel_data_V_3_7);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_8_V_read(kernel_data_V_3_8);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_9_V_read(kernel_data_V_3_9);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_10_V_read(kernel_data_V_3_10);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_11_V_read(kernel_data_V_3_11);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_16_V_read(kernel_data_V_3_16);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_17_V_read(kernel_data_V_3_17);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_18_V_read(kernel_data_V_3_18);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_19_V_read(kernel_data_V_3_19);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_20_V_read(kernel_data_V_3_20);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_21_V_read(kernel_data_V_3_21);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_22_V_read(kernel_data_V_3_22);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_23_V_read(kernel_data_V_3_23);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_28_V_read(kernel_data_V_3_28);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_29_V_read(kernel_data_V_3_29);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_30_V_read(kernel_data_V_3_30);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_31_V_read(kernel_data_V_3_31);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_32_V_read(kernel_data_V_3_32);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_33_V_read(kernel_data_V_3_33);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_34_V_read(kernel_data_V_3_34);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->kernel_window_35_V_read(kernel_data_V_3_35);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_0);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_1);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_2);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_3);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_4);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_5);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_6);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_7);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_8);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_9(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_9);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_10(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_10);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_11(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_11);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_12(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_12);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_13(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_13);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_14(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_14);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_15(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_15);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_16(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_16);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_17(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_17);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_18(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_18);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_19(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_19);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_20(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_20);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_21(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_21);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_22(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_22);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_23(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_23);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_24(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_24);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_25(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_25);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_26(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_26);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_27(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_27);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_28(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_28);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_29(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_29);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_30(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_30);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_31(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_31);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_32(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_32);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_33(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_33);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_34(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_34);
    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330->ap_return_35(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_35);
    myproject_axi_mux_366_32_1_1_U258 = new myproject_axi_mux_366_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>("myproject_axi_mux_366_32_1_1_U258");
    myproject_axi_mux_366_32_1_1_U258->din0(kernel_data_V_3_0);
    myproject_axi_mux_366_32_1_1_U258->din1(kernel_data_V_3_1);
    myproject_axi_mux_366_32_1_1_U258->din2(kernel_data_V_3_2);
    myproject_axi_mux_366_32_1_1_U258->din3(kernel_data_V_3_3);
    myproject_axi_mux_366_32_1_1_U258->din4(kernel_data_V_3_4);
    myproject_axi_mux_366_32_1_1_U258->din5(kernel_data_V_3_5);
    myproject_axi_mux_366_32_1_1_U258->din6(kernel_data_V_3_6);
    myproject_axi_mux_366_32_1_1_U258->din7(kernel_data_V_3_7);
    myproject_axi_mux_366_32_1_1_U258->din8(kernel_data_V_3_8);
    myproject_axi_mux_366_32_1_1_U258->din9(kernel_data_V_3_9);
    myproject_axi_mux_366_32_1_1_U258->din10(kernel_data_V_3_10);
    myproject_axi_mux_366_32_1_1_U258->din11(kernel_data_V_3_11);
    myproject_axi_mux_366_32_1_1_U258->din12(kernel_data_V_3_12);
    myproject_axi_mux_366_32_1_1_U258->din13(kernel_data_V_3_13);
    myproject_axi_mux_366_32_1_1_U258->din14(kernel_data_V_3_14);
    myproject_axi_mux_366_32_1_1_U258->din15(kernel_data_V_3_15);
    myproject_axi_mux_366_32_1_1_U258->din16(kernel_data_V_3_16);
    myproject_axi_mux_366_32_1_1_U258->din17(kernel_data_V_3_17);
    myproject_axi_mux_366_32_1_1_U258->din18(kernel_data_V_3_18);
    myproject_axi_mux_366_32_1_1_U258->din19(kernel_data_V_3_19);
    myproject_axi_mux_366_32_1_1_U258->din20(kernel_data_V_3_20);
    myproject_axi_mux_366_32_1_1_U258->din21(kernel_data_V_3_21);
    myproject_axi_mux_366_32_1_1_U258->din22(kernel_data_V_3_22);
    myproject_axi_mux_366_32_1_1_U258->din23(kernel_data_V_3_23);
    myproject_axi_mux_366_32_1_1_U258->din24(kernel_data_V_3_24);
    myproject_axi_mux_366_32_1_1_U258->din25(kernel_data_V_3_25);
    myproject_axi_mux_366_32_1_1_U258->din26(kernel_data_V_3_26);
    myproject_axi_mux_366_32_1_1_U258->din27(kernel_data_V_3_27);
    myproject_axi_mux_366_32_1_1_U258->din28(kernel_data_V_3_28);
    myproject_axi_mux_366_32_1_1_U258->din29(kernel_data_V_3_29);
    myproject_axi_mux_366_32_1_1_U258->din30(kernel_data_V_3_30);
    myproject_axi_mux_366_32_1_1_U258->din31(kernel_data_V_3_31);
    myproject_axi_mux_366_32_1_1_U258->din32(kernel_data_V_3_32);
    myproject_axi_mux_366_32_1_1_U258->din33(kernel_data_V_3_33);
    myproject_axi_mux_366_32_1_1_U258->din34(kernel_data_V_3_34);
    myproject_axi_mux_366_32_1_1_U258->din35(kernel_data_V_3_35);
    myproject_axi_mux_366_32_1_1_U258->din36(w_index14_reg_263);
    myproject_axi_mux_366_32_1_1_U258->dout(tmp_6_fu_1023_p38);
    myproject_axi_mul_32s_32s_48_5_1_U259 = new myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>("myproject_axi_mul_32s_32s_48_5_1_U259");
    myproject_axi_mul_32s_32s_48_5_1_U259->clk(ap_clk);
    myproject_axi_mul_32s_32s_48_5_1_U259->reset(ap_rst);
    myproject_axi_mul_32s_32s_48_5_1_U259->din0(trunc_ln76_reg_1405);
    myproject_axi_mul_32s_32s_48_5_1_U259->din1(grp_fu_1141_p1);
    myproject_axi_mul_32s_32s_48_5_1_U259->ce(ap_var_for_const0);
    myproject_axi_mul_32s_32s_48_5_1_U259->dout(grp_fu_1141_p2);
    myproject_axi_mul_32s_32s_48_5_1_U260 = new myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>("myproject_axi_mul_32s_32s_48_5_1_U260");
    myproject_axi_mul_32s_32s_48_5_1_U260->clk(ap_clk);
    myproject_axi_mul_32s_32s_48_5_1_U260->reset(ap_rst);
    myproject_axi_mul_32s_32s_48_5_1_U260->din0(tmp_7_reg_1410);
    myproject_axi_mul_32s_32s_48_5_1_U260->din1(grp_fu_1150_p1);
    myproject_axi_mul_32s_32s_48_5_1_U260->ce(ap_var_for_const0);
    myproject_axi_mul_32s_32s_48_5_1_U260->dout(grp_fu_1150_p2);
    myproject_axi_mul_32s_32s_48_5_1_U261 = new myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>("myproject_axi_mul_32s_32s_48_5_1_U261");
    myproject_axi_mul_32s_32s_48_5_1_U261->clk(ap_clk);
    myproject_axi_mul_32s_32s_48_5_1_U261->reset(ap_rst);
    myproject_axi_mul_32s_32s_48_5_1_U261->din0(tmp_8_reg_1415);
    myproject_axi_mul_32s_32s_48_5_1_U261->din1(grp_fu_1159_p1);
    myproject_axi_mul_32s_32s_48_5_1_U261->ce(ap_var_for_const0);
    myproject_axi_mul_32s_32s_48_5_1_U261->dout(grp_fu_1159_p2);
    myproject_axi_mul_32s_17s_48_5_1_U262 = new myproject_axi_mul_32s_17s_48_5_1<1,5,32,17,48>("myproject_axi_mul_32s_17s_48_5_1_U262");
    myproject_axi_mul_32s_17s_48_5_1_U262->clk(ap_clk);
    myproject_axi_mul_32s_17s_48_5_1_U262->reset(ap_rst);
    myproject_axi_mul_32s_17s_48_5_1_U262->din0(grp_fu_1168_p0);
    myproject_axi_mul_32s_17s_48_5_1_U262->din1(tmp_9_reg_1420);
    myproject_axi_mul_32s_17s_48_5_1_U262->ce(ap_var_for_const0);
    myproject_axi_mul_32s_17s_48_5_1_U262->dout(grp_fu_1168_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_acc_0_V_fu_1214_p2);
    sensitive << ( res_out_0_V12_reg_275 );
    sensitive << ( trunc_ln_reg_1453 );

    SC_METHOD(thread_acc_1_V_fu_1219_p2);
    sensitive << ( res_out_1_V10_reg_286 );
    sensitive << ( trunc_ln708_s_reg_1458 );

    SC_METHOD(thread_acc_2_V_fu_1224_p2);
    sensitive << ( res_out_2_V8_reg_297 );
    sensitive << ( trunc_ln708_7_reg_1463 );

    SC_METHOD(thread_acc_3_V_fu_1229_p2);
    sensitive << ( tmp_data_3_V_696_reg_308 );
    sensitive << ( trunc_ln708_8_reg_1468 );

    SC_METHOD(thread_add_ln301_fu_1279_p2);
    sensitive << ( pY_9_load_reg_1365 );

    SC_METHOD(thread_add_ln303_fu_1290_p2);
    sensitive << ( sY_9_load_reg_1355 );

    SC_METHOD(thread_add_ln306_fu_1239_p2);
    sensitive << ( pX_9_load_reg_1371 );

    SC_METHOD(thread_add_ln308_fu_1250_p2);
    sensitive << ( sX_9_load_reg_1345 );

    SC_METHOD(thread_add_ln78_fu_952_p2);
    sensitive << ( indvar_flatten15_reg_251 );

    SC_METHOD(thread_and_ln272_5_fu_940_p2);
    sensitive << ( icmp_ln272_8_fu_908_p2 );
    sensitive << ( icmp_ln272_9_fu_928_p2 );

    SC_METHOD(thread_and_ln272_6_fu_946_p2);
    sensitive << ( and_ln272_5_fu_940_p2 );
    sensitive << ( and_ln272_fu_934_p2 );

    SC_METHOD(thread_and_ln272_fu_934_p2);
    sensitive << ( icmp_ln272_fu_878_p2 );
    sensitive << ( icmp_ln272_7_fu_888_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state10_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter7);

    SC_METHOD(thread_ap_block_state12);
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter5);

    SC_METHOD(thread_ap_condition_288);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_ap_condition_297);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( icmp_ln293_fu_1234_p2 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( icmp_ln78_fu_1319_p2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_ap_phi_mux_storemerge_i_i_phi_fu_323_p4);
    sensitive << ( icmp_ln293_reg_1497 );
    sensitive << ( icmp_ln297_reg_1506 );
    sensitive << ( select_ln303_reg_1510 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( storemerge_i_i_reg_319 );

    SC_METHOD(thread_ap_phi_mux_w_index14_phi_fu_267_p4);
    sensitive << ( w_index14_reg_263 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( w_index_reg_1391 );
    sensitive << ( icmp_ln64_reg_1396 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_start);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_data_V_data_0_V_blk_n);
    sensitive << ( data_V_data_0_V_empty_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_data_V_data_0_V_read);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( io_acc_block_signal_op23 );

    SC_METHOD(thread_data_V_data_1_V_blk_n);
    sensitive << ( data_V_data_1_V_empty_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_data_V_data_1_V_read);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( io_acc_block_signal_op23 );

    SC_METHOD(thread_data_V_data_2_V_blk_n);
    sensitive << ( data_V_data_2_V_empty_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_data_V_data_2_V_read);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( io_acc_block_signal_op23 );

    SC_METHOD(thread_data_V_data_3_V_blk_n);
    sensitive << ( data_V_data_3_V_empty_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_data_V_data_3_V_read);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( io_acc_block_signal_op23 );

    SC_METHOD(thread_grp_fu_1141_p1);
    sensitive << ( sext_ln1116_cast_fu_1135_p1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_1150_p1);
    sensitive << ( sext_ln1116_cast_fu_1135_p1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_1159_p1);
    sensitive << ( sext_ln1116_cast_fu_1135_p1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_1168_p0);
    sensitive << ( sext_ln1116_cast_fu_1135_p1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_icmp_ln272_7_fu_888_p2);
    sensitive << ( sY_9 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_icmp_ln272_8_fu_908_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( tmp_fu_898_p4 );

    SC_METHOD(thread_icmp_ln272_9_fu_928_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( tmp_3_fu_918_p4 );

    SC_METHOD(thread_icmp_ln272_fu_878_p2);
    sensitive << ( sX_9 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_icmp_ln293_fu_1234_p2);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( pX_9_load_reg_1371 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_icmp_ln297_fu_1274_p2);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( pY_9_load_reg_1365 );
    sensitive << ( icmp_ln293_fu_1234_p2 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_icmp_ln64_fu_969_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_w_index14_phi_fu_267_p4 );

    SC_METHOD(thread_icmp_ln78_fu_1319_p2);
    sensitive << ( indvar_flatten15_reg_251 );
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( icmp_ln78_fu_1319_p2 );

    SC_METHOD(thread_io_acc_block_signal_op23);
    sensitive << ( data_V_data_0_V_empty_n );
    sensitive << ( data_V_data_1_V_empty_n );
    sensitive << ( data_V_data_2_V_empty_n );
    sensitive << ( data_V_data_3_V_empty_n );

    SC_METHOD(thread_io_acc_block_signal_op238);
    sensitive << ( res_V_data_0_V_full_n );
    sensitive << ( res_V_data_1_V_full_n );
    sensitive << ( res_V_data_2_V_full_n );
    sensitive << ( res_V_data_3_V_full_n );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_res_V_data_0_V_blk_n);
    sensitive << ( res_V_data_0_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );

    SC_METHOD(thread_res_V_data_0_V_din);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( acc_0_V_reg_1473 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_res_V_data_0_V_write);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_res_V_data_1_V_blk_n);
    sensitive << ( res_V_data_1_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );

    SC_METHOD(thread_res_V_data_1_V_din);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( acc_1_V_reg_1479 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_res_V_data_1_V_write);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_res_V_data_2_V_blk_n);
    sensitive << ( res_V_data_2_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );

    SC_METHOD(thread_res_V_data_2_V_din);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( acc_2_V_reg_1485 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_res_V_data_2_V_write);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_res_V_data_3_V_blk_n);
    sensitive << ( res_V_data_3_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );

    SC_METHOD(thread_res_V_data_3_V_din);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( acc_3_V_reg_1491 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_res_V_data_3_V_write);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( io_acc_block_signal_op238 );

    SC_METHOD(thread_select_ln303_fu_1295_p3);
    sensitive << ( icmp_ln272_7_reg_1360 );
    sensitive << ( add_ln303_fu_1290_p2 );

    SC_METHOD(thread_select_ln308_fu_1255_p3);
    sensitive << ( icmp_ln272_reg_1350 );
    sensitive << ( add_ln308_fu_1250_p2 );

    SC_METHOD(thread_sext_ln1116_cast_fu_1135_p1);
    sensitive << ( tmp_6_reg_1400 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp_3_fu_918_p4);
    sensitive << ( pX_9 );

    SC_METHOD(thread_tmp_fu_898_p4);
    sensitive << ( pY_9 );

    SC_METHOD(thread_trunc_ln76_fu_1101_p1);
    sensitive << ( w8_V_q0 );

    SC_METHOD(thread_w8_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln76_fu_958_p1 );

    SC_METHOD(thread_w8_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_w_index_fu_963_p2);
    sensitive << ( ap_phi_mux_w_index14_phi_fu_267_p4 );

    SC_METHOD(thread_zext_ln76_fu_958_p1);
    sensitive << ( ap_phi_mux_w_index14_phi_fu_267_p4 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( and_ln272_6_reg_1377 );
    sensitive << ( io_acc_block_signal_op23 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( and_ln272_6_fu_946_p2 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( io_acc_block_signal_op238 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( icmp_ln78_fu_1319_p2 );

    SC_THREAD(thread_ap_var_for_const0);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "000001";
    kernel_data_V_3_0 = "00000000000000000000000000000000";
    kernel_data_V_3_1 = "00000000000000000000000000000000";
    kernel_data_V_3_2 = "00000000000000000000000000000000";
    kernel_data_V_3_3 = "00000000000000000000000000000000";
    kernel_data_V_3_4 = "00000000000000000000000000000000";
    kernel_data_V_3_5 = "00000000000000000000000000000000";
    kernel_data_V_3_6 = "00000000000000000000000000000000";
    kernel_data_V_3_7 = "00000000000000000000000000000000";
    kernel_data_V_3_8 = "00000000000000000000000000000000";
    kernel_data_V_3_9 = "00000000000000000000000000000000";
    kernel_data_V_3_10 = "00000000000000000000000000000000";
    kernel_data_V_3_11 = "00000000000000000000000000000000";
    kernel_data_V_3_12 = "00000000000000000000000000000000";
    kernel_data_V_3_13 = "00000000000000000000000000000000";
    kernel_data_V_3_14 = "00000000000000000000000000000000";
    kernel_data_V_3_15 = "00000000000000000000000000000000";
    kernel_data_V_3_16 = "00000000000000000000000000000000";
    kernel_data_V_3_17 = "00000000000000000000000000000000";
    kernel_data_V_3_18 = "00000000000000000000000000000000";
    kernel_data_V_3_19 = "00000000000000000000000000000000";
    kernel_data_V_3_20 = "00000000000000000000000000000000";
    kernel_data_V_3_21 = "00000000000000000000000000000000";
    kernel_data_V_3_22 = "00000000000000000000000000000000";
    kernel_data_V_3_23 = "00000000000000000000000000000000";
    kernel_data_V_3_24 = "00000000000000000000000000000000";
    kernel_data_V_3_25 = "00000000000000000000000000000000";
    kernel_data_V_3_26 = "00000000000000000000000000000000";
    kernel_data_V_3_27 = "00000000000000000000000000000000";
    kernel_data_V_3_28 = "00000000000000000000000000000000";
    kernel_data_V_3_29 = "00000000000000000000000000000000";
    kernel_data_V_3_30 = "00000000000000000000000000000000";
    kernel_data_V_3_31 = "00000000000000000000000000000000";
    kernel_data_V_3_32 = "00000000000000000000000000000000";
    kernel_data_V_3_33 = "00000000000000000000000000000000";
    kernel_data_V_3_34 = "00000000000000000000000000000000";
    kernel_data_V_3_35 = "00000000000000000000000000000000";
    pX_9 = "00000000000000000000000000000000";
    sX_9 = "00000000000000000000000000000000";
    pY_9 = "00000000000000000000000000000000";
    sY_9 = "00000000000000000000000000000000";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "conv_2d_cl_array_array_ap_fixed_4u_config8_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, data_V_data_0_V_dout, "(port)data_V_data_0_V_dout");
    sc_trace(mVcdFile, data_V_data_0_V_empty_n, "(port)data_V_data_0_V_empty_n");
    sc_trace(mVcdFile, data_V_data_0_V_read, "(port)data_V_data_0_V_read");
    sc_trace(mVcdFile, data_V_data_1_V_dout, "(port)data_V_data_1_V_dout");
    sc_trace(mVcdFile, data_V_data_1_V_empty_n, "(port)data_V_data_1_V_empty_n");
    sc_trace(mVcdFile, data_V_data_1_V_read, "(port)data_V_data_1_V_read");
    sc_trace(mVcdFile, data_V_data_2_V_dout, "(port)data_V_data_2_V_dout");
    sc_trace(mVcdFile, data_V_data_2_V_empty_n, "(port)data_V_data_2_V_empty_n");
    sc_trace(mVcdFile, data_V_data_2_V_read, "(port)data_V_data_2_V_read");
    sc_trace(mVcdFile, data_V_data_3_V_dout, "(port)data_V_data_3_V_dout");
    sc_trace(mVcdFile, data_V_data_3_V_empty_n, "(port)data_V_data_3_V_empty_n");
    sc_trace(mVcdFile, data_V_data_3_V_read, "(port)data_V_data_3_V_read");
    sc_trace(mVcdFile, res_V_data_0_V_din, "(port)res_V_data_0_V_din");
    sc_trace(mVcdFile, res_V_data_0_V_full_n, "(port)res_V_data_0_V_full_n");
    sc_trace(mVcdFile, res_V_data_0_V_write, "(port)res_V_data_0_V_write");
    sc_trace(mVcdFile, res_V_data_1_V_din, "(port)res_V_data_1_V_din");
    sc_trace(mVcdFile, res_V_data_1_V_full_n, "(port)res_V_data_1_V_full_n");
    sc_trace(mVcdFile, res_V_data_1_V_write, "(port)res_V_data_1_V_write");
    sc_trace(mVcdFile, res_V_data_2_V_din, "(port)res_V_data_2_V_din");
    sc_trace(mVcdFile, res_V_data_2_V_full_n, "(port)res_V_data_2_V_full_n");
    sc_trace(mVcdFile, res_V_data_2_V_write, "(port)res_V_data_2_V_write");
    sc_trace(mVcdFile, res_V_data_3_V_din, "(port)res_V_data_3_V_din");
    sc_trace(mVcdFile, res_V_data_3_V_full_n, "(port)res_V_data_3_V_full_n");
    sc_trace(mVcdFile, res_V_data_3_V_write, "(port)res_V_data_3_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, kernel_data_V_3_0, "kernel_data_V_3_0");
    sc_trace(mVcdFile, kernel_data_V_3_1, "kernel_data_V_3_1");
    sc_trace(mVcdFile, kernel_data_V_3_2, "kernel_data_V_3_2");
    sc_trace(mVcdFile, kernel_data_V_3_3, "kernel_data_V_3_3");
    sc_trace(mVcdFile, kernel_data_V_3_4, "kernel_data_V_3_4");
    sc_trace(mVcdFile, kernel_data_V_3_5, "kernel_data_V_3_5");
    sc_trace(mVcdFile, kernel_data_V_3_6, "kernel_data_V_3_6");
    sc_trace(mVcdFile, kernel_data_V_3_7, "kernel_data_V_3_7");
    sc_trace(mVcdFile, kernel_data_V_3_8, "kernel_data_V_3_8");
    sc_trace(mVcdFile, kernel_data_V_3_9, "kernel_data_V_3_9");
    sc_trace(mVcdFile, kernel_data_V_3_10, "kernel_data_V_3_10");
    sc_trace(mVcdFile, kernel_data_V_3_11, "kernel_data_V_3_11");
    sc_trace(mVcdFile, kernel_data_V_3_12, "kernel_data_V_3_12");
    sc_trace(mVcdFile, kernel_data_V_3_13, "kernel_data_V_3_13");
    sc_trace(mVcdFile, kernel_data_V_3_14, "kernel_data_V_3_14");
    sc_trace(mVcdFile, kernel_data_V_3_15, "kernel_data_V_3_15");
    sc_trace(mVcdFile, kernel_data_V_3_16, "kernel_data_V_3_16");
    sc_trace(mVcdFile, kernel_data_V_3_17, "kernel_data_V_3_17");
    sc_trace(mVcdFile, kernel_data_V_3_18, "kernel_data_V_3_18");
    sc_trace(mVcdFile, kernel_data_V_3_19, "kernel_data_V_3_19");
    sc_trace(mVcdFile, kernel_data_V_3_20, "kernel_data_V_3_20");
    sc_trace(mVcdFile, kernel_data_V_3_21, "kernel_data_V_3_21");
    sc_trace(mVcdFile, kernel_data_V_3_22, "kernel_data_V_3_22");
    sc_trace(mVcdFile, kernel_data_V_3_23, "kernel_data_V_3_23");
    sc_trace(mVcdFile, kernel_data_V_3_24, "kernel_data_V_3_24");
    sc_trace(mVcdFile, kernel_data_V_3_25, "kernel_data_V_3_25");
    sc_trace(mVcdFile, kernel_data_V_3_26, "kernel_data_V_3_26");
    sc_trace(mVcdFile, kernel_data_V_3_27, "kernel_data_V_3_27");
    sc_trace(mVcdFile, kernel_data_V_3_28, "kernel_data_V_3_28");
    sc_trace(mVcdFile, kernel_data_V_3_29, "kernel_data_V_3_29");
    sc_trace(mVcdFile, kernel_data_V_3_30, "kernel_data_V_3_30");
    sc_trace(mVcdFile, kernel_data_V_3_31, "kernel_data_V_3_31");
    sc_trace(mVcdFile, kernel_data_V_3_32, "kernel_data_V_3_32");
    sc_trace(mVcdFile, kernel_data_V_3_33, "kernel_data_V_3_33");
    sc_trace(mVcdFile, kernel_data_V_3_34, "kernel_data_V_3_34");
    sc_trace(mVcdFile, kernel_data_V_3_35, "kernel_data_V_3_35");
    sc_trace(mVcdFile, w8_V_address0, "w8_V_address0");
    sc_trace(mVcdFile, w8_V_ce0, "w8_V_ce0");
    sc_trace(mVcdFile, w8_V_q0, "w8_V_q0");
    sc_trace(mVcdFile, pX_9, "pX_9");
    sc_trace(mVcdFile, sX_9, "sX_9");
    sc_trace(mVcdFile, pY_9, "pY_9");
    sc_trace(mVcdFile, sY_9, "sY_9");
    sc_trace(mVcdFile, data_V_data_0_V_blk_n, "data_V_data_0_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, data_V_data_1_V_blk_n, "data_V_data_1_V_blk_n");
    sc_trace(mVcdFile, data_V_data_2_V_blk_n, "data_V_data_2_V_blk_n");
    sc_trace(mVcdFile, data_V_data_3_V_blk_n, "data_V_data_3_V_blk_n");
    sc_trace(mVcdFile, res_V_data_0_V_blk_n, "res_V_data_0_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, and_ln272_6_reg_1377, "and_ln272_6_reg_1377");
    sc_trace(mVcdFile, res_V_data_1_V_blk_n, "res_V_data_1_V_blk_n");
    sc_trace(mVcdFile, res_V_data_2_V_blk_n, "res_V_data_2_V_blk_n");
    sc_trace(mVcdFile, res_V_data_3_V_blk_n, "res_V_data_3_V_blk_n");
    sc_trace(mVcdFile, w_index14_reg_263, "w_index14_reg_263");
    sc_trace(mVcdFile, res_out_0_V12_reg_275, "res_out_0_V12_reg_275");
    sc_trace(mVcdFile, res_out_1_V10_reg_286, "res_out_1_V10_reg_286");
    sc_trace(mVcdFile, res_out_2_V8_reg_297, "res_out_2_V8_reg_297");
    sc_trace(mVcdFile, tmp_data_3_V_696_reg_308, "tmp_data_3_V_696_reg_308");
    sc_trace(mVcdFile, tmp_data_0_V_reg_1325, "tmp_data_0_V_reg_1325");
    sc_trace(mVcdFile, io_acc_block_signal_op23, "io_acc_block_signal_op23");
    sc_trace(mVcdFile, tmp_data_1_V_reg_1330, "tmp_data_1_V_reg_1330");
    sc_trace(mVcdFile, tmp_data_2_V_reg_1335, "tmp_data_2_V_reg_1335");
    sc_trace(mVcdFile, tmp_data_3_V_reg_1340, "tmp_data_3_V_reg_1340");
    sc_trace(mVcdFile, sX_9_load_reg_1345, "sX_9_load_reg_1345");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, icmp_ln272_fu_878_p2, "icmp_ln272_fu_878_p2");
    sc_trace(mVcdFile, icmp_ln272_reg_1350, "icmp_ln272_reg_1350");
    sc_trace(mVcdFile, sY_9_load_reg_1355, "sY_9_load_reg_1355");
    sc_trace(mVcdFile, icmp_ln272_7_fu_888_p2, "icmp_ln272_7_fu_888_p2");
    sc_trace(mVcdFile, icmp_ln272_7_reg_1360, "icmp_ln272_7_reg_1360");
    sc_trace(mVcdFile, pY_9_load_reg_1365, "pY_9_load_reg_1365");
    sc_trace(mVcdFile, pX_9_load_reg_1371, "pX_9_load_reg_1371");
    sc_trace(mVcdFile, and_ln272_6_fu_946_p2, "and_ln272_6_fu_946_p2");
    sc_trace(mVcdFile, add_ln78_fu_952_p2, "add_ln78_fu_952_p2");
    sc_trace(mVcdFile, add_ln78_reg_1381, "add_ln78_reg_1381");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter0, "ap_block_state4_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter1, "ap_block_state5_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter2, "ap_block_state6_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter3, "ap_block_state7_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter4, "ap_block_state8_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter5, "ap_block_state9_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage0_iter6, "ap_block_state10_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter7, "ap_block_state11_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, w_index_fu_963_p2, "w_index_fu_963_p2");
    sc_trace(mVcdFile, w_index_reg_1391, "w_index_reg_1391");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, icmp_ln64_fu_969_p2, "icmp_ln64_fu_969_p2");
    sc_trace(mVcdFile, icmp_ln64_reg_1396, "icmp_ln64_reg_1396");
    sc_trace(mVcdFile, icmp_ln64_reg_1396_pp0_iter1_reg, "icmp_ln64_reg_1396_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln64_reg_1396_pp0_iter2_reg, "icmp_ln64_reg_1396_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln64_reg_1396_pp0_iter3_reg, "icmp_ln64_reg_1396_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln64_reg_1396_pp0_iter4_reg, "icmp_ln64_reg_1396_pp0_iter4_reg");
    sc_trace(mVcdFile, icmp_ln64_reg_1396_pp0_iter5_reg, "icmp_ln64_reg_1396_pp0_iter5_reg");
    sc_trace(mVcdFile, icmp_ln64_reg_1396_pp0_iter6_reg, "icmp_ln64_reg_1396_pp0_iter6_reg");
    sc_trace(mVcdFile, tmp_6_fu_1023_p38, "tmp_6_fu_1023_p38");
    sc_trace(mVcdFile, tmp_6_reg_1400, "tmp_6_reg_1400");
    sc_trace(mVcdFile, trunc_ln76_fu_1101_p1, "trunc_ln76_fu_1101_p1");
    sc_trace(mVcdFile, trunc_ln76_reg_1405, "trunc_ln76_reg_1405");
    sc_trace(mVcdFile, tmp_7_reg_1410, "tmp_7_reg_1410");
    sc_trace(mVcdFile, tmp_8_reg_1415, "tmp_8_reg_1415");
    sc_trace(mVcdFile, tmp_9_reg_1420, "tmp_9_reg_1420");
    sc_trace(mVcdFile, sext_ln1116_cast_fu_1135_p1, "sext_ln1116_cast_fu_1135_p1");
    sc_trace(mVcdFile, trunc_ln_reg_1453, "trunc_ln_reg_1453");
    sc_trace(mVcdFile, trunc_ln708_s_reg_1458, "trunc_ln708_s_reg_1458");
    sc_trace(mVcdFile, trunc_ln708_7_reg_1463, "trunc_ln708_7_reg_1463");
    sc_trace(mVcdFile, trunc_ln708_8_reg_1468, "trunc_ln708_8_reg_1468");
    sc_trace(mVcdFile, acc_0_V_fu_1214_p2, "acc_0_V_fu_1214_p2");
    sc_trace(mVcdFile, acc_0_V_reg_1473, "acc_0_V_reg_1473");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, acc_1_V_fu_1219_p2, "acc_1_V_fu_1219_p2");
    sc_trace(mVcdFile, acc_1_V_reg_1479, "acc_1_V_reg_1479");
    sc_trace(mVcdFile, acc_2_V_fu_1224_p2, "acc_2_V_fu_1224_p2");
    sc_trace(mVcdFile, acc_2_V_reg_1485, "acc_2_V_reg_1485");
    sc_trace(mVcdFile, acc_3_V_fu_1229_p2, "acc_3_V_fu_1229_p2");
    sc_trace(mVcdFile, acc_3_V_reg_1491, "acc_3_V_reg_1491");
    sc_trace(mVcdFile, icmp_ln293_fu_1234_p2, "icmp_ln293_fu_1234_p2");
    sc_trace(mVcdFile, icmp_ln293_reg_1497, "icmp_ln293_reg_1497");
    sc_trace(mVcdFile, io_acc_block_signal_op238, "io_acc_block_signal_op238");
    sc_trace(mVcdFile, ap_block_state12, "ap_block_state12");
    sc_trace(mVcdFile, select_ln308_fu_1255_p3, "select_ln308_fu_1255_p3");
    sc_trace(mVcdFile, select_ln308_reg_1501, "select_ln308_reg_1501");
    sc_trace(mVcdFile, icmp_ln297_fu_1274_p2, "icmp_ln297_fu_1274_p2");
    sc_trace(mVcdFile, icmp_ln297_reg_1506, "icmp_ln297_reg_1506");
    sc_trace(mVcdFile, select_ln303_fu_1295_p3, "select_ln303_fu_1295_p3");
    sc_trace(mVcdFile, select_ln303_reg_1510, "select_ln303_reg_1510");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_start, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_start");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_done, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_done");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_idle, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_idle");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_ready, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_ready");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_0, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_0");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_1, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_1");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_2, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_2");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_3, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_3");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_4, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_4");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_5, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_5");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_6, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_6");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_7, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_7");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_8, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_8");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_9, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_9");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_10, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_10");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_11, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_11");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_12, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_12");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_13, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_13");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_14, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_14");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_15, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_15");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_16, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_16");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_17, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_17");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_18, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_18");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_19, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_19");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_20, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_20");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_21, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_21");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_22, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_22");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_23, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_23");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_24, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_24");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_25, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_25");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_26, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_26");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_27, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_27");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_28, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_28");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_29, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_29");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_30, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_30");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_31, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_31");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_32, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_32");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_33, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_33");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_34, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_34");
    sc_trace(mVcdFile, call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_35, "call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_35");
    sc_trace(mVcdFile, indvar_flatten15_reg_251, "indvar_flatten15_reg_251");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, icmp_ln78_fu_1319_p2, "icmp_ln78_fu_1319_p2");
    sc_trace(mVcdFile, ap_phi_mux_w_index14_phi_fu_267_p4, "ap_phi_mux_w_index14_phi_fu_267_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_storemerge_i_i_phi_fu_323_p4, "ap_phi_mux_storemerge_i_i_phi_fu_323_p4");
    sc_trace(mVcdFile, storemerge_i_i_reg_319, "storemerge_i_i_reg_319");
    sc_trace(mVcdFile, zext_ln76_fu_958_p1, "zext_ln76_fu_958_p1");
    sc_trace(mVcdFile, add_ln306_fu_1239_p2, "add_ln306_fu_1239_p2");
    sc_trace(mVcdFile, add_ln301_fu_1279_p2, "add_ln301_fu_1279_p2");
    sc_trace(mVcdFile, tmp_fu_898_p4, "tmp_fu_898_p4");
    sc_trace(mVcdFile, tmp_3_fu_918_p4, "tmp_3_fu_918_p4");
    sc_trace(mVcdFile, icmp_ln272_8_fu_908_p2, "icmp_ln272_8_fu_908_p2");
    sc_trace(mVcdFile, icmp_ln272_9_fu_928_p2, "icmp_ln272_9_fu_928_p2");
    sc_trace(mVcdFile, and_ln272_5_fu_940_p2, "and_ln272_5_fu_940_p2");
    sc_trace(mVcdFile, and_ln272_fu_934_p2, "and_ln272_fu_934_p2");
    sc_trace(mVcdFile, grp_fu_1141_p1, "grp_fu_1141_p1");
    sc_trace(mVcdFile, grp_fu_1150_p1, "grp_fu_1150_p1");
    sc_trace(mVcdFile, grp_fu_1159_p1, "grp_fu_1159_p1");
    sc_trace(mVcdFile, grp_fu_1168_p0, "grp_fu_1168_p0");
    sc_trace(mVcdFile, grp_fu_1141_p2, "grp_fu_1141_p2");
    sc_trace(mVcdFile, grp_fu_1150_p2, "grp_fu_1150_p2");
    sc_trace(mVcdFile, grp_fu_1159_p2, "grp_fu_1159_p2");
    sc_trace(mVcdFile, grp_fu_1168_p2, "grp_fu_1168_p2");
    sc_trace(mVcdFile, add_ln308_fu_1250_p2, "add_ln308_fu_1250_p2");
    sc_trace(mVcdFile, add_ln303_fu_1290_p2, "add_ln303_fu_1290_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_288, "ap_condition_288");
    sc_trace(mVcdFile, ap_condition_297, "ap_condition_297");
#endif

    }
}

conv_2d_cl_array_array_ap_fixed_4u_config8_s::~conv_2d_cl_array_array_ap_fixed_4u_config8_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete w8_V_U;
    delete call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330;
    delete myproject_axi_mux_366_32_1_1_U258;
    delete myproject_axi_mul_32s_32s_48_5_1_U259;
    delete myproject_axi_mul_32s_32s_48_5_1_U260;
    delete myproject_axi_mul_32s_32s_48_5_1_U261;
    delete myproject_axi_mul_32s_17s_48_5_1_U262;
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln78_fu_1319_p2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln64_fu_969_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, and_ln272_6_fu_946_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, and_ln272_6_fu_946_p2.read()))) {
            ap_enable_reg_pp0_iter7 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln78_fu_1319_p2.read()))) {
        indvar_flatten15_reg_251 = add_ln78_reg_1381.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvar_flatten15_reg_251 = ap_const_lv7_0;
    }
    if (esl_seteq<1,1,1>(ap_condition_288.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_fu_1234_p2.read())) {
            pX_9 = ap_const_lv32_0;
        } else if (esl_seteq<1,1,1>(icmp_ln293_fu_1234_p2.read(), ap_const_lv1_0)) {
            pX_9 = add_ln306_fu_1239_p2.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_297.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln297_fu_1274_p2.read())) {
            pY_9 = ap_const_lv32_0;
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln297_fu_1274_p2.read())) {
            pY_9 = add_ln301_fu_1279_p2.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln64_reg_1396_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        res_out_0_V12_reg_275 = acc_0_V_fu_1214_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln272_6_fu_946_p2.read()))) {
        res_out_0_V12_reg_275 = ap_const_lv32_3A78;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln64_reg_1396_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        res_out_1_V10_reg_286 = acc_1_V_fu_1219_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln272_6_fu_946_p2.read()))) {
        res_out_1_V10_reg_286 = ap_const_lv32_FFFFFFB8;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln64_reg_1396_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        res_out_2_V8_reg_297 = acc_2_V_fu_1224_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln272_6_fu_946_p2.read()))) {
        res_out_2_V8_reg_297 = ap_const_lv32_DB8;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
         esl_seteq<1,1,1>(icmp_ln293_reg_1497.read(), ap_const_lv1_0))) {
        sX_9 = select_ln308_reg_1501.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
                !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_fu_1234_p2.read()))) {
        sX_9 = ap_const_lv32_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_fu_1234_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln297_fu_1274_p2.read()))) {
        storemerge_i_i_reg_319 = ap_const_lv32_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_reg_1497.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln297_reg_1506.read()))) {
        storemerge_i_i_reg_319 = select_ln303_reg_1510.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln64_reg_1396_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        tmp_data_3_V_696_reg_308 = acc_3_V_fu_1229_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln272_6_fu_946_p2.read()))) {
        tmp_data_3_V_696_reg_308 = ap_const_lv32_3B4F;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln64_reg_1396.read(), ap_const_lv1_0))) {
        w_index14_reg_263 = w_index_reg_1391.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln272_6_fu_946_p2.read()))) {
        w_index14_reg_263 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        acc_0_V_reg_1473 = acc_0_V_fu_1214_p2.read();
        acc_1_V_reg_1479 = acc_1_V_fu_1219_p2.read();
        acc_2_V_reg_1485 = acc_2_V_fu_1224_p2.read();
        acc_3_V_reg_1491 = acc_3_V_fu_1229_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        add_ln78_reg_1381 = add_ln78_fu_952_p2.read();
        and_ln272_6_reg_1377 = and_ln272_6_fu_946_p2.read();
        icmp_ln272_7_reg_1360 = icmp_ln272_7_fu_888_p2.read();
        icmp_ln272_reg_1350 = icmp_ln272_fu_878_p2.read();
        kernel_data_V_3_0 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_0.read();
        kernel_data_V_3_1 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_1.read();
        kernel_data_V_3_10 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_18.read();
        kernel_data_V_3_11 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_19.read();
        kernel_data_V_3_12 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_4.read();
        kernel_data_V_3_13 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_5.read();
        kernel_data_V_3_14 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_6.read();
        kernel_data_V_3_15 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_7.read();
        kernel_data_V_3_16 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_20.read();
        kernel_data_V_3_17 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_21.read();
        kernel_data_V_3_18 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_22.read();
        kernel_data_V_3_19 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_23.read();
        kernel_data_V_3_2 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_2.read();
        kernel_data_V_3_20 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_24.read();
        kernel_data_V_3_21 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_25.read();
        kernel_data_V_3_22 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_26.read();
        kernel_data_V_3_23 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_27.read();
        kernel_data_V_3_24 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_8.read();
        kernel_data_V_3_25 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_9.read();
        kernel_data_V_3_26 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_10.read();
        kernel_data_V_3_27 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_11.read();
        kernel_data_V_3_28 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_28.read();
        kernel_data_V_3_29 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_29.read();
        kernel_data_V_3_3 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_3.read();
        kernel_data_V_3_30 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_30.read();
        kernel_data_V_3_31 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_31.read();
        kernel_data_V_3_32 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_32.read();
        kernel_data_V_3_33 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_33.read();
        kernel_data_V_3_34 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_34.read();
        kernel_data_V_3_35 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_35.read();
        kernel_data_V_3_4 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_12.read();
        kernel_data_V_3_5 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_13.read();
        kernel_data_V_3_6 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_14.read();
        kernel_data_V_3_7 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_15.read();
        kernel_data_V_3_8 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_16.read();
        kernel_data_V_3_9 = call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_return_17.read();
        pX_9_load_reg_1371 = pX_9.read();
        pY_9_load_reg_1365 = pY_9.read();
        sX_9_load_reg_1345 = sX_9.read();
        sY_9_load_reg_1355 = sY_9.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())))) {
        icmp_ln293_reg_1497 = icmp_ln293_fu_1234_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_fu_1234_p2.read()))) {
        icmp_ln297_reg_1506 = icmp_ln297_fu_1274_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln64_reg_1396 = icmp_ln64_fu_969_p2.read();
        icmp_ln64_reg_1396_pp0_iter1_reg = icmp_ln64_reg_1396.read();
        tmp_6_reg_1400 = tmp_6_fu_1023_p38.read();
        tmp_7_reg_1410 = w8_V_q0.read().range(63, 32);
        tmp_8_reg_1415 = w8_V_q0.read().range(95, 64);
        tmp_9_reg_1420 = w8_V_q0.read().range(112, 96);
        trunc_ln76_reg_1405 = trunc_ln76_fu_1101_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln64_reg_1396_pp0_iter2_reg = icmp_ln64_reg_1396_pp0_iter1_reg.read();
        icmp_ln64_reg_1396_pp0_iter3_reg = icmp_ln64_reg_1396_pp0_iter2_reg.read();
        icmp_ln64_reg_1396_pp0_iter4_reg = icmp_ln64_reg_1396_pp0_iter3_reg.read();
        icmp_ln64_reg_1396_pp0_iter5_reg = icmp_ln64_reg_1396_pp0_iter4_reg.read();
        icmp_ln64_reg_1396_pp0_iter6_reg = icmp_ln64_reg_1396_pp0_iter5_reg.read();
        trunc_ln708_7_reg_1463 = grp_fu_1159_p2.read().range(47, 16);
        trunc_ln708_8_reg_1468 = grp_fu_1168_p2.read().range(47, 16);
        trunc_ln708_s_reg_1458 = grp_fu_1150_p2.read().range(47, 16);
        trunc_ln_reg_1453 = grp_fu_1141_p2.read().range(47, 16);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_reg_1497.read()))) {
        sY_9 = ap_phi_mux_storemerge_i_i_phi_fu_323_p4.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_fu_1234_p2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln297_fu_1274_p2.read()))) {
        select_ln303_reg_1510 = select_ln303_fu_1295_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())) && esl_seteq<1,1,1>(icmp_ln293_fu_1234_p2.read(), ap_const_lv1_0))) {
        select_ln308_reg_1501 = select_ln308_fu_1255_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(io_acc_block_signal_op23.read(), ap_const_logic_1))) {
        tmp_data_0_V_reg_1325 = data_V_data_0_V_dout.read();
        tmp_data_1_V_reg_1330 = data_V_data_1_V_dout.read();
        tmp_data_2_V_reg_1335 = data_V_data_2_V_dout.read();
        tmp_data_3_V_reg_1340 = data_V_data_3_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        w_index_reg_1391 = w_index_fu_963_p2.read();
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_acc_0_V_fu_1214_p2() {
    acc_0_V_fu_1214_p2 = (!trunc_ln_reg_1453.read().is_01() || !res_out_0_V12_reg_275.read().is_01())? sc_lv<32>(): (sc_biguint<32>(trunc_ln_reg_1453.read()) + sc_biguint<32>(res_out_0_V12_reg_275.read()));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_acc_1_V_fu_1219_p2() {
    acc_1_V_fu_1219_p2 = (!trunc_ln708_s_reg_1458.read().is_01() || !res_out_1_V10_reg_286.read().is_01())? sc_lv<32>(): (sc_biguint<32>(trunc_ln708_s_reg_1458.read()) + sc_biguint<32>(res_out_1_V10_reg_286.read()));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_acc_2_V_fu_1224_p2() {
    acc_2_V_fu_1224_p2 = (!trunc_ln708_7_reg_1463.read().is_01() || !res_out_2_V8_reg_297.read().is_01())? sc_lv<32>(): (sc_biguint<32>(trunc_ln708_7_reg_1463.read()) + sc_biguint<32>(res_out_2_V8_reg_297.read()));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_acc_3_V_fu_1229_p2() {
    acc_3_V_fu_1229_p2 = (!trunc_ln708_8_reg_1468.read().is_01() || !tmp_data_3_V_696_reg_308.read().is_01())? sc_lv<32>(): (sc_biguint<32>(trunc_ln708_8_reg_1468.read()) + sc_biguint<32>(tmp_data_3_V_696_reg_308.read()));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_add_ln301_fu_1279_p2() {
    add_ln301_fu_1279_p2 = (!pY_9_load_reg_1365.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(pY_9_load_reg_1365.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_add_ln303_fu_1290_p2() {
    add_ln303_fu_1290_p2 = (!sY_9_load_reg_1355.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(sY_9_load_reg_1355.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_add_ln306_fu_1239_p2() {
    add_ln306_fu_1239_p2 = (!pX_9_load_reg_1371.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(pX_9_load_reg_1371.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_add_ln308_fu_1250_p2() {
    add_ln308_fu_1250_p2 = (!sX_9_load_reg_1345.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(sX_9_load_reg_1345.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_add_ln78_fu_952_p2() {
    add_ln78_fu_952_p2 = (!indvar_flatten15_reg_251.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(indvar_flatten15_reg_251.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_and_ln272_5_fu_940_p2() {
    and_ln272_5_fu_940_p2 = (icmp_ln272_8_fu_908_p2.read() & icmp_ln272_9_fu_928_p2.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_and_ln272_6_fu_946_p2() {
    and_ln272_6_fu_946_p2 = (and_ln272_5_fu_940_p2.read() & and_ln272_fu_934_p2.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_and_ln272_fu_934_p2() {
    and_ln272_fu_934_p2 = (icmp_ln272_fu_878_p2.read() & icmp_ln272_7_fu_888_p2.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[3];
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[4];
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[5];
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state10_pp0_stage0_iter6() {
    ap_block_state10_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state11_pp0_stage0_iter7() {
    ap_block_state11_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state12() {
    ap_block_state12 = (esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read()));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state4_pp0_stage0_iter0() {
    ap_block_state4_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state5_pp0_stage0_iter1() {
    ap_block_state5_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state6_pp0_stage0_iter2() {
    ap_block_state6_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state7_pp0_stage0_iter3() {
    ap_block_state7_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state8_pp0_stage0_iter4() {
    ap_block_state8_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_block_state9_pp0_stage0_iter5() {
    ap_block_state9_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_condition_288() {
    ap_condition_288 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_condition_297() {
    ap_condition_297 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_fu_1234_p2.read()));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln78_fu_1319_p2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_phi_mux_storemerge_i_i_phi_fu_323_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln293_reg_1497.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln297_reg_1506.read()))) {
        ap_phi_mux_storemerge_i_i_phi_fu_323_p4 = select_ln303_reg_1510.read();
    } else {
        ap_phi_mux_storemerge_i_i_phi_fu_323_p4 = storemerge_i_i_reg_319.read();
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_phi_mux_w_index14_phi_fu_267_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln64_reg_1396.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_w_index14_phi_fu_267_p4 = w_index_reg_1391.read();
    } else {
        ap_phi_mux_w_index14_phi_fu_267_p4 = w_index14_reg_263.read();
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_start() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_start = ap_const_logic_1;
    } else {
        call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_330_ap_start = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_data_V_data_0_V_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n.read();
    } else {
        data_V_data_0_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_data_V_data_0_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(io_acc_block_signal_op23.read(), ap_const_logic_1))) {
        data_V_data_0_V_read = ap_const_logic_1;
    } else {
        data_V_data_0_V_read = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_data_V_data_1_V_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n.read();
    } else {
        data_V_data_1_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_data_V_data_1_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(io_acc_block_signal_op23.read(), ap_const_logic_1))) {
        data_V_data_1_V_read = ap_const_logic_1;
    } else {
        data_V_data_1_V_read = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_data_V_data_2_V_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n.read();
    } else {
        data_V_data_2_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_data_V_data_2_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(io_acc_block_signal_op23.read(), ap_const_logic_1))) {
        data_V_data_2_V_read = ap_const_logic_1;
    } else {
        data_V_data_2_V_read = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_data_V_data_3_V_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n.read();
    } else {
        data_V_data_3_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_data_V_data_3_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(io_acc_block_signal_op23.read(), ap_const_logic_1))) {
        data_V_data_3_V_read = ap_const_logic_1;
    } else {
        data_V_data_3_V_read = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_grp_fu_1141_p1() {
    grp_fu_1141_p1 =  (sc_lv<32>) (sext_ln1116_cast_fu_1135_p1.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_grp_fu_1150_p1() {
    grp_fu_1150_p1 =  (sc_lv<32>) (sext_ln1116_cast_fu_1135_p1.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_grp_fu_1159_p1() {
    grp_fu_1159_p1 =  (sc_lv<32>) (sext_ln1116_cast_fu_1135_p1.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_grp_fu_1168_p0() {
    grp_fu_1168_p0 =  (sc_lv<32>) (sext_ln1116_cast_fu_1135_p1.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_icmp_ln272_7_fu_888_p2() {
    icmp_ln272_7_fu_888_p2 = (!sY_9.read().is_01() || !ap_const_lv32_2.is_01())? sc_lv<1>(): sc_lv<1>(sY_9.read() == ap_const_lv32_2);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_icmp_ln272_8_fu_908_p2() {
    icmp_ln272_8_fu_908_p2 = (!tmp_fu_898_p4.read().is_01() || !ap_const_lv31_0.is_01())? sc_lv<1>(): (sc_bigint<31>(tmp_fu_898_p4.read()) > sc_bigint<31>(ap_const_lv31_0));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_icmp_ln272_9_fu_928_p2() {
    icmp_ln272_9_fu_928_p2 = (!tmp_3_fu_918_p4.read().is_01() || !ap_const_lv31_0.is_01())? sc_lv<1>(): (sc_bigint<31>(tmp_3_fu_918_p4.read()) > sc_bigint<31>(ap_const_lv31_0));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_icmp_ln272_fu_878_p2() {
    icmp_ln272_fu_878_p2 = (!sX_9.read().is_01() || !ap_const_lv32_2.is_01())? sc_lv<1>(): sc_lv<1>(sX_9.read() == ap_const_lv32_2);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_icmp_ln293_fu_1234_p2() {
    icmp_ln293_fu_1234_p2 = (!pX_9_load_reg_1371.read().is_01() || !ap_const_lv32_9.is_01())? sc_lv<1>(): sc_lv<1>(pX_9_load_reg_1371.read() == ap_const_lv32_9);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_icmp_ln297_fu_1274_p2() {
    icmp_ln297_fu_1274_p2 = (!pY_9_load_reg_1365.read().is_01() || !ap_const_lv32_9.is_01())? sc_lv<1>(): sc_lv<1>(pY_9_load_reg_1365.read() == ap_const_lv32_9);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_icmp_ln64_fu_969_p2() {
    icmp_ln64_fu_969_p2 = (!ap_phi_mux_w_index14_phi_fu_267_p4.read().is_01() || !ap_const_lv6_23.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_w_index14_phi_fu_267_p4.read() == ap_const_lv6_23);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_icmp_ln78_fu_1319_p2() {
    icmp_ln78_fu_1319_p2 = (!indvar_flatten15_reg_251.read().is_01() || !ap_const_lv7_63.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten15_reg_251.read() == ap_const_lv7_63);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln78_fu_1319_p2.read()))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_io_acc_block_signal_op23() {
    io_acc_block_signal_op23 = (data_V_data_0_V_empty_n.read() & data_V_data_1_V_empty_n.read() & data_V_data_2_V_empty_n.read() & data_V_data_3_V_empty_n.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_io_acc_block_signal_op238() {
    io_acc_block_signal_op238 = (res_V_data_0_V_full_n.read() & res_V_data_1_V_full_n.read() & res_V_data_2_V_full_n.read() & res_V_data_3_V_full_n.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_0_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1))) {
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n.read();
    } else {
        res_V_data_0_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_0_V_din() {
    res_V_data_0_V_din = acc_0_V_reg_1473.read();
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_0_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && 
         !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())))) {
        res_V_data_0_V_write = ap_const_logic_1;
    } else {
        res_V_data_0_V_write = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_1_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1))) {
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n.read();
    } else {
        res_V_data_1_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_1_V_din() {
    res_V_data_1_V_din = acc_1_V_reg_1479.read();
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_1_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && 
         !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())))) {
        res_V_data_1_V_write = ap_const_logic_1;
    } else {
        res_V_data_1_V_write = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_2_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1))) {
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n.read();
    } else {
        res_V_data_2_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_2_V_din() {
    res_V_data_2_V_din = acc_2_V_reg_1485.read();
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_2_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && 
         !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())))) {
        res_V_data_2_V_write = ap_const_logic_1;
    } else {
        res_V_data_2_V_write = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_3_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1))) {
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n.read();
    } else {
        res_V_data_3_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_3_V_din() {
    res_V_data_3_V_din = acc_3_V_reg_1491.read();
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_res_V_data_3_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && 
         !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())))) {
        res_V_data_3_V_write = ap_const_logic_1;
    } else {
        res_V_data_3_V_write = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_select_ln303_fu_1295_p3() {
    select_ln303_fu_1295_p3 = (!icmp_ln272_7_reg_1360.read()[0].is_01())? sc_lv<32>(): ((icmp_ln272_7_reg_1360.read()[0].to_bool())? ap_const_lv32_2: add_ln303_fu_1290_p2.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_select_ln308_fu_1255_p3() {
    select_ln308_fu_1255_p3 = (!icmp_ln272_reg_1350.read()[0].is_01())? sc_lv<32>(): ((icmp_ln272_reg_1350.read()[0].to_bool())? ap_const_lv32_2: add_ln308_fu_1250_p2.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_sext_ln1116_cast_fu_1135_p1() {
    sext_ln1116_cast_fu_1135_p1 = esl_sext<48,32>(tmp_6_reg_1400.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_start_out() {
    start_out = real_start.read();
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_tmp_3_fu_918_p4() {
    tmp_3_fu_918_p4 = pX_9.read().range(31, 1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_tmp_fu_898_p4() {
    tmp_fu_898_p4 = pY_9.read().range(31, 1);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_trunc_ln76_fu_1101_p1() {
    trunc_ln76_fu_1101_p1 = w8_V_q0.read().range(32-1, 0);
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_w8_V_address0() {
    w8_V_address0 =  (sc_lv<6>) (zext_ln76_fu_958_p1.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_w8_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        w8_V_ce0 = ap_const_logic_1;
    } else {
        w8_V_ce0 = ap_const_logic_0;
    }
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_w_index_fu_963_p2() {
    w_index_fu_963_p2 = (!ap_const_lv6_1.is_01() || !ap_phi_mux_w_index14_phi_fu_267_p4.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(ap_phi_mux_w_index14_phi_fu_267_p4.read()));
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_zext_ln76_fu_958_p1() {
    zext_ln76_fu_958_p1 = esl_zext<64,6>(ap_phi_mux_w_index14_phi_fu_267_p4.read());
}

void conv_2d_cl_array_array_ap_fixed_4u_config8_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(io_acc_block_signal_op23.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, and_ln272_6_fu_946_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state12;
            }
            break;
        case 8 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter6.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter6.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(and_ln272_6_reg_1377.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op238.read())))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_state12;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln78_fu_1319_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        default : 
            ap_NS_fsm = "XXXXXX";
            break;
    }
}

}

