_334__AcpLevel_7_Frequency_MASK 0xffffffff
#define DPM_TABLE_334__AcpLevel_7_Frequency__SHIFT 0x0
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_336__AcpLevel_7_padding_2_MASK 0xff
#define DPM_TABLE_336__AcpLevel_7_padding_2__SHIFT 0x0
#define DPM_TABLE_336__AcpLevel_7_padding_1_MASK 0xff00
#define DPM_TABLE_336__AcpLevel_7_padding_1__SHIFT 0x8
#define DPM_TABLE_336__AcpLevel_7_padding_0_MASK 0xff0000
#define DPM_TABLE_336__AcpLevel_7_padding_0__SHIFT 0x10
#define DPM_TABLE_336__AcpLevel_7_Divider_MASK 0xff000000
#define DPM_TABLE_336__AcpLevel_7_Divider__SHIFT 0x18
#define DPM_TABLE_337__SamuLevel_0_Frequency_MASK 0xffffffff
#define DPM_TABLE_337__SamuLevel_0_Frequency__SHIFT 0x0
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_339__SamuLevel_0_padding_2_MASK 0xff
#define DPM_TABLE_339__SamuLevel_0_padding_2__SHIFT 0x0
#define DPM_TABLE_339__SamuLevel_0_padding_1_MASK 0xff00
#define DPM_TABLE_339__SamuLevel_0_padding_1__SHIFT 0x8
#define DPM_TABLE_339__SamuLevel_0_padding_0_MASK 0xff0000
#define DPM_TABLE_339__SamuLevel_0_padding_0__SHIFT 0x10
#define DPM_TABLE_339__SamuLevel_0_Divider_MASK 0xff000000
#define DPM_TABLE_339__SamuLevel_0_Divider__SHIFT 0x18
#define DPM_TABLE_340__SamuLevel_1_Frequency_MASK 0xffffffff
#define DPM_TABLE_340__SamuLevel_1_Frequency__SHIFT 0x0
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_342__SamuLevel_1_padding_2_MASK 0xff
#define DPM_TABLE_342__SamuLevel_1_padding_2__SHIFT 0x0
#define DPM_TABLE_342__SamuLevel_1_padding_1_MASK 0xff00
#define DPM_TABLE_342__SamuLevel_1_padding_1__SHIFT 0x8
#define DPM_TABLE_342__SamuLevel_1_padding_0_MASK 0xff0000
#define DPM_TABLE_342__SamuLevel_1_padding_0__SHIFT 0x10
#define DPM_TABLE_342__SamuLevel_1_Divider_MASK 0xff000000
#define DPM_TABLE_342__SamuLevel_1_Divider__SHIFT 0x18
#de