
*** Running vivado
    with args -log bram_test_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_test_processing_system7_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bram_test_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1401.375 ; gain = 86.992 ; free physical = 84353 ; free virtual = 91595
INFO: [Synth 8-638] synthesizing module 'bram_test_processing_system7_0_0' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_processing_system7_0_0/synth/bram_test_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'bram_test_processing_system7_0_0' (5#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_processing_system7_0_0/synth/bram_test_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1442.922 ; gain = 128.539 ; free physical = 84351 ; free virtual = 91596
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1442.922 ; gain = 128.539 ; free physical = 84305 ; free virtual = 91549
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1767.805 ; gain = 0.008 ; free physical = 82602 ; free virtual = 89852
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:24 . Memory (MB): peak = 1767.805 ; gain = 453.422 ; free physical = 82601 ; free virtual = 89851
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:24 . Memory (MB): peak = 1767.805 ; gain = 453.422 ; free physical = 82601 ; free virtual = 89851
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:25 . Memory (MB): peak = 1767.805 ; gain = 453.422 ; free physical = 82597 ; free virtual = 89847
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:25 . Memory (MB): peak = 1767.805 ; gain = 453.422 ; free physical = 82572 ; free virtual = 89822
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:26 . Memory (MB): peak = 1767.805 ; gain = 453.422 ; free physical = 82554 ; free virtual = 89804
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 1922.793 ; gain = 608.410 ; free physical = 82012 ; free virtual = 89263
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 1943.801 ; gain = 629.418 ; free physical = 82017 ; free virtual = 89268
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:45 . Memory (MB): peak = 1951.809 ; gain = 637.426 ; free physical = 83206 ; free virtual = 90457
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:47 . Memory (MB): peak = 1951.812 ; gain = 637.430 ; free physical = 83798 ; free virtual = 91049
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:47 . Memory (MB): peak = 1951.812 ; gain = 637.430 ; free physical = 83798 ; free virtual = 91049
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:47 . Memory (MB): peak = 1951.812 ; gain = 637.430 ; free physical = 83798 ; free virtual = 91049
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:47 . Memory (MB): peak = 1951.812 ; gain = 637.430 ; free physical = 83798 ; free virtual = 91049
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:47 . Memory (MB): peak = 1951.812 ; gain = 637.430 ; free physical = 83798 ; free virtual = 91049
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:47 . Memory (MB): peak = 1951.812 ; gain = 637.430 ; free physical = 83798 ; free virtual = 91049

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:47 . Memory (MB): peak = 1951.812 ; gain = 637.430 ; free physical = 83798 ; free virtual = 91049
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:49 . Memory (MB): peak = 1953.809 ; gain = 664.250 ; free physical = 83988 ; free virtual = 91239
