# Cache_simulator

This code is for simple Cache Memory Controller simulator.
It reads the input memory access trace file (.trc), tests the CM in 16 different modes (including two different writing policies), and creates CSV report with the results of the simulation.

- Formatted with Clang (altered Google style)
- Static analysis with Embold
