Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun  7 13:45:45 2022
| Host         : DESKTOP-3V7T5K9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file seg_led_control_sets_placed.rpt
| Design       : seg_led
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              86 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |              90 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | led1                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | led[15]_i_1_n_0            | rst_IBUF         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | seg_number                 | rst_IBUF         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | current_number[15]_i_1_n_0 |                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | counter[24]_i_1_n_0        | rst_IBUF         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG | second_counter[31]_i_1_n_0 | rst_IBUF         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                            | rst_IBUF         |               30 |             86 |         2.87 |
+----------------+----------------------------+------------------+------------------+----------------+--------------+


