library IEEE;
use IEEE.std_logic_1164.all;

entity ones_complementor is
    generic (N : integer := 32);
    port (
        i_input : in std_logic_vector(N-1 downto 0);
        o_output : out std_logic_vector(N-1 downto 0)
    );
end ones_complementor;

architecture structural of ones_complementor is
    component invg
        port (
            i_A  : in std_logic;
            o_F  : out std_logic
        );
    end component;

    
    signal s_not_signals : std_logic_vector(N-1 downto 0);
begin
    
    G_NOTs: for i in 0 to N-1 generate
        single_inverter: invg port map (
            i_A => i_input(i),
            o_F => s_not_signals(i)
        );
    end generate G_NOTs;

    -- Assigning the negated output to the output port
    o_output <= s_not_signals;
end structural;
