module MAR(input [15:0] Bus_to_MAR,
			  input [7:0] RRR_in,
			  input [7:0] CRR_in,
			  input [7:0] RWR_in,
			  input [7:0] CWR_in,
			  output reg [15:0] MAR_to_DRAM,
			  input clock,
			  input [2:0] MAR_control);
			  
reg [15:0] MAR_control;
			  
always@(posedge clock)
begin
	case(MAR_control)
	3'b000:
		begin
			MAR <= MAR;
		end
	3'b001:
		begin
			MAR <= Bus_to_MAR;
		end
	3'b010:
		begin
			MAR <= {RRR_in,CRR_in};
		end
	3'b011:
		begin
			MAR <= {RWR_in,CWR_in};
		end
	3'b100:
		begin
			MAR_to_DRAM <= MAR;
		end
end
			  
			  
			  
			  
endmodule

