/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [2:0] _03_;
  wire [29:0] _04_;
  wire [2:0] _05_;
  wire [27:0] _06_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [26:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [26:0] celloutsig_0_27z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [12:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  wire [8:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [8:0] celloutsig_0_72z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [33:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~celloutsig_0_2z[12];
  assign celloutsig_0_8z = ~in_data[9];
  assign celloutsig_0_88z = ~celloutsig_0_72z[5];
  assign celloutsig_1_4z = ~_00_;
  assign celloutsig_1_13z = ~celloutsig_1_11z;
  assign celloutsig_0_1z = ~in_data[74];
  assign celloutsig_0_0z = ~((in_data[2] | in_data[61]) & in_data[78]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[4] | celloutsig_0_3z[1]) & celloutsig_0_4z[3]);
  assign celloutsig_0_70z = ~((celloutsig_0_34z[0] | celloutsig_0_51z[3]) & _01_);
  assign celloutsig_1_9z = ~((celloutsig_1_8z | celloutsig_1_5z[7]) & celloutsig_1_4z);
  assign celloutsig_1_18z = ~((in_data[134] | celloutsig_1_8z) & celloutsig_1_1z[4]);
  assign celloutsig_0_22z = ~((celloutsig_0_3z[4] | in_data[16]) & celloutsig_0_0z);
  reg [7:0] _19_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 8'h00;
    else _19_ <= { celloutsig_0_4z[7], celloutsig_0_25z };
  assign { _01_, _02_[6:0] } = _19_;
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_11z[6:5], celloutsig_0_70z };
  assign out_data[34:32] = _20_;
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _21_ <= 3'h0;
    else _21_ <= in_data[139:137];
  assign { _05_[2:1], _00_ } = _21_;
  reg [27:0] _22_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _22_ <= 28'h0000000;
    else _22_ <= { in_data[61:45], celloutsig_0_10z, celloutsig_0_18z };
  assign { _06_[27:15], _03_[2:1], _04_[27:22], _06_[6:0] } = _22_;
  assign celloutsig_0_34z = celloutsig_0_2z[10:4] / { 1'h1, celloutsig_0_2z[5:0] };
  assign celloutsig_0_51z = { celloutsig_0_34z[5:3], celloutsig_0_8z, celloutsig_0_22z } / { 1'h1, celloutsig_0_15z[2:0], celloutsig_0_5z };
  assign celloutsig_0_66z = celloutsig_0_9z[8:4] / { 1'h1, celloutsig_0_34z[3], celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_11z[15:5], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_18z } / { 1'h1, celloutsig_0_20z[7:2], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_12z = in_data[33:21] && in_data[57:45];
  assign celloutsig_0_30z = celloutsig_0_4z[6:4] && celloutsig_0_27z[4:2];
  assign celloutsig_0_41z = celloutsig_0_27z[22:12] || { _06_[26:24], celloutsig_0_25z, celloutsig_0_24z };
  assign celloutsig_1_8z = { in_data[106:97], celloutsig_1_4z, celloutsig_1_2z } < { in_data[135:129], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_24z = { celloutsig_0_4z[12:8], celloutsig_0_12z } < celloutsig_0_14z;
  assign celloutsig_0_37z = celloutsig_0_22z & ~(celloutsig_0_13z[3]);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_1z[15]);
  assign celloutsig_1_12z = { in_data[117:101], celloutsig_1_11z } % { 1'h1, in_data[120:113], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_3z = celloutsig_0_2z[5:0] * celloutsig_0_2z[6:1];
  assign celloutsig_0_9z = { in_data[43:42], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } * celloutsig_0_2z[11:0];
  assign celloutsig_1_5z = { celloutsig_1_1z[14:2], _05_[2:1], _00_, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } * { _00_, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[153:120] * { in_data[183:154], celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_7z[4:2], celloutsig_1_2z } * { in_data[110:108], celloutsig_1_9z };
  assign celloutsig_1_14z = celloutsig_1_12z[16:5] * { celloutsig_1_12z[17:15], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z, _05_[2:1], _00_ };
  assign celloutsig_0_18z = { celloutsig_0_10z[4:3], celloutsig_0_13z } * celloutsig_0_11z[13:8];
  assign celloutsig_0_20z = { celloutsig_0_9z[8:4], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_15z } * { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[95:86], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } * { in_data[38:27], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_53z = { celloutsig_0_9z[8:1], celloutsig_0_41z } | { celloutsig_0_25z[3:0], celloutsig_0_52z };
  assign celloutsig_0_25z = { celloutsig_0_20z[7:2], celloutsig_0_24z } | in_data[22:16];
  assign celloutsig_0_32z = celloutsig_0_30z & celloutsig_0_25z[4];
  assign celloutsig_1_2z = _00_ & celloutsig_1_1z[4];
  assign celloutsig_1_11z = celloutsig_1_6z[0] & celloutsig_1_5z[0];
  assign celloutsig_1_16z = celloutsig_1_1z[15] & celloutsig_1_3z;
  assign celloutsig_0_4z = { celloutsig_0_2z[13:2], celloutsig_0_0z } >> { celloutsig_0_2z[11:0], celloutsig_0_0z };
  assign celloutsig_0_72z = { _04_[24:22], _06_[6], celloutsig_0_66z } >> celloutsig_0_53z;
  assign celloutsig_1_17z = { celloutsig_1_7z[31], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_16z } >> { celloutsig_1_14z[8:5], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_17z[2], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z } >> in_data[189:180];
  assign celloutsig_0_15z = celloutsig_0_4z[6:0] >> celloutsig_0_4z[6:0];
  assign celloutsig_0_7z = in_data[20:15] - { celloutsig_0_4z[6:2], celloutsig_0_5z };
  assign celloutsig_0_11z = { in_data[66:49], celloutsig_0_1z, celloutsig_0_1z } - { celloutsig_0_7z[4:0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_11z[15:10] - { celloutsig_0_9z[6:2], celloutsig_0_5z };
  assign celloutsig_0_52z = { celloutsig_0_25z[6:4], celloutsig_0_37z, celloutsig_0_32z } ~^ { celloutsig_0_27z[3:0], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[126:110] ~^ { in_data[188:175], _05_[2:1], _00_ };
  assign celloutsig_1_6z = in_data[154:151] ~^ in_data[123:120];
  assign celloutsig_0_10z = { celloutsig_0_3z[3:0], celloutsig_0_5z } ~^ { in_data[56:53], celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_7z[5:2] ~^ { celloutsig_0_2z[5:4], celloutsig_0_12z, celloutsig_0_1z };
  assign _02_[7] = _01_;
  assign { _04_[29:28], _04_[4:0] } = { _03_[2:1], celloutsig_0_66z };
  assign _05_[0] = _00_;
  assign _06_[14:7] = { _03_[2:1], _04_[27:22] };
  assign { out_data[128], out_data[105:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z };
endmodule
