--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml bopit.twx bopit.ncd -o bopit.twr bopit.pcf

Design file:              bopit.ncd
Physical constraint file: bopit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7200 paths analyzed, 903 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.176ns.
--------------------------------------------------------------------------------

Paths for end point bop_notes/counter_9 (SLICE_X18Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bop_notes/counter_14 (FF)
  Destination:          bop_notes/counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bop_notes/counter_14 to bop_notes/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   bop_notes/counter<15>
                                                       bop_notes/counter_14
    SLICE_X21Y22.D1      net (fanout=5)        0.901   bop_notes/counter<14>
    SLICE_X21Y22.D       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>3
    SLICE_X21Y22.A4      net (fanout=1)        0.440   bop_notes/_n0041<1>2
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.442   bop_notes/counter<11>
                                                       bop_notes/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.407ns logic, 2.728ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               signal_1 (FF)
  Destination:          bop_notes/counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.237 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: signal_1 to bop_notes/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.447   fail_count<8>
                                                       signal_1
    SLICE_X21Y22.B3      net (fanout=22)       1.080   signal<1>
    SLICE_X21Y22.B       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>2
    SLICE_X21Y22.A5      net (fanout=1)        0.187   bop_notes/_n0041<1>
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.442   bop_notes/counter<11>
                                                       bop_notes/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.407ns logic, 2.654ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bop_notes/counter_9 (FF)
  Destination:          bop_notes/counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bop_notes/counter_9 to bop_notes/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.447   bop_notes/counter<11>
                                                       bop_notes/counter_9
    SLICE_X21Y22.C1      net (fanout=4)        0.808   bop_notes/counter<9>
    SLICE_X21Y22.C       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>1_SW2
    SLICE_X21Y22.A2      net (fanout=1)        0.437   N49
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.442   bop_notes/counter<11>
                                                       bop_notes/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (1.407ns logic, 2.632ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point bop_notes/counter_11 (SLICE_X18Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bop_notes/counter_14 (FF)
  Destination:          bop_notes/counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.132ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bop_notes/counter_14 to bop_notes/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   bop_notes/counter<15>
                                                       bop_notes/counter_14
    SLICE_X21Y22.D1      net (fanout=5)        0.901   bop_notes/counter<14>
    SLICE_X21Y22.D       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>3
    SLICE_X21Y22.A4      net (fanout=1)        0.440   bop_notes/_n0041<1>2
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.439   bop_notes/counter<11>
                                                       bop_notes/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (1.404ns logic, 2.728ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               signal_1 (FF)
  Destination:          bop_notes/counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.058ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.237 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: signal_1 to bop_notes/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.447   fail_count<8>
                                                       signal_1
    SLICE_X21Y22.B3      net (fanout=22)       1.080   signal<1>
    SLICE_X21Y22.B       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>2
    SLICE_X21Y22.A5      net (fanout=1)        0.187   bop_notes/_n0041<1>
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.439   bop_notes/counter<11>
                                                       bop_notes/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      4.058ns (1.404ns logic, 2.654ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bop_notes/counter_9 (FF)
  Destination:          bop_notes/counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bop_notes/counter_9 to bop_notes/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.447   bop_notes/counter<11>
                                                       bop_notes/counter_9
    SLICE_X21Y22.C1      net (fanout=4)        0.808   bop_notes/counter<9>
    SLICE_X21Y22.C       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>1_SW2
    SLICE_X21Y22.A2      net (fanout=1)        0.437   N49
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.439   bop_notes/counter<11>
                                                       bop_notes/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (1.404ns logic, 2.632ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point bop_notes/counter_10 (SLICE_X18Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bop_notes/counter_14 (FF)
  Destination:          bop_notes/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.124ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bop_notes/counter_14 to bop_notes/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   bop_notes/counter<15>
                                                       bop_notes/counter_14
    SLICE_X21Y22.D1      net (fanout=5)        0.901   bop_notes/counter<14>
    SLICE_X21Y22.D       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>3
    SLICE_X21Y22.A4      net (fanout=1)        0.440   bop_notes/_n0041<1>2
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.431   bop_notes/counter<11>
                                                       bop_notes/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (1.396ns logic, 2.728ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               signal_1 (FF)
  Destination:          bop_notes/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.237 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: signal_1 to bop_notes/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.447   fail_count<8>
                                                       signal_1
    SLICE_X21Y22.B3      net (fanout=22)       1.080   signal<1>
    SLICE_X21Y22.B       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>2
    SLICE_X21Y22.A5      net (fanout=1)        0.187   bop_notes/_n0041<1>
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.431   bop_notes/counter<11>
                                                       bop_notes/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.396ns logic, 2.654ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bop_notes/counter_9 (FF)
  Destination:          bop_notes/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bop_notes/counter_9 to bop_notes/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.447   bop_notes/counter<11>
                                                       bop_notes/counter_9
    SLICE_X21Y22.C1      net (fanout=4)        0.808   bop_notes/counter<9>
    SLICE_X21Y22.C       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>1_SW2
    SLICE_X21Y22.A2      net (fanout=1)        0.437   N49
    SLICE_X21Y22.A       Tilo                  0.259   bop_notes/_n0041<1>2
                                                       bop_notes/_n0041<1>4
    SLICE_X18Y21.SR      net (fanout=5)        1.387   bop_notes/_n0041
    SLICE_X18Y21.CLK     Tsrck                 0.431   bop_notes/counter<11>
                                                       bop_notes/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.396ns logic, 2.632ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point an_toggle_11 (SLICE_X26Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_500/clk_500hz (FF)
  Destination:          an_toggle_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.100 - 0.102)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_500/clk_500hz to an_toggle_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.AQ      Tcko                  0.198   clock_500/clk_500hz
                                                       clock_500/clk_500hz
    SLICE_X26Y17.CE      net (fanout=25)       0.231   clock_500/clk_500hz
    SLICE_X26Y17.CLK     Tckce       (-Th)     0.108   an_toggle<11>
                                                       an_toggle_11
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.090ns logic, 0.231ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point an_toggle_10 (SLICE_X26Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_500/clk_500hz (FF)
  Destination:          an_toggle_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.100 - 0.102)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_500/clk_500hz to an_toggle_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.AQ      Tcko                  0.198   clock_500/clk_500hz
                                                       clock_500/clk_500hz
    SLICE_X26Y17.CE      net (fanout=25)       0.231   clock_500/clk_500hz
    SLICE_X26Y17.CLK     Tckce       (-Th)     0.104   an_toggle<11>
                                                       an_toggle_10
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.094ns logic, 0.231ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point an_toggle_9 (SLICE_X26Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_500/clk_500hz (FF)
  Destination:          an_toggle_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.100 - 0.102)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_500/clk_500hz to an_toggle_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.AQ      Tcko                  0.198   clock_500/clk_500hz
                                                       clock_500/clk_500hz
    SLICE_X26Y17.CE      net (fanout=25)       0.231   clock_500/clk_500hz
    SLICE_X26Y17.CLK     Tckce       (-Th)     0.102   an_toggle<11>
                                                       an_toggle_9
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.096ns logic, 0.231ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_500/counter<3>/CLK
  Logical resource: clock_500/counter_0/CK
  Location pin: SLICE_X28Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_500/counter<3>/CLK
  Logical resource: clock_500/counter_1/CK
  Location pin: SLICE_X28Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7200 paths, 0 nets, and 868 connections

Design statistics:
   Minimum period:   4.176ns{1}   (Maximum frequency: 239.464MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 02 13:47:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



