================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.4
  Build date: Mon Dec 09 17:07:59 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2013.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'xuechao' on host 'ceca7.site' (Linux_x86_64 version 3.7.10-1.40-default) on Wed Feb 25 19:13:40 CST 2015
            in directory '/home/xuechao/HLSWiBench/RateMatching'
@I [HLS-10] Opening and resetting project '/home/xuechao/HLSWiBench/RateMatching/rm_base_prj'.
@I [HLS-10] Adding design file 'RateMatcher_base.cpp' to the project.
@I [HLS-10] Adding design file 'SubblockInterleaver_lte_base.cpp' to the project.
@I [HLS-10] Adding test bench file 'RateMatcherMain.cpp' to the project.
@I [HLS-10] Adding test bench file '../lib/GeneralFunc.cpp' to the project.
@I [HLS-10] Adding test bench file '../lib/gauss.cpp' to the project.
@I [HLS-10] Adding test bench file '../lib/check.cpp' to the project.
@I [HLS-10] Adding test bench file '../lte_phy.cpp' to the project.
@I [HLS-10] Opening and resetting solution '/home/xuechao/HLSWiBench/RateMatching/rm_base_prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
   Compiling ../../../../../lte_phy.cpp in debug mode
   Compiling ../../../../../lib/check.cpp in debug mode
   Compiling ../../../../../lib/gauss.cpp in debug mode
   Compiling ../../../../../lib/GeneralFunc.cpp in debug mode
   Compiling ../../../../RateMatcherMain.cpp in debug mode
   Compiling ../../../../SubblockInterleaver_lte_base.cpp in debug mode
   Compiling ../../../../RateMatcher_base.cpp in debug mode
   Generating csim.exe
Tx RateMatching starts
Tx RateMatching ends
Rx RateMatching starts
Rx RateMatching ends
0
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Importing test bench file '../lte_phy.cpp' ... 
@I [HLS-10] Importing test bench file '../lib/check.cpp' ... 
@I [HLS-10] Importing test bench file '../lib/gauss.cpp' ... 
@I [HLS-10] Importing test bench file '../lib/GeneralFunc.cpp' ... 
@I [HLS-10] Importing test bench file 'RateMatcherMain.cpp' ... 
@I [HLS-10] Analyzing design file 'SubblockInterleaver_lte_base.cpp' ... 
@I [HLS-10] Analyzing design file 'RateMatcher_base.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [XFORM-561] Updating loop upper bound from 134217727 to 512 for loop 'Loop-1-0' in function 'SubblockDeInterleaving'.
@W [XFORM-561] Updating loop upper bound from 134217727 to 512 for loop 'Loop-1-1-0' in function 'SubblockDeInterleaving'.
@W [XFORM-561] Updating loop upper bound from 134217727 to 512 for loop 'Loop-1-2' in function 'SubblockDeInterleaving'.
@W [XFORM-561] Updating loop upper bound from 73727 to 40959 for loop 'Loop-4' in function 'SubblockDeInterleaving'.
@I [HLS-111] Elapsed time: 9.39 seconds; current memory usage: 67.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'RxRateMatching' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SubblockDeInterleaving' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.54 seconds; current memory usage: 68.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SubblockDeInterleaving' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 69.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'RxRateMatching' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.44 seconds; current memory usage: 69.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'RxRateMatching' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 70.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SubblockDeInterleaving' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'RxRateMatching_fcmp_32ns_32ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'RxRateMatching_sdiv_32ns_32s_32_35': 1 instance(s).
@I [RTGEN-100] Generating core module 'RxRateMatching_srem_32ns_32s_32_35': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'SubblockDeInterleaving'.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 71.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'RxRateMatching' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'RxRateMatching/pLLRin' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'RxRateMatching/pLLRout' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'RxRateMatching/pHD' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'RxRateMatching/out_buf_sz' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'RxRateMatching' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'RxRateMatching_fcmp_32ns_32ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'RxRateMatching_mul_31s_33ns_63_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'RxRateMatching_mul_32s_33ns_64_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'RxRateMatching_srem_31ns_31ns_31_34': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'RxRateMatching'.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 76.1 MB.
@I [RTMG-282] Generating pipelined core: 'RxRateMatching_sdiv_32ns_32s_32_35_div'
@I [RTMG-282] Generating pipelined core: 'RxRateMatching_srem_32ns_32s_32_35_div'
@I [RTMG-279] Implementing memory 'SubblockDeInterleaving_InterColumnPattern_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'SubblockDeInterleaving_pInterMatrix_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'SubblockDeInterleaving_Pi_ram' using block RAMs.
@I [RTMG-282] Generating pipelined core: 'RxRateMatching_mul_32s_33ns_64_6_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'RxRateMatching_mul_31s_33ns_63_6_MulnS_1'
@I [RTMG-282] Generating pipelined core: 'RxRateMatching_srem_31ns_31ns_31_34_div'
@I [RTMG-278] Implementing memory 'RxRateMatching_pInMatrix_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'RxRateMatching'.
@I [WVHDL-304] Generating RTL VHDL for 'RxRateMatching'.
@I [WVLOG-307] Generating RTL Verilog for 'RxRateMatching'.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc/bin/g++"
   Compiling gauss.cpp_pre.cpp.tb.cpp
   Compiling RateMatcherMain.cpp_pre.cpp.tb.cpp
   Compiling check.cpp_pre.cpp.tb.cpp
   Compiling lte_phy.cpp_pre.cpp.tb.cpp
   Compiling SubblockInterleaver_lte_base.cpp_pre.cpp.tb.cpp
   Compiling apatb_RxRateMatching.cpp
   Compiling GeneralFunc.cpp_pre.cpp.tb.cpp
   Compiling RateMatcher_base.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Generating test vectors ... 
Tx RateMatching starts
Tx RateMatching ends
Rx RateMatching starts
Rx RateMatching ends
0
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc/bin/g++"
   Compiling SubblockDeInterleaving_Pi.cpp
   Compiling RxRateMatching_pInMatrix.cpp
   Compiling SubblockDeInterleaving_pInterMatrix.cpp
   Compiling AESL_automem_pLLRin.cpp
   Compiling AESL_automem_pHD.cpp
   Compiling RxRateMatching.autotb.cpp
   Compiling SubblockDeInterleaving.cpp
   Compiling RxRateMatching.cpp
   Compiling SubblockDeInterleaving_InterColumnPattern.cpp
   Compiling AESL_automem_pLLRout.cpp
   Generating cosim.sc.exe
@I [SIM-11] Starting SystemC simulation ...

             SystemC 2.3.0-ASI --- May 15 2013 06:32:03
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.

Info: /OSCI/SystemC: Simulation stopped by user.
@I [SIM-316] Starting C post checking ...
Tx RateMatching starts
Tx RateMatching ends
Rx RateMatching starts
Rx RateMatching ends
0
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [HLS-112] Total elapsed time: 214.776 seconds; peak memory usage: 76.1 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
