/*
 * Instance header file for PIC32CM5164LE00100
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2022-09-09T06:08:26Z */
#ifndef _PIC32CMLE00_ADC_INSTANCE_
#define _PIC32CMLE00_ADC_INSTANCE_


/* ========== Instance Parameter definitions for ADC peripheral ========== */
#define ADC_DMAC_ID_RESRDY                       (41)       /* index of DMA RESRDY trigger */
#define ADC_EXTCHANNEL_MSB                       (23)       /* Number of external channels */
#define ADC_GCLK_ID                              (28)       /* Index of Generic Clock */
#define ADC_INSTANCE_ID                          (78)       /* Instance index for ADC */
#define ADC_INT_CH30                             (1)        /* Select OPAMP or CTAT on Channel 30 */
#define ADC_LOAD_CALIB                           (1)        /* CALIB register to be loaded from NVM */
#define ADC_MASTER_SLAVE_MODE                    (0)        /* ADC Master/Slave Mode */

#endif /* _PIC32CMLE00_ADC_INSTANCE_ */
