<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories=""
   tool="QsysStandard" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element avmm_r
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element avmm_w
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element avs_memcopy_cra_cra_ring
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element avs_memread_cra_cra_ring
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element avs_memwrite_cra_cra_ring
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element clk_1x
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_2x
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element cra_ring_rom
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element cra_root
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element kernel_cra
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element kernel_irq
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element mem_bandwidth_system
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element reset
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sys_description_rom
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10AS066H1F34E1SG" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="1" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="systemInfos"><![CDATA[<systemInfosDefinition>
    <connPtSystemInfos/>
</systemInfosDefinition>]]></parameter>
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="avmm_r" internal="avmm_r.m0" type="avalon" dir="start" />
 <interface name="avmm_w" internal="avmm_w.m0" type="avalon" dir="start" />
 <interface name="clock_reset" internal="clk_1x.in_clk" type="clock" dir="end" />
 <interface name="clock_reset2x" internal="clk_2x.in_clk" type="clock" dir="end" />
 <interface
   name="clock_reset_reset"
   internal="reset.in_reset"
   type="reset"
   dir="end" />
 <interface name="kernel_cra" internal="kernel_cra.s0" type="avalon" dir="end" />
 <interface
   name="kernel_irq"
   internal="kernel_irq.sender0_irq"
   type="interrupt"
   dir="end" />
 <module
   name="avmm_r"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="48" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="MAX_PENDING_RESPONSES" value="64" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="avmm_w"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="48" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="MAX_PENDING_RESPONSES" value="64" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="avs_memcopy_cra_cra_ring"
   kind="cra_ring_node"
   version="1.0"
   enabled="1">
  <parameter name="CRA_ADDR_W" value="4" />
  <parameter name="DATA_W" value="64" />
  <parameter name="ID" value="0" />
  <parameter name="ID_W" value="2" />
  <parameter name="RING_ADDR_W" value="4" />
 </module>
 <module
   name="avs_memread_cra_cra_ring"
   kind="cra_ring_node"
   version="1.0"
   enabled="1">
  <parameter name="CRA_ADDR_W" value="4" />
  <parameter name="DATA_W" value="64" />
  <parameter name="ID" value="1" />
  <parameter name="ID_W" value="2" />
  <parameter name="RING_ADDR_W" value="4" />
 </module>
 <module
   name="avs_memwrite_cra_cra_ring"
   kind="cra_ring_node"
   version="1.0"
   enabled="1">
  <parameter name="CRA_ADDR_W" value="4" />
  <parameter name="DATA_W" value="64" />
  <parameter name="ID" value="2" />
  <parameter name="ID_W" value="2" />
  <parameter name="RING_ADDR_W" value="4" />
 </module>
 <module name="clk_1x" kind="altera_clock_bridge" version="16.0" enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module name="clk_2x" kind="altera_clock_bridge" version="16.0" enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module name="cra_ring_rom" kind="cra_ring_rom" version="1.0" enabled="1">
  <parameter name="DATA_W" value="64" />
  <parameter name="ID_W" value="2" />
  <parameter name="RING_ADDR_W" value="4" />
  <parameter name="ROM_EXT_W" value="0" />
  <parameter name="ROM_W" value="5" />
 </module>
 <module name="cra_root" kind="cra_ring_root" version="1.0" enabled="1">
  <parameter name="ADDR_W" value="4" />
  <parameter name="DATA_W" value="64" />
  <parameter name="ID_W" value="2" />
  <parameter name="ROM_ENABLE" value="1" />
  <parameter name="ROM_EXT_W" value="0" />
 </module>
 <module
   name="kernel_cra"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="30" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="1" />
  <parameter name="PIPELINE_COMMAND" value="0" />
  <parameter name="PIPELINE_RESPONSE" value="0" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module name="kernel_irq" kind="altera_irq_bridge" version="16.0" enabled="1">
  <parameter name="AUTO_RECEIVER_IRQ_INTERRUPTS_USED" value="-1" />
  <parameter name="IRQ_N" value="0" />
  <parameter name="IRQ_WIDTH" value="1" />
 </module>
 <module
   name="mem_bandwidth_system"
   kind="mem_bandwidth_system"
   version="14.0"
   enabled="1" />
 <module name="reset" kind="altera_reset_bridge" version="16.0" enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module
   name="sys_description_rom"
   kind="acl_rom_module"
   version="1.0"
   enabled="1">
  <parameter name="ADDRESS_WIDTH" value="5" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="INIT_FILE" value="sys_description.hex" />
 </module>
 <connection
   kind="avalon"
   version="16.0"
   start="mem_bandwidth_system.avm_memgmem0_port_0_0_r"
   end="avmm_r.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="mem_bandwidth_system.avm_memgmem0_port_0_0_w"
   end="avmm_w.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="avs_memcopy_cra_cra_ring.cra_master"
   end="mem_bandwidth_system.avs_memcopy_cra">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="avs_memread_cra_cra_ring.cra_master"
   end="mem_bandwidth_system.avs_memread_cra">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="avs_memwrite_cra_cra_ring.cra_master"
   end="mem_bandwidth_system.avs_memwrite_cra">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="cra_ring_rom.cra_master"
   end="sys_description_rom.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="kernel_cra.m0"
   end="cra_root.cra_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="16.0" start="clk_1x.out_clk" end="reset.clk" />
 <connection kind="clock" version="16.0" start="clk_1x.out_clk" end="avmm_r.clk" />
 <connection kind="clock" version="16.0" start="clk_1x.out_clk" end="avmm_w.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="kernel_irq.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="kernel_cra.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="sys_description_rom.clk0" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="cra_root.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="cra_ring_rom.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="avs_memcopy_cra_cra_ring.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="avs_memread_cra_cra_ring.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="avs_memwrite_cra_cra_ring.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_1x.out_clk"
   end="mem_bandwidth_system.clock_reset" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_2x.out_clk"
   end="mem_bandwidth_system.clock_reset2x" />
 <connection
   kind="conduit"
   version="16.0"
   start="cra_root.ring_out"
   end="cra_ring_rom.ring_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="cra_ring_rom.ring_out"
   end="avs_memcopy_cra_cra_ring.ring_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="avs_memcopy_cra_cra_ring.ring_out"
   end="avs_memread_cra_cra_ring.ring_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="avs_memread_cra_cra_ring.ring_out"
   end="avs_memwrite_cra_cra_ring.ring_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="avs_memwrite_cra_cra_ring.ring_out"
   end="cra_root.ring_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="16.0"
   start="kernel_irq.receiver_irq"
   end="mem_bandwidth_system.kernel_irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="kernel_irq.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="mem_bandwidth_system.clock_reset_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="avmm_r.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="avmm_w.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="kernel_cra.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="cra_root.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="cra_ring_rom.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="avs_memcopy_cra_cra_ring.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="avs_memread_cra_cra_ring.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="avs_memwrite_cra_cra_ring.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="reset.out_reset"
   end="sys_description_rom.reset0" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
</system>
