// Seed: 31669947
module module_0;
  assign id_1 = 1;
  assign module_1.id_10 = 0;
  wire id_2;
  id_3(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2
    , id_16,
    output tri id_3,
    input wor id_4,
    output tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wor id_9,
    output wire id_10,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    output uwire id_14
);
  assign id_8 = ~id_6;
  id_17(
      .id_0(1'd0 == id_0)
  ); id_18(
      .id_0(1 / 1'b0), .id_1(id_13), .id_2(id_6)
  );
  module_0 modCall_1 ();
endmodule
