# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VIVADO_02_Simulation_project.srcs/sources_1/new/counter.vhd" \
"../../../../VIVADO_02_Simulation_project.srcs/sim_2/new/tb_counter_v3.vhd" \

# Do not sort compile order
nosort
