{"Source Block": ["oh/elink/hdl/esaxi.v@419:429@HdlStmAssign", "   // --\n   // -- because elink reads are not generally \n   // -- returned in order, we will only allow\n   // -- one at a time.\n   //Need to look at txrd_wait signal\n   assign txrd_write         = 1'b0;\n   always @( posedge s_axi_aclk )\n     if (~s_axi_aresetn) \n       begin\n\t  txrd_access         <= 1'b0;      \n\t  txrd_datamode[1:0]  <= 2'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[424, "   assign txrd_write         = 1'b0;\n"]], "Add": []}}