{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.12741",
   "Default View_TopLeft":"115,169",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 threadsafe
#  -string -flagsOSRD
preplace port port-id_Reset -pg 1 -lvl 0 -x -610 -y 680 -defaultsOSRD
preplace port port-id_clk100mhz_in -pg 1 -lvl 0 -x -610 -y 480 -defaultsOSRD
preplace port port-id_RX_UART_IN -pg 1 -lvl 0 -x -610 -y 280 -defaultsOSRD
preplace port port-id_TX_UART_OUT -pg 1 -lvl 13 -x 7240 -y 120 -defaultsOSRD
preplace port port-id_ioe -pg 1 -lvl 13 -x 7240 -y 1100 -defaultsOSRD
preplace port port-id_h_sync -pg 1 -lvl 13 -x 7240 -y 1120 -defaultsOSRD
preplace port port-id_v_sync -pg 1 -lvl 13 -x 7240 -y 1140 -defaultsOSRD
preplace port port-id_fault_reset -pg 1 -lvl 0 -x -610 -y 500 -defaultsOSRD
preplace port port-id_led00 -pg 1 -lvl 13 -x 7240 -y 1760 -defaultsOSRD
preplace port port-id_led01 -pg 1 -lvl 13 -x 7240 -y 1780 -defaultsOSRD
preplace port port-id_led02 -pg 1 -lvl 13 -x 7240 -y 1800 -defaultsOSRD
preplace port port-id_led03 -pg 1 -lvl 13 -x 7240 -y 1820 -defaultsOSRD
preplace port port-id_btn00 -pg 1 -lvl 0 -x -610 -y 1870 -defaultsOSRD
preplace port port-id_btn01 -pg 1 -lvl 0 -x -610 -y 1890 -defaultsOSRD
preplace port port-id_btn02 -pg 1 -lvl 0 -x -610 -y 1910 -defaultsOSRD
preplace port port-id_btn03 -pg 1 -lvl 0 -x -610 -y 1930 -defaultsOSRD
preplace portBus r -pg 1 -lvl 13 -x 7240 -y 1040 -defaultsOSRD
preplace portBus g -pg 1 -lvl 13 -x 7240 -y 1060 -defaultsOSRD
preplace portBus b -pg 1 -lvl 13 -x 7240 -y 1080 -defaultsOSRD
preplace portBus rgb0 -pg 1 -lvl 13 -x 7240 -y 2160 -defaultsOSRD
preplace portBus rgb1 -pg 1 -lvl 13 -x 7240 -y 2180 -defaultsOSRD
preplace portBus rgb2 -pg 1 -lvl 13 -x 7240 -y 2200 -defaultsOSRD
preplace portBus rgb3 -pg 1 -lvl 13 -x 7240 -y 2220 -defaultsOSRD
preplace inst Pipelining_Controller_0 -pg 1 -lvl 2 -x 590 -y 560 -defaultsOSRD
preplace inst ProgramCounter_0 -pg 1 -lvl 2 -x 590 -y 1070 -defaultsOSRD
preplace inst CU_Decoder_0 -pg 1 -lvl 3 -x 1120 -y 730 -defaultsOSRD
preplace inst Decoder_0 -pg 1 -lvl 3 -x 1120 -y 440 -defaultsOSRD
preplace inst RegFile_0 -pg 1 -lvl 4 -x 1770 -y 570 -defaultsOSRD
preplace inst Pipelining_Forwarder_0 -pg 1 -lvl 5 -x 2270 -y 520 -defaultsOSRD
preplace inst Pipelining_Execution_0 -pg 1 -lvl 6 -x 2970 -y 700 -defaultsOSRD
preplace inst CU_RAMAddressControl_0 -pg 1 -lvl 7 -x 3680 -y 1360 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 9 -x 5280 -y 710 -defaultsOSRD
preplace inst CU_ImmediateManipula_0 -pg 1 -lvl 9 -x 5280 -y 440 -defaultsOSRD
preplace inst CU_JumpDestinationSe_0 -pg 1 -lvl 7 -x 3680 -y 1180 -defaultsOSRD
preplace inst CU_JumpController_0 -pg 1 -lvl 9 -x 5280 -y 1140 -defaultsOSRD
preplace inst CU_WriteSelector_0 -pg 1 -lvl 11 -x 6360 -y 600 -defaultsOSRD
preplace inst Pipelining_WriteBack_0 -pg 1 -lvl 12 -x 6770 -y 780 -defaultsOSRD
preplace inst ALU_FLAG_PACKER_0 -pg 1 -lvl 10 -x 5890 -y 720 -defaultsOSRD
preplace inst clockcontroller_0 -pg 1 -lvl 1 -x -110 -y 530 -defaultsOSRD
preplace inst mmu_0 -pg 1 -lvl 9 -x 5280 -y 1560 -defaultsOSRD
preplace inst mmio_0 -pg 1 -lvl 10 -x 5890 -y 1990 -defaultsOSRD
preplace inst vram_bram -pg 1 -lvl 10 -x 5890 -y 1530 -defaultsOSRD
preplace inst Debugger_0 -pg 1 -lvl 8 -x 4470 -y -400 -defaultsOSRD
preplace inst RX_UART_0 -pg 1 -lvl 7 -x 3680 -y -380 -defaultsOSRD
preplace inst TX_UART_0 -pg 1 -lvl 9 -x 5280 -y 130 -defaultsOSRD
preplace inst VGA_CPU_Bridge_0 -pg 1 -lvl 7 -x 3680 -y 2070 -defaultsOSRD
preplace inst GPU_0 -pg 1 -lvl 9 -x 5280 -y 2050 -defaultsOSRD
preplace inst VGA_Controller_0 -pg 1 -lvl 11 -x 6360 -y 1110 -defaultsOSRD
preplace inst custom_BUFH_0 -pg 1 -lvl 2 -x 590 -y 390 -defaultsOSRD
preplace netloc ALU_0_ALU_OUT 1 7 4 4220 870 5020 890 5470 600 6090
preplace netloc ALU_0_BIGGER_ZERO_FLAG 1 9 1 N 720
preplace netloc ALU_0_CARRY_FLAG 1 9 1 N 660
preplace netloc ALU_0_NOT_ZERO_FLAG 1 9 1 N 780
preplace netloc ALU_0_OVERFLOW_FLAG 1 9 1 N 740
preplace netloc ALU_0_RHO_FLAG 1 9 1 N 760
preplace netloc ALU_0_SMALLER_ZERO_FLAG 1 9 1 N 700
preplace netloc ALU_0_ZERO_FLAG 1 9 1 N 680
preplace netloc ALU_FLAG_PACKER_0_ALU_FLAGS 1 4 8 2040J 360 N 360 3260 50 4080J 50 N 50 N 50 6130 730 6570
preplace netloc CU_Decoder_0_Is_ALU_OP 1 3 3 N 830 N 830 2520
preplace netloc CU_Decoder_0_Is_GPU_OP 1 3 3 N 870 N 870 2490
preplace netloc CU_Decoder_0_Is_RAM_OP 1 3 3 N 850 N 850 2500
preplace netloc CU_Decoder_0_JMP 1 3 5 N 750 N 750 2740 -590 N -590 NJ
preplace netloc CU_Decoder_0_JMP_Conditional 1 3 3 1290 740 N 740 2490
preplace netloc CU_Decoder_0_JMP_DestinationSource 1 3 3 N 810 N 810 2490
preplace netloc CU_Decoder_0_JMP_Relative 1 3 3 N 790 N 790 2490
preplace netloc CU_Decoder_0_RAM_Address_Src 1 3 3 1320 700 2030 680 N
preplace netloc CU_Decoder_0_RAM_Read 1 3 3 1300 730 N 730 2720
preplace netloc CU_Decoder_0_RAM_Write 1 3 3 1290 720 N 720 N
preplace netloc CU_Decoder_0_RF_WHB 1 3 3 1340 760 N 760 2710
preplace netloc CU_Decoder_0_RF_WLB 1 3 3 1310 770 N 770 2730
preplace netloc CU_Decoder_0_Write_Data_Sel 1 3 3 1330 710 2020 660 N
preplace netloc CU_ImmediateManipula_0_ManipulatedImmidiate 1 9 2 N 440 6150
preplace netloc CU_JumpController_0_PC_Load 1 1 9 360 1170 820 1010 N 1010 N 1010 N 1010 N 1010 N 1010 N 1010 5460
preplace netloc CU_JumpController_0_PC_Next 1 1 9 320 1210 N 1210 N 1210 N 1210 N 1210 3470 950 4110 950 N 950 5590
preplace netloc CU_JumpDestinationSe_0_JMP_Address 1 7 2 N 1180 N
preplace netloc CU_RAMAddressControl_0_RAM_Address 1 7 1 N 1360
preplace netloc CU_WriteSelector_0_Write_Data 1 4 8 2050 1020 N 1020 3440 860 N 860 N 860 5590 840 N 840 6550
preplace netloc Debugger_0_cc_debug_mock_clk 1 8 1 N -440
preplace netloc Debugger_0_cc_debug_reset 1 8 1 N -420
preplace netloc Debugger_0_debug_enable 1 1 8 340 1180 830 1030 N 1030 N 1030 N 1030 3460 1020 N 1020 4730
preplace netloc Debugger_0_mmu_debug_addr 1 8 1 N -360
preplace netloc Debugger_0_mmu_debug_bank 1 8 1 N -320
preplace netloc Debugger_0_mmu_debug_din 1 8 1 N -340
preplace netloc Debugger_0_mmu_debug_override_en 1 1 8 330 1190 840 1040 N 1040 N 1040 N 1040 3480 1030 N 1030 4720
preplace netloc Debugger_0_mmu_debug_sync_clk100mhz 1 8 1 N -400
preplace netloc Debugger_0_mmu_debug_we 1 8 1 N -300
preplace netloc Debugger_0_tx_data 1 8 1 5080 -500n
preplace netloc Debugger_0_tx_data_valid 1 8 1 5070 -480n
preplace netloc Decoder_0_Immediate 1 3 3 1560J 420 NJ 420 2710
preplace netloc Decoder_0_JMP_Condition 1 3 3 1540J 390 NJ 390 2700
preplace netloc Decoder_0_Register1 1 3 5 1510J 330 1930J 310 2700 -90 3180 -210 NJ
preplace netloc Decoder_0_Register2 1 3 5 1530J 340 1940J 320 2710 -80 3190 -190 NJ
preplace netloc Decoder_0_WriteBackRegister 1 3 3 1520J 400 NJ 400 2720
preplace netloc GPU_0_VRAM_Addr 1 9 1 N 2060
preplace netloc GPU_0_VRAM_CLK 1 9 1 N 2020
preplace netloc GPU_0_VRAM_Dout 1 9 1 N 2080
preplace netloc GPU_0_VRAM_WE 1 9 1 N 2040
preplace netloc InstrLoad_CLK_1 1 1 11 350 310 NJ 310 1570J 410 N 410 2730 430 3360 1940 N 1940 5000 1930 5600J 2320 N 2320 6580
preplace netloc Net 1 6 3 3490 -790 4070 -850 5090
preplace netloc Pipelining_Controller_0_InstructionForwardConfiguration 1 2 6 840 930 1290 880 2010J 270 2490 -670 3210 -690 NJ
preplace netloc Pipelining_Controller_0_InstructionToExecute 1 2 6 950J 280 N 280 NJ 280 2500 -660 3220 -670 NJ
preplace netloc Pipelining_Controller_0_Stalled 1 1 7 350 450 840 -710 N -710 N -710 N -710 N -710 N
preplace netloc Pipelining_Execution_0_IS_ALU_OP_out 1 6 6 N 840 3870 850 N 850 N 850 N 850 6600
preplace netloc Pipelining_Execution_0_Immediate_out 1 6 3 3370 430 4130 430 5060
preplace netloc Pipelining_Execution_0_Is_GPU_OP_out 1 6 1 3170 880n
preplace netloc Pipelining_Execution_0_Is_RAM_OP_out 1 6 1 N 860
preplace netloc Pipelining_Execution_0_JMP_Condition_out 1 6 3 N 820 4120 840 4990
preplace netloc Pipelining_Execution_0_JMP_Conditional_out 1 6 3 N 760 4150 820 5030
preplace netloc Pipelining_Execution_0_JMP_DestinationSelect_out 1 6 2 3390 -530 N
preplace netloc Pipelining_Execution_0_JMP_Relative_out 1 6 3 N 780 4160 830 5010
preplace netloc Pipelining_Execution_0_JMP_out 1 6 6 N 740 N 740 5050 900 5600 860 N 860 N
preplace netloc Pipelining_Execution_0_Operand1_out 1 6 5 3450 70 4070J 70 5050 550 N 550 6140
preplace netloc Pipelining_Execution_0_Operand2_out 1 6 3 3340 540 4090 540 5040
preplace netloc Pipelining_Execution_0_RAM_BankID_out 1 6 2 3220 -470 3910J
preplace netloc Pipelining_Execution_0_RAM_Read_out 1 6 2 3210 -460 4130J
preplace netloc Pipelining_Execution_0_RAM_Src_out 1 6 2 3400 -480 4180
preplace netloc Pipelining_Execution_0_RAM_Write_out 1 6 2 3240 -450 3890J
preplace netloc Pipelining_Execution_0_WHB_out 1 6 6 N 600 N 600 5070 870 N 870 6080 800 N
preplace netloc Pipelining_Execution_0_WLB_out 1 6 6 N 620 N 620 5080 880 N 880 6150 820 N
preplace netloc Pipelining_Execution_0_WriteAddress_out 1 6 6 3380 560 N 560 N 560 N 560 6080 740 N
preplace netloc Pipelining_Execution_0_WriteDataSel_out 1 6 5 N 640 4190 730 5060 840 5460 590 6100
preplace netloc Pipelining_Forwarder_0_ForwardedOperand1 1 5 3 2760 -650 N -650 NJ
preplace netloc Pipelining_Forwarder_0_ForwardedOperand2 1 5 3 2770 -630 N -630 NJ
preplace netloc Pipelining_WriteBack_0_Flags_out 1 3 10 1610 960 N 960 N 960 N 960 N 960 N 960 N 960 N 960 N 960 6960
preplace netloc Pipelining_WriteBack_0_Is_ALU_OP_out 1 3 10 1600 970 NJ 970 N 970 3430 880 4200J 880 5000 910 N 910 N 910 6550 920 6940
preplace netloc Pipelining_WriteBack_0_JMP_out 1 1 12 360 970 N 970 1290 980 N 980 N 980 N 980 N 980 N 980 N 980 N 980 N 980 6950
preplace netloc Pipelining_WriteBack_0_RF_WE_out 1 3 10 1590 990 NJ 990 N 990 3410 570 4180J 570 N 570 N 570 6120 710 6560 630 6970
preplace netloc Pipelining_WriteBack_0_WriteAddress_out 1 3 10 1610 370 NJ 370 N 370 3270 60 4100J 60 4800 40 N 40 N 40 N 40 6940
preplace netloc Pipelining_WriteBack_0_WriteData_out 1 3 10 1580 1000 NJ 1000 N 1000 3420 580 4210J 580 N 580 N 580 6110 700 6570 640 6950
preplace netloc ProgramCounter_0_Dout 1 2 7 N 1070 N 1070 N 1070 N 1070 3490 1040 4170J 1040 4980
preplace netloc RX_UART_0_data_output 1 7 1 3870 -770n
preplace netloc RX_UART_0_data_valid 1 7 1 3880 -750n
preplace netloc RX_UART_IN_1 1 0 7 NJ 280 130 290 NJ 290 NJ 290 NJ 290 2690 -100 3170
preplace netloc RegFile_0_BankID 1 4 4 1930 620 2680 -50 N -50 NJ
preplace netloc RegFile_0_Reg1_data 1 4 4 2000J 330 2720 -70 3200 -90 NJ
preplace netloc RegFile_0_Reg2_data 1 4 4 2030J 340 2730 -60 3230 -70 NJ
preplace netloc Reset_1 1 0 12 NJ 680 310 320 NJ 320 1600J 380 N 380 2750 440 3350 1950 N 1950 5060 1940 5460 2300 N 2300 6590
preplace netloc TX_UART_0_send_valid 1 7 3 4220 -860 N -860 5460
preplace netloc TX_UART_0_tx_output 1 9 4 N 120 N 120 N 120 N
preplace netloc VGA_CPU_Bridge_0_Arg1_out 1 7 2 N 2080 N
preplace netloc VGA_CPU_Bridge_0_Arg2_out 1 7 2 N 2100 N
preplace netloc VGA_CPU_Bridge_0_GPU_Command_out 1 7 2 N 2060 N
preplace netloc VGA_CPU_Bridge_0_IsGPU_OP_out 1 7 2 N 2040 N
preplace netloc VGA_Controller_0_VRAM_Addr 1 11 1 N 1160
preplace netloc VGA_Controller_0_VRAM_Clk 1 11 1 N 1180
preplace netloc VGA_Controller_0_b 1 11 2 N 1080 N
preplace netloc VGA_Controller_0_g 1 11 2 N 1060 N
preplace netloc VGA_Controller_0_h_sync 1 11 2 N 1120 N
preplace netloc VGA_Controller_0_ioe 1 11 2 N 1100 N
preplace netloc VGA_Controller_0_r 1 11 2 N 1040 N
preplace netloc VGA_Controller_0_v_sync 1 11 2 N 1140 N
preplace netloc btn00_1 1 0 10 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 N 1870 5460
preplace netloc btn01_1 1 0 10 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 N 1890 5600
preplace netloc btn02_1 1 0 10 NJ 1910 NJ 1910 NJ 1910 NJ 1910 NJ 1910 NJ 1910 NJ 1910 NJ 1910 N 1910 5460
preplace netloc btn03_1 1 0 10 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 4720 1920 N
preplace netloc clk100mhz_in_1 1 0 1 NJ 480
preplace netloc clockcontroller_0_vga_clk 1 10 1 N 1100
preplace netloc custom_BUFH_0_clkOut 1 1 2 360 330 820
preplace netloc fault_reset_1 1 0 1 NJ 500
preplace netloc mmio_0_dout 1 8 3 5090 2310 N 2310 6070
preplace netloc mmio_0_led00 1 10 3 N 1760 NJ 1760 NJ
preplace netloc mmio_0_led01 1 10 3 N 1780 NJ 1780 NJ
preplace netloc mmio_0_led02 1 10 3 N 1800 NJ 1800 NJ
preplace netloc mmio_0_led03 1 10 3 N 1820 NJ 1820 NJ
preplace netloc mmio_0_rgb0 1 10 3 N 2160 NJ 2160 NJ
preplace netloc mmio_0_rgb1 1 10 3 N 2180 NJ 2180 NJ
preplace netloc mmio_0_rgb2 1 10 3 N 2200 NJ 2200 NJ
preplace netloc mmio_0_rgb3 1 10 3 N 2220 NJ 2220 NJ
preplace netloc mmio_0_rho 1 8 3 5090 1000 NJ 1000 6080
preplace netloc mmu_0_debug_dout 1 7 1 N -30
preplace netloc mmu_0_gram_dout 1 10 1 N 560
preplace netloc mmu_0_iram_dout 1 1 7 340 300 N 300 1610 350 N 350 N 350 3250 40 4140
preplace netloc mmu_0_mmio_mem_addr 1 9 1 5550 1700n
preplace netloc mmu_0_mmio_mem_ck 1 9 1 5570 1660n
preplace netloc mmu_0_mmio_mem_din 1 9 1 5540 1720n
preplace netloc mmu_0_mmio_mem_we 1 9 1 5560 1680n
preplace netloc mmu_0_vga_dout 1 10 1 N 1120
preplace netloc mmu_0_vrama_mem_addr 1 9 1 5460 1440n
preplace netloc mmu_0_vrama_mem_ck 1 9 1 5470 1460n
preplace netloc mmu_0_vrama_mem_din 1 9 1 5480 1480n
preplace netloc mmu_0_vrama_mem_we 1 9 1 5490 1520n
preplace netloc mmu_0_vramb_mem_addr 1 9 1 5500 1560n
preplace netloc mmu_0_vramb_mem_ck 1 9 1 5510 1580n
preplace netloc mmu_0_vramb_mem_din 1 9 1 5520 1600n
preplace netloc mmu_0_vramb_mem_we 1 9 1 N 1640
preplace netloc vram_bram_douta 1 8 2 5020 1850 5580
preplace netloc vram_bram_doutb 1 8 2 5100 1840 5530
preplace netloc clockcontroller_0_loadClk 1 1 9 290 1200 850 1100 N 1100 N 1100 N 1100 N 1100 N 1100 4970 1280 5590
preplace netloc clockcontroller_0_clk100mhzOut 1 1 9 300J 670 820J 940 NJ 940 NJ 940 2600J 1260 NJ 1260 NJ 1260 NJ 1260 5600
levelinfo -pg 1 -610 -110 590 1120 1770 2270 2970 3680 4470 5280 5890 6360 6770 7240
pagesize -pg 1 -db -bbox -sgen -750 -1310 7400 2400
"
}
{
   "da_clkrst_cnt":"7"
}
