{"vcs1":{"timestamp_begin":1759292287.236073806, "rt":6.11, "ut":4.94, "st":0.69}}
{"vcselab":{"timestamp_begin":1759292293.416860937, "rt":1.50, "ut":1.09, "st":0.07}}
{"link":{"timestamp_begin":1759292294.968600443, "rt":0.71, "ut":0.35, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759292286.872543241}
{"VCS_COMP_START_TIME": 1759292286.872543241}
{"VCS_COMP_END_TIME": 1759292301.806744018}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog4 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog4"}
{"vcs1": {"peak_mem": 438668}}
{"vcselab": {"peak_mem": 268064}}
