   1              	# 1 "../include/s3cev40.asm"
   1              	/*-------------------------------------------------------------------
   0              	
   0              	
   0              	
   2              	**
   3              	**  Fichero:
   4              	**    s3cev40.asm  24/4/2013
   5              	**
   6              	**    (c) J.M. Mendias
   7              	**    Programación de Sistemas y Dispositivos
   8              	**    Facultad de Informática. Universidad Complutense de Madrid
   9              	**
  10              	**  Propósito:
  11              	**    Creación de nemotécnicos para acceso a distintos elementos
  12              	**    de la placa de prototipado Embest S3CEV40
  13              	**
  14              	**  Notas de diseño:
  15              	**    Las direcciones usadas asumen un alineamiento little-endian
  16              	**
  17              	**-----------------------------------------------------------------*/
  18              	
  19              	/* Mapa de memoria */
  20              	
  21              	.equ ROM_START_ADDRESS, 0x00000000
  22              	.equ ROM_END_ADDRESS,   0x001fffff
  23              	
  24              	.equ DEVICES_START,     0x01c00000
  25              	.equ DEVICES_END,       0x0bffffff
  26              	
  27              	.equ RAM_START_ADDRESS, 0x0c000000
  28              	.equ RAM_END_ADDRESS,   0x0c7fffff
  29              	
  30              	.equ SP_START_ADDRESS,  0x10000000
  31              	.equ SP_END_ADDRESS,    0x100001ff
  32              	
  33              	.equ CACHE_LRU_START,   0x10004000
  34              	.equ CACHE_LRU_END,     0x100047ff
  35              	
  36              	/* Direcciones de las bases de las pilas del sistema */
  37              	
  38              	.equ USRSTACK,      0xc7ff000       
  39              	.equ SVCSTACK,      0xc7ff100
  40              	.equ UNDSTACK,      0xc7ff200
  41              	.equ ABTSTACK,      0xc7ff300
  42              	.equ IRQSTACK,      0xc7ff400
  43              	.equ FIQSTACK,      0xc7ff500
  44              	
  45              	/* Tabla virtual de vectores de excepción */
  46              	
  47              	.equ pISR_RESET,    0xc7fff00
  48              	.equ pISR_UNDEF,    0xc7fff04
  49              	.equ pISR_SWI,      0xc7fff08
  50              	.equ pISR_PABORT,   0xc7fff0c
  51              	.equ pISR_DABORT,   0xc7fff10
  52              	/* Reservado */
  53              	.equ pISR_IRQ,      0xc7fff18
  54              	.equ pISR_FIQ,      0xc7fff1c
  55              	.equ pISR_ADC,      0xc7fff20
  56              	.equ pISR_RTC,      0xc7fff24
  57              	.equ pISR_UTXD1,    0xc7fff28
  58              	.equ pISR_UTXD0,    0xc7fff2c
  59              	.equ pISR_SIO,      0xc7fff30
  60              	.equ pISR_IIC,      0xc7fff34
  61              	.equ pISR_URXD1,    0xc7fff38
  62              	.equ pISR_URXD0,    0xc7fff3c
  63              	.equ pISR_TIMER5,   0xc7fff40
  64              	.equ pISR_TIMER4,   0xc7fff44
  65              	.equ pISR_TIMER3,   0xc7fff48
  66              	.equ pISR_TIMER2,   0xc7fff4c
  67              	.equ pISR_TIMER1,   0xc7fff50
  68              	.equ pISR_TIMER0,   0xc7fff54
  69              	.equ pISR_UERR01,   0xc7fff58
  70              	.equ pISR_WDT,      0xc7fff5c
  71              	.equ pISR_BDMA1,    0xc7fff60
  72              	.equ pISR_BDMA0,    0xc7fff64
  73              	.equ pISR_ZDMA1,    0xc7fff68
  74              	.equ pISR_ZDMA0,    0xc7fff6c
  75              	.equ pISR_TICK,     0xc7fff70
  76              	.equ pISR_PB,       0xc7fff74 /* EINT4567 */
  77              	.equ pISR_ETHERNET, 0xc7fff78 /* EINT3    */
  78              	.equ pISR_TS,       0xc7fff7c /* EINT2    */
  79              	.equ pISR_KEYPAD,   0xc7fff80 /* EINT1    */
  80              	.equ pISR_USB,      0xc7fff84 /* EINT0    */
  81              	
  82              	/* Bits de INTMASK, I_ISPC/F_ISPC y I_ISPR */
  83              	.equ BIT_PB,        (1<<21) /* EINT4567 */
  84              	.equ BIT_ETHERNET,  (1<<22) /* EINT3    */
  85              	.equ BIT_TS,        (1<<23) /* EINT2    */
  86              	.equ BIT_KEYPAD,    (1<<24) /* EINT1    */
  87              	.equ BIT_USB,       (1<<25) /* EINT0    */
  88              	
  89              	/* Bits de EXTINTPND */
  90              	.equ BIT_RIGHTPB,   (1<<3)
  91              	.equ BIT_LEFTPB,    (1<<2)
  92              	.equ BIT_IDE_INTRQ, (1<<1)
  93              	.equ BIT_IDE_DMACK, (1<<0)
DEFINED SYMBOLS
../include/s3cev40.asm:21     *ABS*:00000000 ROM_START_ADDRESS
../include/s3cev40.asm:22     *ABS*:001fffff ROM_END_ADDRESS
../include/s3cev40.asm:24     *ABS*:01c00000 DEVICES_START
../include/s3cev40.asm:25     *ABS*:0bffffff DEVICES_END
../include/s3cev40.asm:27     *ABS*:0c000000 RAM_START_ADDRESS
../include/s3cev40.asm:28     *ABS*:0c7fffff RAM_END_ADDRESS
../include/s3cev40.asm:30     *ABS*:10000000 SP_START_ADDRESS
../include/s3cev40.asm:31     *ABS*:100001ff SP_END_ADDRESS
../include/s3cev40.asm:33     *ABS*:10004000 CACHE_LRU_START
../include/s3cev40.asm:34     *ABS*:100047ff CACHE_LRU_END
../include/s3cev40.asm:38     *ABS*:0c7ff000 USRSTACK
../include/s3cev40.asm:39     *ABS*:0c7ff100 SVCSTACK
../include/s3cev40.asm:40     *ABS*:0c7ff200 UNDSTACK
../include/s3cev40.asm:41     *ABS*:0c7ff300 ABTSTACK
../include/s3cev40.asm:42     *ABS*:0c7ff400 IRQSTACK
../include/s3cev40.asm:43     *ABS*:0c7ff500 FIQSTACK
../include/s3cev40.asm:47     *ABS*:0c7fff00 pISR_RESET
../include/s3cev40.asm:48     *ABS*:0c7fff04 pISR_UNDEF
../include/s3cev40.asm:49     *ABS*:0c7fff08 pISR_SWI
../include/s3cev40.asm:50     *ABS*:0c7fff0c pISR_PABORT
../include/s3cev40.asm:51     *ABS*:0c7fff10 pISR_DABORT
../include/s3cev40.asm:53     *ABS*:0c7fff18 pISR_IRQ
../include/s3cev40.asm:54     *ABS*:0c7fff1c pISR_FIQ
../include/s3cev40.asm:55     *ABS*:0c7fff20 pISR_ADC
../include/s3cev40.asm:56     *ABS*:0c7fff24 pISR_RTC
../include/s3cev40.asm:57     *ABS*:0c7fff28 pISR_UTXD1
../include/s3cev40.asm:58     *ABS*:0c7fff2c pISR_UTXD0
../include/s3cev40.asm:59     *ABS*:0c7fff30 pISR_SIO
../include/s3cev40.asm:60     *ABS*:0c7fff34 pISR_IIC
../include/s3cev40.asm:61     *ABS*:0c7fff38 pISR_URXD1
../include/s3cev40.asm:62     *ABS*:0c7fff3c pISR_URXD0
../include/s3cev40.asm:63     *ABS*:0c7fff40 pISR_TIMER5
../include/s3cev40.asm:64     *ABS*:0c7fff44 pISR_TIMER4
../include/s3cev40.asm:65     *ABS*:0c7fff48 pISR_TIMER3
../include/s3cev40.asm:66     *ABS*:0c7fff4c pISR_TIMER2
../include/s3cev40.asm:67     *ABS*:0c7fff50 pISR_TIMER1
../include/s3cev40.asm:68     *ABS*:0c7fff54 pISR_TIMER0
../include/s3cev40.asm:69     *ABS*:0c7fff58 pISR_UERR01
../include/s3cev40.asm:70     *ABS*:0c7fff5c pISR_WDT
../include/s3cev40.asm:71     *ABS*:0c7fff60 pISR_BDMA1
../include/s3cev40.asm:72     *ABS*:0c7fff64 pISR_BDMA0
../include/s3cev40.asm:73     *ABS*:0c7fff68 pISR_ZDMA1
../include/s3cev40.asm:74     *ABS*:0c7fff6c pISR_ZDMA0
../include/s3cev40.asm:75     *ABS*:0c7fff70 pISR_TICK
../include/s3cev40.asm:76     *ABS*:0c7fff74 pISR_PB
../include/s3cev40.asm:77     *ABS*:0c7fff78 pISR_ETHERNET
../include/s3cev40.asm:78     *ABS*:0c7fff7c pISR_TS
../include/s3cev40.asm:79     *ABS*:0c7fff80 pISR_KEYPAD
../include/s3cev40.asm:80     *ABS*:0c7fff84 pISR_USB
../include/s3cev40.asm:83     *ABS*:00200000 BIT_PB
../include/s3cev40.asm:84     *ABS*:00400000 BIT_ETHERNET
../include/s3cev40.asm:85     *ABS*:00800000 BIT_TS
../include/s3cev40.asm:86     *ABS*:01000000 BIT_KEYPAD
../include/s3cev40.asm:87     *ABS*:02000000 BIT_USB
../include/s3cev40.asm:90     *ABS*:00000008 BIT_RIGHTPB
../include/s3cev40.asm:91     *ABS*:00000004 BIT_LEFTPB
../include/s3cev40.asm:92     *ABS*:00000002 BIT_IDE_INTRQ
../include/s3cev40.asm:93     *ABS*:00000001 BIT_IDE_DMACK

NO UNDEFINED SYMBOLS
