#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Sep  5 12:32:46 2022
# Process ID: 201659
# Current directory: /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/xeda_run/Xoodyak_DOM_first_order_ae2385bae580c3f8/vivado_sim_64c639e8163de0f5
# Command line: vivado -nojournal -mode batch -notrace -source vivado_sim.tcl
# Log file: /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/xeda_run/Xoodyak_DOM_first_order_ae2385bae580c3f8/vivado_sim_64c639e8163de0f5/vivado.log
# Journal file: 
# Running On: luke-ubuntu, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 12, Host memory: 33554 MB
#-----------------------------------------------------------
source vivado_sim.tcl -notrace

===========================( Analyzing HDL Sources )===========================
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC_config.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/NIST_LWAPI_pkg.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/design_pkg.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_globals.vhd VHDL Standard: 08
Analyzing Verilog file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_n_rounds_SCA.v
Analyzing Verilog file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_register_SCA.v
Analyzing Verilog file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_round_SCA.v
Analyzing Verilog file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_SCA.v
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/CryptoCore_SCA.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/data_piso.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/data_sipo.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/FIFO.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/key_piso.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/PreProcessor.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/PostProcessor.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/LWC_SCA.vhd VHDL Standard: 08
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_tb/LWC_TB_SCA.vhd VHDL Standard: 08

===========================( Elaborating design )===========================

===========================( *ENABLE ECHO* )===========================
Error: Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab -s snapshot -L work -relax -mt 12 -log xeda_xelab.log -generic_top G_FNAME_PDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/pdi.txt -generic_top G_FNAME_SDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/sdi.txt -generic_top G_FNAME_RDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/rdi.txt -generic_top G_FNAME_DO=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/do.txt -generic_top G_TEST_MODE=0 -generic_top G_RANDOM_STALL=True -generic_top G_TIMEOUT_CYCLES=1000 -generic_top G_MAX_FAILURES=0 LWC_TB 
Using 12 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-4544] /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/CryptoCore_SCA.vhd Line 194. VHDL integer data type can only be connected to Verilog int or integer ports. Connecting actual VHDL integer "word_index_in_s" to Verilog non-integer port "word_index_in" is not supported. 
child process exited abnormally
INFO: [Common 17-206] Exiting Vivado at Mon Sep  5 12:33:03 2022...
