{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632133387807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632133387808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 20 15:53:07 2021 " "Processing started: Mon Sep 20 15:53:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632133387808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1632133387808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1632133387808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1632133388275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1632133388275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prob1.v 1 1 " "Found 1 design units, including 1 entities, in source file prob1.v" { { "Info" "ISGN_ENTITY_NAME" "1 prob1 " "Found entity 1: prob1" {  } { { "prob1.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632133395833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632133395833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prob2.v 1 1 " "Found 1 design units, including 1 entities, in source file prob2.v" { { "Info" "ISGN_ENTITY_NAME" "1 prob2 " "Found entity 1: prob2" {  } { { "prob2.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632133395835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632133395835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prob2 " "Elaborating entity \"prob2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1632133395860 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "prob2.v(11) " "Verilog HDL Case Statement warning at prob2.v(11): incomplete case statement has no default case item" {  } { { "prob2.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob2.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1632133395861 "|prob2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2 prob2.v(11) " "Verilog HDL Always Construct warning at prob2.v(11): inferring latch(es) for variable \"y2\", which holds its previous value in one or more paths through the always construct" {  } { { "prob2.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1632133395861 "|prob2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y3 prob2.v(11) " "Verilog HDL Always Construct warning at prob2.v(11): inferring latch(es) for variable \"y3\", which holds its previous value in one or more paths through the always construct" {  } { { "prob2.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1632133395861 "|prob2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1 prob2.v(11) " "Verilog HDL Always Construct warning at prob2.v(11): inferring latch(es) for variable \"y1\", which holds its previous value in one or more paths through the always construct" {  } { { "prob2.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1632133395861 "|prob2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1 prob2.v(11) " "Inferred latch for \"y1\" at prob2.v(11)" {  } { { "prob2.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632133395862 "|prob2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3 prob2.v(11) " "Inferred latch for \"y3\" at prob2.v(11)" {  } { { "prob2.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632133395862 "|prob2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2 prob2.v(11) " "Inferred latch for \"y2\" at prob2.v(11)" {  } { { "prob2.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab1/prob2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632133395862 "|prob2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632133395969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 20 15:53:15 2021 " "Processing ended: Mon Sep 20 15:53:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632133395969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632133395969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632133395969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1632133395969 ""}
