# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../Arch_Project.srcs/sources_1/new/src/fpu_top.v" \
"../../../../Arch_Project.srcs/sources_1/new/src/fpu_addsub.v" \
"../../../../Arch_Project.srcs/sources_1/new/src/input_loader_dual.v" \
"../../../../Arch_Project.srcs/sources_1/new/src/sevenseg_driver.v" \
"../../../../Arch_Project.srcs/sources_1/new/src/fp_alu_top.v" \
"../../../../Arch_Project.srcs/sources_1/new/division/fpu_div_fp32_vivado.v" \
"../../../../Arch_Project.srcs/sources_1/new/multiplicacion/fpu_mul_fp32_vivado.v" \
"../../../../Arch_Project.srcs/sources_1/new/src/fpu_muldiv.v" \
"../../../../Arch_Project.srcs/sources_1/new/tb/tb_fpu_top.v" \
"../../../../Arch_Project.srcs/sources_1/new/tb/tb_input_loader_dual.v" \
"../../../../Arch_Project.srcs/sources_1/new/tb/tb_addsub.v" \
"../../../../Arch_Project.srcs/sources_1/new/multiplicacion/tb_mul_min.v" \
"../../../../Arch_Project.srcs/sources_1/new/division/tb_div_min.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
