Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_2_SPI_tb_behav xil_defaultlib.AXI_2_SPI_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3354] formal port 'drr_not_empty' of mode in cannot be associated with actual port 'drr_not_empty' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:201]
ERROR: [VRFC 10-3354] formal port 'tx_fifo_half' of mode in cannot be associated with actual port 'tx_fifo_half' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:203]
ERROR: [VRFC 10-3354] formal port 'drr_overrun' of mode in cannot be associated with actual port 'drr_overrun' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:204]
ERROR: [VRFC 10-3354] formal port 'drr_full' of mode in cannot be associated with actual port 'drr_full' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:205]
ERROR: [VRFC 10-3354] formal port 'dtr_underrun' of mode in cannot be associated with actual port 'dtr_underrun' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:206]
ERROR: [VRFC 10-3354] formal port 'dtr_empty' of mode in cannot be associated with actual port 'dtr_empty' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:207]
ERROR: [VRFC 10-3354] formal port 'slave_mode_fault_error' of mode in cannot be associated with actual port 'slave_mode_fault_error' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:208]
ERROR: [VRFC 10-718] formal port <Drr_not_empty_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:210]
ERROR: [VRFC 10-718] formal port <Ss_mode_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:211]
ERROR: [VRFC 10-718] formal port <Tx_fifo_half_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:212]
ERROR: [VRFC 10-718] formal port <Drr_overrun_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:213]
ERROR: [VRFC 10-718] formal port <Drr_full_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:214]
ERROR: [VRFC 10-718] formal port <Dtr_underrun_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:215]
ERROR: [VRFC 10-718] formal port <Dtr_empty_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:216]
ERROR: [VRFC 10-718] formal port <Slave_mode_fault_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:217]
ERROR: [VRFC 10-718] formal port <Mode_fault_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:218]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit axi_2_spi_tb in library work failed.
