// Seed: 3763948375
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output tri1 id_2;
  output wire id_1;
  assign id_2 = -1'b0 == -1;
  tri1 id_7;
  assign id_7 = 1;
  wire id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input logic [7:0] id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_12,
      id_14,
      id_9,
      id_2
  );
  input wire id_8;
  inout uwire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_15[(1)] == id_8 - (-1'h0);
  localparam id_16 = 1;
  always force id_6 = 1 > (1 == 1);
  logic [1 : -1 'b0] id_17;
  ;
endmodule
