%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$/tmp/cgtFXKL6I.obj
end_init CODE 0 C0 C0 4 1
reset_vec CODE 0 0 0 6 1
config CONFIG 0 FFF8 FFF8 8 1
$dist/UseXC8/debug/PIC_Master.X.debug.obj
intcodelo CODE 0 18 18 A8 1
intcode CODE 0 8 8 10 1
text58 CODE 0 1B4E 1B4E 32 1
text57 CODE 0 1DD6 1DD6 6 1
text56 CODE 0 1D58 1D58 10 1
text55 CODE 0 1A32 1A32 3E 1
text54 CODE 0 189A 189A 60 1
text53 CODE 0 19A2 19A2 50 1
text52 CODE 0 DAE DAE 11E 1
text51 CODE 0 1B18 1B18 36 1
text50 CODE 0 10BC 10BC EC 1
text49 CODE 0 1BDC 1BDC 2E 1
text48 CODE 0 1DCE 1DCE 8 1
text47 CODE 0 135C 135C CA 1
text46 CODE 0 ECC ECC 104 1
text45 CODE 0 C4 C4 72A 1
text44 CODE 0 1D46 1D46 12 1
text43 CODE 0 16FE 16FE 6E 1
intcode_body CODE 0 1680 1680 7E 1
text41 CODE 0 1D34 1D34 12 1
text40 CODE 0 19F2 19F2 40 1
text39 CODE 0 1426 1426 AA 1
text38 CODE 0 1CAC 1CAC 24 1
text37 CODE 0 1D22 1D22 12 1
text36 CODE 0 1C0A 1C0A 2C 1
text35 CODE 0 1DC6 1DC6 8 1
text34 CODE 0 1DBE 1DBE 8 1
text33 CODE 0 1DB6 1DB6 8 1
text32 CODE 0 AE6 AE6 1AA 1
text31 CODE 0 128A 128A D2 1
text30 CODE 0 1C5E 1C5E 28 1
text29 CODE 0 11A8 11A8 E2 1
text28 CODE 0 14D0 14D0 A4 1
text26 CODE 0 1C86 1C86 26 1
text25 CODE 0 1A70 1A70 3C 1
text24 CODE 0 1952 1952 50 1
text23 CODE 0 C90 C90 11E 1
text22 CODE 0 1AE2 1AE2 36 1
text21 CODE 0 1AAC 1AAC 36 1
text20 CODE 0 1DAE 1DAE 8 1
text19 CODE 0 1DA6 1DA6 8 1
text18 CODE 0 1D9E 1D9E 8 1
text17 CODE 0 1D96 1D96 8 1
text16 CODE 0 1D84 1D84 A 1
text15 CODE 0 1D8E 1D8E 8 1
text14 CODE 0 1C36 1C36 28 1
text13 CODE 0 176C 176C 6A 1
text12 CODE 0 17D6 17D6 64 1
text11 CODE 0 18FA 18FA 58 1
text10 CODE 0 1D10 1D10 12 1
text9 CODE 0 1D76 1D76 E 1
text8 CODE 0 FD0 FD0 EC 1
text7 CODE 0 1BAE 1BAE 2E 1
text6 CODE 0 183A 183A 60 1
text5 CODE 0 1DDC 1DDC 4 1
text4 CODE 0 1B80 1B80 2E 1
text3 CODE 0 1CF0 1CF0 20 1
text2 CODE 0 1574 1574 88 1
text1 CODE 0 1CD0 1CD0 20 1
text0 CODE 0 7EE 7EE 2F8 1
cstackCOMRAM COMRAM 1 1 1 47 1
cstackBANK0 BANK0 1 60 60 38 1
cstackBANK1 BANK1 1 18A 18A 34 1
cstackBANK2 BANK2 1 28A 28A 5D 1
bssBANK4 BANK4 1 400 400 8A 1
bssBANK3 BANK3 1 300 300 8A 1
bssBANK2 BANK2 1 200 200 8A 1
bssBANK1 BANK1 1 100 100 8A 1
dataBANK0 BANK0 1 BD BD E 1
bssBANK0 BANK0 1 98 98 25 1
dataCOMRAM COMRAM 1 51 51 1 1
bssCOMRAM COMRAM 1 48 48 9 1
cinit CODE 0 15FC 15FC 84 1
nvBANK0 BANK0 1 CB CB 2 1
idataBANK0 CODE 0 1D68 1D68 E 1
idataCOMRAM CODE 0 1DE0 1DE0 1 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
BANK0 000CD-000FF 1
BANK1 001BE-001FF 1
BANK10 00A00-00AFF 1
BANK11 00B00-00BFF 1
BANK12 00C00-00CFF 1
BANK13 00D00-00DFF 1
BANK14 00E00-00EBF 1
BANK2 002E7-002FF 1
BANK3 0038A-003FF 1
BANK4 0048A-004FF 1
BANK5 00500-005FF 1
BANK6 00600-006FF 1
BANK7 00700-007FF 1
BANK8 00800-008FF 1
BANK9 00900-009FF 1
BIGRAM 00052-0005F 1
BIGRAM 000CD-000FF 1
BIGRAM 001BE-001FF 1
BIGRAM 002E7-002FF 1
BIGRAM 0038A-003FF 1
BIGRAM 0048A-00EBF 1
CODE 00006-00007 1
CODE 01DE1-0FFF7 1
COMRAM 00052-0005F 1
CONST 00006-00007 1
CONST 01DE1-0FFF7 1
MEDIUMCONST 01DE1-0FFF7 1
RAM 000CD-000FF 1
RAM 001BE-001FF 1
RAM 002E7-002FF 1
RAM 0038A-003FF 1
RAM 0048A-00EBF 1
SFR 00EC0-00FFC 1
SMALLCONST 01DE1-0FFF7 1
STACK 0048A-009FF 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <file name>:<line number> <address> <psect name> <class name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/UseXC8/debug/PIC_Master.X.debug.obj
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":86 8 intcode CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1read.c":23 8 intcode CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":131 18 intcodelo CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":31 18 intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":134 5C intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":135 60 intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":139 62 intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":143 66 intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":144 6A intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":148 6C intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":153 70 intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":158 76 intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":165 7A intcodelo CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":103 C4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":108 C4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":109 CA text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":110 D0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":111 D6 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":112 DC text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":114 E2 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":117 E8 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":118 EC text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":122 EE text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":123 104 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":124 10A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":125 11E text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":128 134 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":129 138 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":130 13C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":133 142 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":135 14A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":138 14A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":139 14E text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":141 156 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":142 16E text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":143 174 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":148 17C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":152 17C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":155 180 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":156 194 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":157 19C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":158 1A0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":159 1A6 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":160 1A8 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":161 1BC text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":163 1D2 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":165 1D4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":166 1DC text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":167 1F0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":168 1F4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":169 1F8 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":171 20E text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":172 224 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":174 22A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":175 230 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":176 246 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":179 248 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":180 25C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":181 272 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":189 288 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":191 28C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":192 2AE text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":193 2B2 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":194 2EC text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":195 300 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":196 306 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":198 308 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":202 30C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":205 30C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":208 310 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":209 324 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":210 32C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":211 330 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":212 364 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":215 37A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":216 38E text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":217 3A4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":220 3BC text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":222 3C2 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":224 3C4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":227 3CC text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":228 3E0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":229 3E4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":230 418 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":232 420 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":234 420 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":237 424 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":246 43A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":247 458 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":248 480 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":249 4A8 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":250 4D0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":251 4F8 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":256 520 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":257 536 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":258 54C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":259 552 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":261 558 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":262 55E text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":263 574 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":264 58A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":266 59E text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":270 5A0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":271 5A0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":134 5B6 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":278 5E2 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":281 5E2 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":283 5F0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":284 5F2 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":291 5F4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":292 612 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":293 628 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":294 63C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":297 652 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":298 65A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":299 69E text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":300 6D0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":301 6D8 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":302 6F0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":303 708 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":304 720 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":305 738 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":306 754 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":308 76A text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":310 772 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":312 78C text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":313 7A4 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":314 7AA text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":317 7B0 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":320 7B8 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":331 7E6 text45 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":188 7EE text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":214 7EE text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":222 7F2 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":237 7F4 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":240 808 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":243 81C text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":247 820 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":248 824 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":261 828 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":268 82E text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":277 83A text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":279 83C text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":282 83E text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":291 840 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":306 846 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":331 848 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":332 84C text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":333 850 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":334 854 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":335 858 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":344 85C text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":357 860 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":359 864 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":360 86A text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":384 870 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":386 878 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":384 892 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":395 89E text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":396 8C8 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":407 8D0 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":408 912 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":411 914 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":415 914 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":416 918 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":420 91A text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":422 936 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":404 938 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":434 954 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":435 97E text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":445 984 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":447 9A2 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":445 9BA text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":453 9C2 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":454 A04 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":460 A06 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":461 A0C text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":462 A10 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":463 A24 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":467 A26 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":468 A2C text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":469 A30 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":470 A34 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":471 A48 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":475 A4A text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":476 A50 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":477 A54 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":478 A68 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":482 A6A text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":483 A70 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":484 A74 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":485 A88 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":490 A8A text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":491 A90 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":492 A94 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":493 AA8 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":499 AAA text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":501 AAE text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/main.c":449 AB0 text0 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":54 AE6 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":65 AE6 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":67 AEA text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":72 B02 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":74 B06 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":76 B0E text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":78 B12 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":79 B16 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":80 B1A text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":83 B2C text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":88 B32 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":91 B38 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":93 B3E text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":96 B48 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":99 B4C text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":100 B50 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":101 B62 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":102 B66 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":105 B6A text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":108 B6C text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":111 B72 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":113 B76 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":117 B80 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":118 B84 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":119 B88 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":120 B9A text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":121 B9E text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":122 BA2 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":128 BA6 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":130 BAA text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":132 BC2 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":133 BEE text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":130 BFE text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":136 C04 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":139 C0E text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":140 C12 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":141 C24 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":142 C28 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":147 C2C text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":151 C30 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":153 C34 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":155 C5C text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":156 C60 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":157 C74 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":160 C74 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":173 C88 text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":174 C8A text32 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":63 C90 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":72 C90 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":73 CA8 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":74 CC2 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":76 CD0 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":77 CEC text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":80 CF0 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":81 D14 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":87 D48 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":89 D7A text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":91 D98 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":92 DA4 text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":94 DAA text23 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":63 DAE text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":72 DAE text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":73 DC6 text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":74 DE0 text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":76 DEE text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":77 E0A text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":80 E0E text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":81 E32 text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":87 E66 text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":89 E98 text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":91 EB6 text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":92 EC2 text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":94 EC8 text52 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":54 ECC text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":56 ED0 text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":57 EE8 text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":56 F50 text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":59 F88 text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":60 FA0 text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":63 FB6 text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":66 FCC text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":68 FCE text46 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":24 FD0 text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":28 FD0 text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":38 FDA text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":39 FF2 text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":41 100C text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":42 101A text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":46 101E text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":47 1036 text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":55 104E text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":56 107A text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":59 10AC text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":60 10B8 text8 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":24 10BC text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":28 10BC text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":38 10C6 text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":39 10DE text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":41 10F8 text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":42 1106 text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":46 110A text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":47 1122 text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":55 113A text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":56 1166 text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":59 1198 text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":60 11A4 text50 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":322 11A8 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":326 11A8 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":327 11B4 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":328 11C6 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":330 11D6 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":332 11DA text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":334 11E0 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":336 120E text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":337 122C text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":340 122E text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":342 125C text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":332 1270 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":344 1278 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":345 1288 text29 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":63 128A text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":72 128A text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":73 129A text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":74 12AA text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":76 12B8 text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":77 12CC text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":80 12D0 text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":81 12E6 text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":87 130E text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":89 1330 text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":91 1348 text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":92 1354 text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":94 1358 text31 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":72 135C text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":73 1360 text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":74 1376 text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":76 138C text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":77 1394 text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":80 1398 text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":81 13AE text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":82 13C2 text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":83 13D8 text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":84 13DA text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":85 13DE text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":87 13F4 text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":88 13F6 text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":93 140E text47 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":24 1426 text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":28 1426 text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":38 142C text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":39 143C text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":41 144C text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":42 145A text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":46 145E text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":47 146E text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":55 147E text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":56 149E text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":59 14C0 text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":60 14CC text39 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":199 14D0 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":208 14D0 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":210 14D4 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":212 14DA text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":214 14F2 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":217 14FA text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":218 14FC text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":219 14FE text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":221 1508 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":222 1520 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":223 1524 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":225 1528 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":226 1540 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":227 1542 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":229 1548 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":249 154E text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":250 1566 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":251 1568 text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":253 156E text28 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":15 1574 text2 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":18 1574 text2 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":20 1578 text2 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":23 1586 text2 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":24 15B8 text2 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":30 15D4 text2 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":31 15E6 text2 CODE
"/tmp/cgtbOogm9":6068 15FC cinit CODE
"/tmp/cgtbOogm9":6070 15FC cinit CODE
"/tmp/cgtbOogm9":6073 15FC cinit CODE
"/tmp/cgtbOogm9":6141 15FC cinit CODE
"/tmp/cgtbOogm9":6142 1600 cinit CODE
"/tmp/cgtbOogm9":6143 1602 cinit CODE
"/tmp/cgtbOogm9":6144 1602 cinit CODE
"/tmp/cgtbOogm9":6145 1604 cinit CODE
"/tmp/cgtbOogm9":6146 1606 cinit CODE
"/tmp/cgtbOogm9":6149 1608 cinit CODE
"/tmp/cgtbOogm9":6150 160C cinit CODE
"/tmp/cgtbOogm9":6151 160E cinit CODE
"/tmp/cgtbOogm9":6152 160E cinit CODE
"/tmp/cgtbOogm9":6153 1610 cinit CODE
"/tmp/cgtbOogm9":6154 1612 cinit CODE
"/tmp/cgtbOogm9":6157 1614 cinit CODE
"/tmp/cgtbOogm9":6158 1618 cinit CODE
"/tmp/cgtbOogm9":6159 161A cinit CODE
"/tmp/cgtbOogm9":6160 161A cinit CODE
"/tmp/cgtbOogm9":6161 161C cinit CODE
"/tmp/cgtbOogm9":6162 161E cinit CODE
"/tmp/cgtbOogm9":6165 1620 cinit CODE
"/tmp/cgtbOogm9":6166 1624 cinit CODE
"/tmp/cgtbOogm9":6167 1626 cinit CODE
"/tmp/cgtbOogm9":6168 1626 cinit CODE
"/tmp/cgtbOogm9":6169 1628 cinit CODE
"/tmp/cgtbOogm9":6170 162A cinit CODE
"/tmp/cgtbOogm9":6173 162C cinit CODE
"/tmp/cgtbOogm9":6174 1630 cinit CODE
"/tmp/cgtbOogm9":6175 1632 cinit CODE
"/tmp/cgtbOogm9":6176 1632 cinit CODE
"/tmp/cgtbOogm9":6177 1634 cinit CODE
"/tmp/cgtbOogm9":6178 1636 cinit CODE
"/tmp/cgtbOogm9":6181 1638 cinit CODE
"/tmp/cgtbOogm9":6182 163C cinit CODE
"/tmp/cgtbOogm9":6183 163E cinit CODE
"/tmp/cgtbOogm9":6184 163E cinit CODE
"/tmp/cgtbOogm9":6185 1640 cinit CODE
"/tmp/cgtbOogm9":6186 1642 cinit CODE
"/tmp/cgtbOogm9":6191 1644 cinit CODE
"/tmp/cgtbOogm9":6192 1646 cinit CODE
"/tmp/cgtbOogm9":6193 1648 cinit CODE
"/tmp/cgtbOogm9":6194 164A cinit CODE
"/tmp/cgtbOogm9":6195 164C cinit CODE
"/tmp/cgtbOogm9":6196 164E cinit CODE
"/tmp/cgtbOogm9":6197 1650 cinit CODE
"/tmp/cgtbOogm9":6198 1654 cinit CODE
"/tmp/cgtbOogm9":6199 1658 cinit CODE
"/tmp/cgtbOogm9":6200 1658 cinit CODE
"/tmp/cgtbOogm9":6201 165A cinit CODE
"/tmp/cgtbOogm9":6202 165E cinit CODE
"/tmp/cgtbOogm9":6203 1660 cinit CODE
"/tmp/cgtbOogm9":6204 1662 cinit CODE
"/tmp/cgtbOogm9":6208 1664 cinit CODE
"/tmp/cgtbOogm9":6209 1666 cinit CODE
"/tmp/cgtbOogm9":6210 1668 cinit CODE
"/tmp/cgtbOogm9":6211 166A cinit CODE
"/tmp/cgtbOogm9":6212 166C cinit CODE
"/tmp/cgtbOogm9":6213 166E cinit CODE
"/tmp/cgtbOogm9":6214 1670 cinit CODE
"/tmp/cgtbOogm9":6215 1672 cinit CODE
"/tmp/cgtbOogm9":6221 1676 cinit CODE
"/tmp/cgtbOogm9":6223 1676 cinit CODE
"/tmp/cgtbOogm9":6224 1678 cinit CODE
"/tmp/cgtbOogm9":6225 167A cinit CODE
"/tmp/cgtbOogm9":6226 167C cinit CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":86 1680 intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":91 16AC intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":93 16B0 intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":98 16B2 intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":102 16B6 intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":103 16BA intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":108 16BC intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":118 16C0 intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":119 16C4 intcode_body CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":16 16FE text43 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":25 16FE text43 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":27 170E text43 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":28 1742 text43 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":29 174E text43 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":341 176C text13 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":342 176C text13 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":343 177C text13 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":344 1792 text13 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":345 17A8 text13 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":346 17BE text13 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":347 17D4 text13 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":14 17D6 text12 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":17 17D6 text12 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":18 17EC text12 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":19 1802 text12 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":20 1812 text12 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":19 182C text12 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":8 183A text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":13 183A text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":14 1844 text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":15 184A text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":16 184C text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":17 1854 text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":15 1858 text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":20 185E text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":21 1872 text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":22 1882 text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":23 188A text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":24 1890 text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":25 1890 text6 CODE
"/Applications/microchip/xc8/v1.33/sources/common/lwmod.c":26 1898 text6 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":226 189A text54 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":228 189A text54 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":233 18A2 text54 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":238 18B2 text54 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":245 18C2 text54 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":248 18DC text54 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":251 18F4 text54 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":252 18F8 text54 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":194 18FA text11 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":195 18FA text11 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":196 1900 text11 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":197 1914 text11 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":198 1928 text11 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":199 193C text11 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":200 1950 text11 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":11 1952 text24 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":24 1952 text24 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":25 195E text24 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 196A text24 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":27 196C text24 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 198C text24 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":32 199E text24 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 19A0 text24 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":11 19A2 text53 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":24 19A2 text53 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":25 19AE text53 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 19BA text53 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":27 19BC text53 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 19DC text53 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":32 19EE text53 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 19F0 text53 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":11 19F2 text40 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":24 19F2 text40 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":25 19FA text40 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 1A02 text40 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":27 1A04 text40 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 1A20 text40 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":32 1A2E text40 CODE
"/Applications/microchip/xc8/v1.33/sources/common/memcpy.c":26 1A30 text40 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":33 1A32 text55 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":34 1A32 text55 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":35 1A36 text55 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":36 1A44 text55 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":37 1A54 text55 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":39 1A62 text55 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":43 1A70 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":45 1A74 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":47 1A7C text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":49 1A8E text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":50 1A92 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":52 1A96 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":54 1A98 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":55 1A9E text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":56 1AA2 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":57 1AA2 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":88 1AA4 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":89 1AA6 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":91 1AA8 text25 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1open.c":93 1AAA text25 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":112 1AAC text21 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":118 1AB0 text21 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":135 1AE2 text22 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":141 1AE6 text22 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":183 1B18 text51 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":189 1B1C text51 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":220 1B4E text58 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":221 1B4E text58 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":150 1B80 text4 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":156 1B84 text4 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":174 1BAE text7 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":180 1BB2 text7 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":126 1BDC text49 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":132 1BE0 text49 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":38 1C0A text36 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":49 1C0A text36 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":50 1C16 text36 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":53 1C28 text36 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/user_interrupts.c":55 1C34 text36 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":352 1C36 text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":361 1C3A text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":362 1C3C text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":370 1C3E text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":372 1C42 text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":373 1C46 text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":374 1C4A text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":375 1C4E text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":376 1C52 text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":391 1C54 text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":392 1C56 text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":401 1C58 text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":402 1C5A text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_i2c.c":404 1C5C text14 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":159 1C5E text30 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":165 1C60 text30 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":18 1C86 text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":20 1C8A text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":21 1C92 text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":22 1C96 text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":23 1C9A text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":25 1C9C text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":26 1CA2 text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":27 1CA6 text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":28 1CA6 text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":30 1CA8 text26 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0open.c":31 1CAA text26 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":103 1CAC text38 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":109 1CAE text38 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":22 1CD0 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":24 1CD0 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":25 1CD2 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":27 1CD4 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":28 1CD6 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":31 1CD8 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":32 1CDC text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":34 1CE0 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":35 1CE2 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":38 1CE4 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":40 1CE6 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":41 1CE8 text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":43 1CEA text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":44 1CEC text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":47 1CEE text1 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":185 1CF0 text3 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":187 1CF0 text3 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":194 1D0C text3 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/my_uart.c":196 1D0E text3 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":7 1D10 text10 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":8 1D10 text10 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer1_thread.c":9 1D20 text10 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1write.c":14 1D22 text37 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1write.c":18 1D22 text37 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1write.c":20 1D2A text37 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1write.c":21 1D2E text37 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1write.c":22 1D32 text37 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1read.c":15 1D34 text41 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1read.c":19 1D34 text41 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1read.c":20 1D38 text41 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1read.c":22 1D3C text41 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t1read.c":23 1D44 text41 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0write.c":16 1D46 text44 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0write.c":20 1D46 text44 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0write.c":22 1D4E text44 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0write.c":23 1D52 text44 CODE
"/Applications/microchip/xc8/v1.33/sources/pic18/plib/Timers/t0write.c":24 1D56 text44 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":25 1D58 text56 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":26 1D58 text56 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer0_thread.c":9 1D76 text9 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer0_thread.c":12 1D76 text9 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/timer0_thread.c":16 1D82 text9 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":3 1D84 text16 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":5 1D84 text16 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":6 1D88 text16 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":7 1D8A text16 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":9 1D8C text16 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":14 1D8E text15 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":17 1D8E text15 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":18 1D90 text15 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":20 1D92 text15 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/interrupts.c":23 1D94 text15 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":32 1D96 text17 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":34 1D96 text17 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":35 1D98 text17 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":36 1D9A text17 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":37 1D9C text17 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":25 1D9E text18 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":27 1D9E text18 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":28 1DA0 text18 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":29 1DA2 text18 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":30 1DA4 text18 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":18 1DA6 text19 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":20 1DA6 text19 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":21 1DA8 text19 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":22 1DAA text19 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":23 1DAC text19 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":11 1DAE text20 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":13 1DAE text20 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":14 1DB0 text20 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":15 1DB2 text20 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":16 1DB4 text20 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":25 1DB6 text33 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":27 1DB6 text33 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":28 1DB8 text33 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":29 1DBA text33 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":30 1DBC text33 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":18 1DBE text34 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":20 1DBE text34 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":21 1DC0 text34 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":22 1DC2 text34 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":23 1DC4 text34 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":11 1DC6 text35 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":13 1DC6 text35 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":14 1DC8 text35 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":15 1DCA text35 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":16 1DCC text35 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":39 1DCE text48 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":41 1DCE text48 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":42 1DD0 text48 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":43 1DD2 text48 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":44 1DD4 text48 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":202 1DD6 text57 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":204 1DD6 text57 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":213 1DD8 text57 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/messages.c":216 1DDA text57 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":46 1DDC text5 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":48 1DDC text5 CODE
"/Users/bwr/Hacking/blab/pic_comm/src/src/debug.c":49 1DDE text5 CODE
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
ReadTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainLow_sendmsg@length 1A3 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_ToMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_XINST$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
i1recv_msg@maxlength D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2recv_msg@maxlength 6C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi1_send_msg 14D0 0 CODE 0 text39 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1send_msg@tlength 12 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2send_msg@tlength 71 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_blip1 1DAE 0 CODE 0 text19 dist/UseXC8/debug/PIC_Master.X.debug.obj
_ToMainHigh_MQ 200 0 BANK2 1 bssBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
start_i2c_slave_reply@length 64 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1recv_msg@tlength 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2recv_msg@tlength 74 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__S0 10000 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__S1 48A 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__S2 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi2_send_msg 11A8 0 CODE 0 text50 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_DSWDTPS$G2 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_start_i2c_slave_reply FD0 0 CODE 0 text46 dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSP1STATbits FC7 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hintentry 0 0 ABS 0 intentry dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lintentry 0 0 ABS 0 intentry dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainLow_recvmsg@maxlength 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1memcpy@d 7 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2memcpy@d 66 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_init_i2c 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
main@uart_response 2AC 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_ToMainHigh_sendmsg 1C0A 0 CODE 0 text49 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_timer1_lthread 15FC 0 CODE 0 text2 dist/UseXC8/debug/PIC_Master.X.debug.obj
_init_timer1_lthread 1D10 0 CODE 0 text10 dist/UseXC8/debug/PIC_Master.X.debug.obj
_uart_receive_interrupt_handler AE6 0 CODE 0 text32 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_blip1 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
timer1_int_handler@result 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
_LATB F8A 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@message_count 33 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_ToMainHigh_recvmsg 1B18 0 CODE 0 text22 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_FromMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_ToMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_main 7EE 0 CODE 0 text0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_blip4 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_blip 1DAE 0 CODE 0 text20 dist/UseXC8/debug/PIC_Master.X.debug.obj
___sp 0 0 STACK 2 stack /tmp/cgtFXKL6I.obj
_timer0_int_handler 16FE 0 CODE 0 text43 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@overrun_error 83 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
init_i2c@ic 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@data_written 82 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_timer1_int_handler 1C0A 0 CODE 0 text36 dist/UseXC8/debug/PIC_Master.X.debug.obj
start C0 0 CODE 0 init /tmp/cgtFXKL6I.obj
__size_of_uart_transmit_interrupt_handler 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_MQ_Main_Willing_to_block AA 0 BANK0 1 bssBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_start_i2c_slave_reply ECC 0 CODE 0 text46 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1memcpy@d1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2memcpy@d1 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_FromMainHigh_MQ 400 0 BANK4 1 bssBANK4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_timer0_int_handler 176C 0 CODE 0 text43 dist/UseXC8/debug/PIC_Master.X.debug.obj
_TMR0H FD7 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_TMR1H FCF 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_TMR0L FD6 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_TMR1L FCE 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
?_in_high_int 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_TRISB F93 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_TRISD F95 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hirdata 0 0 CODE 0 irdata dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lirdata 0 0 CODE 0 irdata dist/UseXC8/debug/PIC_Master.X.debug.obj
__HRAM 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__LRAM 1 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_T0CON FD5 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_T1CON FCD 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
i1send_msg@qmsg 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2send_msg@qmsg 74 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_configure_slave@addr 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
_blip1 1DA6 0 CODE 0 text19 dist/UseXC8/debug/PIC_Master.X.debug.obj
_blip2 1D9E 0 CODE 0 text18 dist/UseXC8/debug/PIC_Master.X.debug.obj
OpenTimer0@config 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
_blip3 1D96 0 CODE 0 text17 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1send_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2send_msg@msgtype 6D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_blip4 1DCE 0 CODE 0 text48 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1recv_msg@qmsg 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2recv_msg@qmsg 76 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_FromMainLow_recvmsg 1C5E 0 CODE 0 text30 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_WDTPS$32768 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hconfig 10000 0 CONFIG 0 config dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lconfig FFF8 0 CONFIG 0 config dist/UseXC8/debug/PIC_Master.X.debug.obj
i1recv_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2recv_msg@msgtype 6D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer1_lthread@retval 1BD 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
OpenTimer1@config 18C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_debug_configure 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
OpenTimer1@config1 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_RTCOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@data 1E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@done 51 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
send_uart_message@message_ptr 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
?___lwmod 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
WriteTimer0@timer 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbigram 0 0 ABS 0 bigram dist/UseXC8/debug/PIC_Master.X.debug.obj
WriteTimer0@timer0 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbigram 0 0 ABS 0 bigram dist/UseXC8/debug/PIC_Master.X.debug.obj
i1memcpy@n 5 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2memcpy@n 64 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer0_int_handler@msgtype 7F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_enter_sleep_mode 1DD6 0 CODE 0 text57 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hram 0 0 ABS 0 ram dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lram 0 0 ABS 0 ram dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hcomram 0 0 ABS 0 comram dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lcomram 0 0 ABS 0 comram dist/UseXC8/debug/PIC_Master.X.debug.obj
_send_msg FD0 0 CODE 0 text8 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hsfr 0 0 ABS 0 sfr dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lsfr 0 0 ABS 0 sfr dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbss 0 0 RAM 1 bss dist/UseXC8/debug/PIC_Master.X.debug.obj
_recv_msg C90 0 CODE 0 text23 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbss 0 0 RAM 1 bss dist/UseXC8/debug/PIC_Master.X.debug.obj
i1send_msg@length D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2send_msg@length 6C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@done 4B 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@bad_start_id 30 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
WriteTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_timer1_int_handler 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
WriteTimer1@timer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
_RCREG1 FAF 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_enter_sleep_mode 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_TXREG1 FAE 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@index 50 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
_SPBRG1 FB0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi1_blip2 1DBE 0 CODE 0 text33 dist/UseXC8/debug/PIC_Master.X.debug.obj
_PIE1bits F9D 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
init_queue@i 18C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_init_timer1_lthread 1D22 0 CODE 0 text10 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@msg_to_send 86 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_PIR1bits F9E 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_IPR1bits F9F 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
main@poop 2BC 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_blip 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
timer0_lthread@msgbuffer 190 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
_LATBbits F8A 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
timer1_lthread@msgbuffer 1AD 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
_LATDbits F8C 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSPADD FC8 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_blip2 1DA6 0 CODE 0 text18 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_send_uart_message 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_RCONbits FD0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
i1memcpy@s 9 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2memcpy@s 68 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hintret 0 0 ABS 0 intret dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lintret 0 0 ABS 0 intret dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hramtop F00 0 RAM 0 ramtop dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lramtop F00 0 RAM 0 ramtop dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hstruct 0 0 COMRAM 1 struct dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lstruct 0 0 COMRAM 1 struct dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug/PIC_Master.X.debug.obj
_timer0_lthread 1D76 0 CODE 0 text9 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hintcode 18 0 CODE 0 intcode dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSPBUF FC9 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lintcode 8 0 CODE 0 intcode dist/UseXC8/debug/PIC_Master.X.debug.obj
_timer1_lthread 1574 0 CODE 0 text2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug/PIC_Master.X.debug.obj
_T1GCON F9A 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_CPUDIV$OSC1 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__pintcode 8 0 CODE 0 intcode dist/UseXC8/debug/PIC_Master.X.debug.obj
_OSCCON FD3 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Habs1 0 0 ABS 0 abs1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Labs1 0 0 ABS 0 abs1 dist/UseXC8/debug/PIC_Master.X.debug.obj
_blink0 1DDC 0 CODE 0 text5 dist/UseXC8/debug/PIC_Master.X.debug.obj
_need_sensor_data 48 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
main@msgbuffer 29B 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
send_msg@slot 19D 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainHigh_sendmsg@data 1A1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
recv_msg@slot 19D 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1_memcpy 19F2 0 CODE 0 text40 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2_memcpy 19A2 0 CODE 0 text53 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_uart_frame_message 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
main@msgtype 2C0 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_in_high_int 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
i1memcpy@s1 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2memcpy@s1 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainLow_sendmsg@data 1A1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_enable_interrupts 1D96 0 CODE 0 text15 dist/UseXC8/debug/PIC_Master.X.debug.obj
main@ic 2C1 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@i2c_data 85 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi1_recv_msg 135C 0 CODE 0 text31 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_uart_transmit_interrupt_handler 1574 0 CODE 0 text28 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hdata 0 0 ABS 0 data dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ldata 0 0 ABS 0 data dist/UseXC8/debug/PIC_Master.X.debug.obj
send_msg@qmsg 19E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
recv_msg@qmsg 1A0 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi2_recv_msg ECC 0 CODE 0 text52 dist/UseXC8/debug/PIC_Master.X.debug.obj
stackhi 9FF 0 ABS 0 - /tmp/cgtFXKL6I.obj
_check_msg 1B4E 0 CODE 0 text58 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1_blip 1DC6 0 CODE 0 text35 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pcstackBANK0 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_send_msg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htemp 0 0 COMRAM 1 temp dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltemp 0 0 COMRAM 1 temp dist/UseXC8/debug/PIC_Master.X.debug.obj
stacklo 48A 0 ABS 0 - /tmp/cgtFXKL6I.obj
__Hrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@bad_counter_id 2E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_frame_message@inner 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hinit C0 0 CODE 0 init dist/UseXC8/debug/PIC_Master.X.debug.obj
__Linit C0 0 CODE 0 init dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hintcodelo C0 0 CODE 0 intcodelo dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@msg_type 87 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_main AE6 0 CODE 0 text0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug/PIC_Master.X.debug.obj
__pintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug/PIC_Master.X.debug.obj
_ic_ptr CB 0 BANK0 1 nvBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_frame_message@outer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainHigh_recvmsg@maxlength 7C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_check_msg 1B80 0 CODE 0 text58 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext 0 0 ABS 0 text dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext 0 0 ABS 0 text dist/UseXC8/debug/PIC_Master.X.debug.obj
_memcpy 1952 0 CODE 0 text24 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HdataBANK0 0 0 ABS 0 dataBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LdataBANK0 0 0 ABS 0 dataBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1send_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2send_msg@qptr 6A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pdataBANK0 BD 0 BANK0 1 dataBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi1_send_msg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
end_of_initialization 1676 0 CODE 0 cinit dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainHigh_sendmsg@length 79 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
init_queue@qptr 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainLow_sendmsg@msgtype 1A0 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_send_uart_message 1D10 0 CODE 0 text3 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1recv_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2recv_msg@qptr 6A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_SPBRGH1 F7F 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
send_msg@qptr 194 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_blink0 1DE0 0 CODE 0 text5 dist/UseXC8/debug/PIC_Master.X.debug.obj
recv_msg@qptr 194 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_uart_configure 1CF0 0 CODE 0 text1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_in_low_int 1A70 0 CODE 0 text55 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pnvBANK0 CB 0 BANK0 1 nvBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi2_send_msg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSPCON1 FC6 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSPCON2 FC5 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_ToMainLow_sendmsg 1CAC 0 CODE 0 text38 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_handle_start 1426 0 CODE 0 text47 dist/UseXC8/debug/PIC_Master.X.debug.obj
_uart_configure 1CD0 0 CODE 0 text1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_blip3 1D9E 0 CODE 0 text17 dist/UseXC8/debug/PIC_Master.X.debug.obj
_handle_start 135C 0 CODE 0 text47 dist/UseXC8/debug/PIC_Master.X.debug.obj
_OpenTimer0 1C86 0 CODE 0 text26 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_i2c_int_handler 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@message AB 0 BANK0 1 bssBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainHigh_sendmsg@msgtype 1A0 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
_TRISBbits F93 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_TRISCbits F94 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_PORTBbits F81 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_T0CONbits FD5 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_T1CONbits FCD 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_ReadTimer1 1D34 0 CODE 0 text41 dist/UseXC8/debug/PIC_Master.X.debug.obj
_SleepIfOkay 189A 0 CODE 0 text54 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@msgtype 2C 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
_ToMainHigh_sendmsg 1BDC 0 CODE 0 text49 dist/UseXC8/debug/PIC_Master.X.debug.obj
_OpenTimer1 1A70 0 CODE 0 text25 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_blip2 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_i2c_int_handler C4 0 CODE 0 text45 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@msg_id 34 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hibigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug/PIC_Master.X.debug.obj
__Libigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_InterruptHandlerLow 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@message_status 2D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_OSC$HSPLL 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
send_msg@data 198 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hifardata 0 0 CODE 0 ifardata dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lifardata 0 0 CODE 0 ifardata dist/UseXC8/debug/PIC_Master.X.debug.obj
recv_msg@data 199 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank0 0 0 ABS 0 bank0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank0 0 0 ABS 0 bank0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank1 0 0 ABS 0 bank1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank1 0 0 ABS 0 bank1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_ToMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank2 0 0 ABS 0 bank2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank2 0 0 ABS 0 bank2 dist/UseXC8/debug/PIC_Master.X.debug.obj
main@motor_data 28A 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_OpenTimer0 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_OpenTimer1 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank3 0 0 ABS 0 bank3 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank3 0 0 ABS 0 bank3 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_recv_msg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
i1_blip1 1DBE 0 CODE 0 text34 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank4 0 0 ABS 0 bank4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank4 0 0 ABS 0 bank4 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1_blip2 1DB6 0 CODE 0 text33 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_MSSP7B_EN$MSK7 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank5 0 0 ABS 0 bank5 dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainLow_sendmsg@data 18 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank5 0 0 ABS 0 bank5 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hpowerup C0 0 CODE 0 powerup dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSPSTAT FC7 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lpowerup C0 0 CODE 0 powerup dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank6 0 0 ABS 0 bank6 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank6 0 0 ABS 0 bank6 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank7 0 0 ABS 0 bank7 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank7 0 0 ABS 0 bank7 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank8 0 0 ABS 0 bank8 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_timer1_int_handler 1C36 0 CODE 0 text36 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank8 0 0 ABS 0 bank8 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext0 0 0 ABS 0 text0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext0 0 0 ABS 0 text0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank9 0 0 ABS 0 bank9 dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSPCON1bits FC6 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank9 0 0 ABS 0 bank9 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_FromMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext1 0 0 ABS 0 text1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext1 0 0 ABS 0 text1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext0 7EE 0 CODE 0 text0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSPCON2bits FC5 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext2 0 0 ABS 0 text2 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer0_lthread@tptr 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext2 0 0 ABS 0 text2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext1 1CD0 0 CODE 0 text1 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer1_lthread@tptr 1A7 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext3 0 0 ABS 0 text3 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext3 0 0 ABS 0 text3 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext2 1574 0 CODE 0 text2 dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainLow_sendmsg@msgtype 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainHigh_sendmsg@data 77 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext4 0 0 ABS 0 text4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext4 0 0 ABS 0 text4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext3 1CF0 0 CODE 0 text3 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_ToMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext5 0 0 ABS 0 text5 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_SleepIfOkay 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext5 0 0 ABS 0 text5 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext4 1B80 0 CODE 0 text4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext6 0 0 ABS 0 text6 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext6 0 0 ABS 0 text6 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext5 1DDC 0 CODE 0 text5 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_FromMainLow_sendmsg 1BAE 0 CODE 0 text4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext7 0 0 ABS 0 text7 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext7 0 0 ABS 0 text7 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext6 183A 0 CODE 0 text6 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext8 0 0 ABS 0 text8 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext8 0 0 ABS 0 text8 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext7 1BAE 0 CODE 0 text7 dist/UseXC8/debug/PIC_Master.X.debug.obj
send_msg@tlength 19B 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pbssCOMRAM 48 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext9 0 0 ABS 0 text9 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext9 0 0 ABS 0 text9 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext8 FD0 0 CODE 0 text8 dist/UseXC8/debug/PIC_Master.X.debug.obj
recv_msg@tlength 19E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_ReadTimer1 1D46 0 CODE 0 text41 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext9 1D76 0 CODE 0 text9 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pcstackBANK1 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_timer0_int_handler 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_WriteTimer0 1D58 0 CODE 0 text44 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_WriteTimer1 1D34 0 CODE 0 text37 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_WriteTimer0 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_WriteTimer1 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainHigh_sendmsg@msgtype 76 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_frame_message@checksum 7 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainHigh_recvmsg@data 7A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@gooey_uart_center 1D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi1_blip1 1DC6 0 CODE 0 text34 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_ToMainLow_sendmsg 1CD0 0 CODE 0 text38 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_T1DIG$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_OSCTUNEbits F9B 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_memcpy 19A2 0 CODE 0 text24 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of__initialization 1676 0 CODE 0 cinit dist/UseXC8/debug/PIC_Master.X.debug.obj
_i2c_configure_slave 1C36 0 CODE 0 text14 dist/UseXC8/debug/PIC_Master.X.debug.obj
_BAUDCONbits F7E 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_ToMainLow_recvmsg 1AE2 0 CODE 0 text21 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@start_byte_bad 4F 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
memcpy@d 190 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
_InterruptHandlerLow 18 0 CODE 0 intcodelo dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_FromMainLow_recvmsg 1C86 0 CODE 0 text30 dist/UseXC8/debug/PIC_Master.X.debug.obj
_SSPSTATbits FC7 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_init_queues 18FA 0 CODE 0 text11 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@status 2B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_blip4 1DD6 0 CODE 0 text48 dist/UseXC8/debug/PIC_Master.X.debug.obj
init_timer1_lthread@tptr 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
memcpy@n 18E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_uart_frame_message 128A 0 CODE 0 text29 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_WPCFG$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_InterruptHandlerHigh 8 0 CODE 0 intcode dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@frame 98 0 BANK0 1 bssBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hidata 0 0 CODE 0 idata dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lidata 0 0 CODE 0 idata dist/UseXC8/debug/PIC_Master.X.debug.obj
memcpy@s 192 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug/PIC_Master.X.debug.obj
_in_high_int 1D58 0 CODE 0 text56 dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainLow_recvmsg@data 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_STVREN$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
main@jjj 2BA 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hstack 0 0 STACK 2 stack dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lstack 0 0 STACK 2 stack dist/UseXC8/debug/PIC_Master.X.debug.obj
int_func 1680 0 CODE 0 intcode_body dist/UseXC8/debug/PIC_Master.X.debug.obj
send_msg@length 196 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi1_blip 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_init_queue 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi1_blip1 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi1_blip2 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
___lwmod 183A 0 CODE 0 text6 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hparam 0 0 ABS 0 param0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lparam 0 0 ABS 0 param0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hspace_0 10000 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lspace_0 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
i1_send_msg 1426 0 CODE 0 text39 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2_send_msg 10BC 0 CODE 0 text50 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_InterruptHandlerHigh 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_FromMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainLow_recvmsg@msgtype 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_IESO$ON 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
_init_queue 17D6 0 CODE 0 text12 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@i 35 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hspace_1 48A 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lspace_1 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug/PIC_Master.X.debug.obj
i1_recv_msg 128A 0 CODE 0 text31 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2_recv_msg DAE 0 CODE 0 text52 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_start_i2c_slave_reply 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_blip 1DB6 0 CODE 0 text20 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hspace_2 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lspace_2 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hcinit 0 0 ABS 0 cinit dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lcinit 0 0 ABS 0 cinit dist/UseXC8/debug/PIC_Master.X.debug.obj
__pcinit 15FC 0 CODE 0 cinit dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_DSBOREN$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
main@length 2BF 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ramtop F00 0 RAM 0 ramtop /tmp/cgtFXKL6I.obj
__mediumconst 0 0 MEDIUMCONST 0 mediumconst /tmp/cgtFXKL6I.obj
?_in_low_int 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_init_queues 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_main 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_ToMainLow_recvmsg 1AAC 0 CODE 0 text21 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hconst 0 0 CODE 0 const dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lconst 0 0 CODE 0 const dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@index 4D 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i1send_msg@data F 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2send_msg@data 6E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1recv_msg@data 10 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2recv_msg@data 6F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HcstackBANK2 0 0 ABS 0 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LcstackBANK2 0 0 ABS 0 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HidataBANK0 0 0 ABS 0 idataBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LidataBANK0 0 0 ABS 0 idataBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainHigh_recvmsg@msgtype 78 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pcstackBANK2 28A 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pidataBANK0 1D68 0 CODE 0 idataBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_FromMainHigh_sendmsg 1BDC 0 CODE 0 text7 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_DSWDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_check_msg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_FromMainHigh_recvmsg 1B18 0 CODE 0 text51 dist/UseXC8/debug/PIC_Master.X.debug.obj
main@myByte1 299 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@status_2226 2C 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainHigh_recvmsg@maxlength 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
check_msg@qptr 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_debug_configure 1D8E 0 CODE 0 text16 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_in_high_int 1D68 0 CODE 0 text56 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_i2c_configure_slave 1C5E 0 CODE 0 text14 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_WPEND$PAGE_WPFP 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_blink0 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank10 0 0 ABS 0 bank10 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pbssBANK0 98 0 BANK0 1 bssBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank10 0 0 ABS 0 bank10 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_timer0_lthread 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainLow_recvmsg@maxlength 1D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
timer0_lthread@msgval 192 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank11 0 0 ABS 0 bank11 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank11 0 0 ABS 0 bank11 dist/UseXC8/debug/PIC_Master.X.debug.obj
_ToMainLow_MQ 100 0 BANK1 1 bssBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_FCMEN$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank12 0 0 ABS 0 bank12 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank12 0 0 ABS 0 bank12 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank13 0 0 ABS 0 bank13 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank13 0 0 ABS 0 bank13 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HbssBANK1 0 0 ABS 0 bssBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LbssBANK1 0 0 ABS 0 bssBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
main@myByte2 29A 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
handle_start@data_read 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_timer0_lthread 1D84 0 CODE 0 text9 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_InterruptHandlerLow C0 0 CODE 0 intcodelo dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hbank14 0 0 ABS 0 bank14 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pbssBANK1 100 0 BANK1 1 bssBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lbank14 0 0 ABS 0 bank14 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext10 0 0 ABS 0 text10 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext10 0 0 ABS 0 text10 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_OpenTimer0 1CAC 0 CODE 0 text26 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_OpenTimer1 1AAC 0 CODE 0 text25 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_enter_sleep_mode 1DDC 0 CODE 0 text57 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext20 0 0 ABS 0 text20 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext20 0 0 ABS 0 text20 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext10 1D10 0 CODE 0 text10 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext30 0 0 ABS 0 text30 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext11 0 0 ABS 0 text11 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext30 0 0 ABS 0 text30 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext11 0 0 ABS 0 text11 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_PLLDIV$3 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext20 1DAE 0 CODE 0 text20 dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainHigh_recvmsg@data 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext40 0 0 ABS 0 text40 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext21 0 0 ABS 0 text21 dist/UseXC8/debug/PIC_Master.X.debug.obj
recv_msg@maxlength 196 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext40 0 0 ABS 0 text40 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext21 0 0 ABS 0 text21 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext11 18FA 0 CODE 0 text11 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext30 1C5E 0 CODE 0 text30 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext50 0 0 ABS 0 text50 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext31 0 0 ABS 0 text31 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext12 0 0 ABS 0 text12 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext50 0 0 ABS 0 text50 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext31 0 0 ABS 0 text31 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext12 0 0 ABS 0 text12 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext21 1AAC 0 CODE 0 text21 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext40 19F2 0 CODE 0 text40 dist/UseXC8/debug/PIC_Master.X.debug.obj
_debug_configure 1D84 0 CODE 0 text16 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext41 0 0 ABS 0 text41 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext22 0 0 ABS 0 text22 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext41 0 0 ABS 0 text41 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext22 0 0 ABS 0 text22 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext12 17D6 0 CODE 0 text12 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext31 128A 0 CODE 0 text31 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext50 10BC 0 CODE 0 text50 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_IOL1WAY$ON 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext51 0 0 ABS 0 text51 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext32 0 0 ABS 0 text32 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext13 0 0 ABS 0 text13 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext51 0 0 ABS 0 text51 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext32 0 0 ABS 0 text32 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext13 0 0 ABS 0 text13 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HbssBANK2 0 0 ABS 0 bssBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext22 1AE2 0 CODE 0 text22 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext41 1D34 0 CODE 0 text41 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LbssBANK2 0 0 ABS 0 bssBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
_RCSTA1bits FAC 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext23 0 0 ABS 0 text23 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext23 0 0 ABS 0 text23 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext13 176C 0 CODE 0 text13 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext32 AE6 0 CODE 0 text32 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext51 1B18 0 CODE 0 text51 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pbssBANK2 200 0 BANK2 1 bssBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
_TXSTA1bits FAD 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext52 0 0 ABS 0 text52 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext33 0 0 ABS 0 text33 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext14 0 0 ABS 0 text14 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext52 0 0 ABS 0 text52 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext33 0 0 ABS 0 text33 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext14 0 0 ABS 0 text14 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext23 C90 0 CODE 0 text23 dist/UseXC8/debug/PIC_Master.X.debug.obj
main@t0thread_data 2AA 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext43 0 0 ABS 0 text43 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext24 0 0 ABS 0 text24 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext43 0 0 ABS 0 text43 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext24 0 0 ABS 0 text24 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext14 1C36 0 CODE 0 text14 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext33 1DB6 0 CODE 0 text33 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext52 DAE 0 CODE 0 text52 dist/UseXC8/debug/PIC_Master.X.debug.obj
main@t1thread_data 2BD 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext53 0 0 ABS 0 text53 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext34 0 0 ABS 0 text34 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext15 0 0 ABS 0 text15 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext53 0 0 ABS 0 text53 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext34 0 0 ABS 0 text34 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext15 0 0 ABS 0 text15 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext24 1952 0 CODE 0 text24 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext43 16FE 0 CODE 0 text43 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext44 0 0 ABS 0 text44 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext25 0 0 ABS 0 text25 dist/UseXC8/debug/PIC_Master.X.debug.obj
_WriteTimer0 1D46 0 CODE 0 text44 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext44 0 0 ABS 0 text44 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext25 0 0 ABS 0 text25 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext15 1D8E 0 CODE 0 text15 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext34 1DBE 0 CODE 0 text34 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext53 19A2 0 CODE 0 text53 dist/UseXC8/debug/PIC_Master.X.debug.obj
_FromMainLow_MQ 300 0 BANK3 1 bssBANK3 dist/UseXC8/debug/PIC_Master.X.debug.obj
___inthi_sp 0 0 STACK 2 stack /tmp/cgtFXKL6I.obj
__Htext54 0 0 ABS 0 text54 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext35 0 0 ABS 0 text35 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext16 0 0 ABS 0 text16 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext54 0 0 ABS 0 text54 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext35 0 0 ABS 0 text35 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext16 0 0 ABS 0 text16 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext25 1A70 0 CODE 0 text25 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext44 1D46 0 CODE 0 text44 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_blip3 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext45 0 0 ABS 0 text45 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext26 0 0 ABS 0 text26 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext45 0 0 ABS 0 text45 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext26 0 0 ABS 0 text26 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext16 1D84 0 CODE 0 text16 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext35 1DC6 0 CODE 0 text35 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext54 189A 0 CODE 0 text54 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext55 0 0 ABS 0 text55 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext36 0 0 ABS 0 text36 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext17 0 0 ABS 0 text17 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext55 0 0 ABS 0 text55 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext36 0 0 ABS 0 text36 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext17 0 0 ABS 0 text17 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HbssBANK3 0 0 ABS 0 bssBANK3 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext26 1C86 0 CODE 0 text26 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext45 C4 0 CODE 0 text45 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LbssBANK3 0 0 ABS 0 bssBANK3 dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainHigh_sendmsg@length 1A3 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext46 0 0 ABS 0 text46 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext46 0 0 ABS 0 text46 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext17 1D96 0 CODE 0 text17 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext36 1C0A 0 CODE 0 text36 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext55 1A32 0 CODE 0 text55 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pbssBANK3 300 0 BANK3 1 bssBANK3 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext56 0 0 ABS 0 text56 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext37 0 0 ABS 0 text37 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext18 0 0 ABS 0 text18 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of___lwmod 189A 0 CODE 0 text6 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext56 0 0 ABS 0 text56 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext37 0 0 ABS 0 text37 dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainHigh_recvmsg@msgtype 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext18 0 0 ABS 0 text18 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext46 ECC 0 CODE 0 text46 dist/UseXC8/debug/PIC_Master.X.debug.obj
___lwmod@divisor 18C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext47 0 0 ABS 0 text47 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext28 0 0 ABS 0 text28 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext47 0 0 ABS 0 text47 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext28 0 0 ABS 0 text28 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext18 1D9E 0 CODE 0 text18 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext37 1D22 0 CODE 0 text37 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext56 1D58 0 CODE 0 text56 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_frame_message@i 8 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
timer1_lthread@message 1AF 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext57 0 0 ABS 0 text57 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext38 0 0 ABS 0 text38 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext19 0 0 ABS 0 text19 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext57 0 0 ABS 0 text57 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext38 0 0 ABS 0 text38 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext19 0 0 ABS 0 text19 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext28 14D0 0 CODE 0 text28 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext47 135C 0 CODE 0 text47 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi1_memcpy 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_WDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext48 0 0 ABS 0 text48 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext29 0 0 ABS 0 text29 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext48 0 0 ABS 0 text48 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext29 0 0 ABS 0 text29 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext19 1DA6 0 CODE 0 text19 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext38 1CAC 0 CODE 0 text38 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext57 1DD6 0 CODE 0 text57 dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@checksum 2D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
___intlo_sp 0 0 STACK 2 stack /tmp/cgtFXKL6I.obj
__Htext58 0 0 ABS 0 text58 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext39 0 0 ABS 0 text39 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext58 0 0 ABS 0 text58 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext39 0 0 ABS 0 text39 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext29 11A8 0 CODE 0 text29 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext48 1DCE 0 CODE 0 text48 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer0_lthread@msgtype 18C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer1_lthread@msgtype 1A9 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Htext49 0 0 ABS 0 text49 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ltext49 0 0 ABS 0 text49 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext39 1426 0 CODE 0 text39 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext58 1B4E 0 CODE 0 text58 dist/UseXC8/debug/PIC_Master.X.debug.obj
_T1GCONbits F9A 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_OSCCONbits FD3 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__HbssBANK4 0 0 ABS 0 bssBANK4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__ptext49 1BDC 0 CODE 0 text49 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LbssBANK4 0 0 ABS 0 bssBANK4 dist/UseXC8/debug/PIC_Master.X.debug.obj
_INTCONbits FF2 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
?_ReadTimer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__pbssBANK4 400 0 BANK4 1 bssBANK4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_send_msg 10BC 0 CODE 0 text8 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hend_init C4 0 CODE 0 end_init dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lend_init C0 0 CODE 0 end_init dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainLow_recvmsg@data 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi2_memcpy 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_WriteTimer1 1D22 0 CODE 0 text37 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_FromMainHigh_recvmsg 1B4E 0 CODE 0 text51 dist/UseXC8/debug/PIC_Master.X.debug.obj
_uart_transmit_interrupt_handler 14D0 0 CODE 0 text28 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_init_queue 183A 0 CODE 0 text12 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
memcpy@d1 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__LidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_InterruptHandlerHigh 16FE 0 CODE 0 intcode_body dist/UseXC8/debug/PIC_Master.X.debug.obj
__pidataCOMRAM 1DE0 0 CODE 0 idataCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi1_blip 1DCE 0 CODE 0 text35 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hjflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug/PIC_Master.X.debug.obj
__Ljflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug/PIC_Master.X.debug.obj
send_msg@msgtype 197 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_init_queues 1952 0 CODE 0 text11 dist/UseXC8/debug/PIC_Master.X.debug.obj
recv_msg@msgtype 197 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_CP0$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__smallconst 0 0 SMALLCONST 0 smallconst /tmp/cgtFXKL6I.obj
timer1_lthread@F9194 BD 0 BANK0 1 dataBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_WPFP$PAGE_63 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_frame_message@sent_counter 4A 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@data_read 89 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hreset_vec 6 0 CODE 0 reset_vec dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lreset_vec 0 0 CODE 0 reset_vec dist/UseXC8/debug/PIC_Master.X.debug.obj
_in_low_int 1A32 0 CODE 0 text55 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_FromMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_enable_interrupts 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
memcpy@s1 18C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@need_data 84 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__accesstop 60 0 ABS 0 - /tmp/cgtFXKL6I.obj
__end_of_recv_msg DAE 0 CODE 0 text23 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hparam0 0 0 ABS 0 param0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lparam0 0 0 ABS 0 param0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__Hintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug/PIC_Master.X.debug.obj
__Lintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug/PIC_Master.X.debug.obj
__pintcode_body 1680 0 CODE 0 intcode_body dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi1_recv_msg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@received_counter 4E 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
_enable_interrupts 1D8E 0 CODE 0 text15 dist/UseXC8/debug/PIC_Master.X.debug.obj
intlevel0 0 0 CODE 0 text /tmp/cgtFXKL6I.obj
__end_of_uart_receive_interrupt_handler C90 0 CODE 0 text32 dist/UseXC8/debug/PIC_Master.X.debug.obj
FromMainLow_recvmsg@msgtype 19 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
intlevel1 0 0 CODE 0 text /tmp/cgtFXKL6I.obj
__CFG_WPDIS$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@bad_end_id 31 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
intlevel2 0 0 CODE 0 text /tmp/cgtFXKL6I.obj
uart_receive_interrupt_handler@bad_checksum_id 32 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
intlevel3 0 0 CODE 0 text /tmp/cgtFXKL6I.obj
_FromMainLow_sendmsg 1B80 0 CODE 0 text4 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_ofi2_recv_msg 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@error_buf 7F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_DSWDTOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
uart_receive_interrupt_handler@error 4C 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
ToMainLow_sendmsg@length 1A 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@length 7E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__HdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__LdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of___lwmod 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
i1send_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2send_msg@slot 73 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__pdataCOMRAM 51 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_init_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_SleepIfOkay 18FA 0 CODE 0 text54 dist/UseXC8/debug/PIC_Master.X.debug.obj
i1recv_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug/PIC_Master.X.debug.obj
i2recv_msg@slot 73 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
_ToMainHigh_recvmsg 1AE2 0 CODE 0 text22 dist/UseXC8/debug/PIC_Master.X.debug.obj
start_initialization 15FC 0 CODE 0 cinit dist/UseXC8/debug/PIC_Master.X.debug.obj
_send_uart_message 1CF0 0 CODE 0 text3 dist/UseXC8/debug/PIC_Master.X.debug.obj
i2c_int_handler@msg_ready 88 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_init_i2c 17D6 0 CODE 0 text13 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi1_memcpy 1A32 0 CODE 0 text40 dist/UseXC8/debug/PIC_Master.X.debug.obj
main@last_reg_recvd 298 0 BANK2 1 cstackBANK2 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_ofi2_memcpy 19F2 0 CODE 0 text53 dist/UseXC8/debug/PIC_Master.X.debug.obj
send_uart_message@message_q_code 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_uart_configure 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_ReadTimer1 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_init_i2c 176C 0 CODE 0 text13 dist/UseXC8/debug/PIC_Master.X.debug.obj
__initialization 15FC 0 CODE 0 cinit dist/UseXC8/debug/PIC_Master.X.debug.obj
start_i2c_slave_reply@msg 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_in_low_int 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__CFG_LPT1OSC$OFF 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
timer0_int_handler@val 81 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
___lwmod@dividend 18A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
_uart_frame_message 11A8 0 CODE 0 text29 dist/UseXC8/debug/PIC_Master.X.debug.obj
__activetblptr 2 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
___lwmod@counter 18E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer0_int_handler@length 7D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug/PIC_Master.X.debug.obj
__end_of_i2c_int_handler 7EE 0 CODE 0 text45 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_i2c_configure_slave 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
_FromMainHigh_sendmsg 1BAE 0 CODE 0 text7 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer0_lthread@length 18E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
timer1_lthread@length 1AB 0 BANK1 1 cstackBANK1 dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_handle_start 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_uart_receive_interrupt_handler 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
__size_of_memcpy 0 0 ABS 0 - dist/UseXC8/debug/PIC_Master.X.debug.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect in on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
reset_vec 0 0 0 6 1
intcode 0 8 8 10 1
intcodelo 0 18 18 1DC9 1
config 0 FFF8 FFF8 8 1
cstackCOMRAM 1 1 1 51 1
cstackBANK0 1 60 60 6D 1
bssBANK1 1 100 100 BE 1
bssBANK2 1 200 200 E7 1
bssBANK3 1 300 300 8A 1
bssBANK4 1 400 400 8A 1
