 Total clock cycles = 0

 Timing Table:
       ______________________________________________
      | ISSUE |    EX    |   MEM   |  WB  |  COMMIT  |
      |-------|----------|---------|------|----------|
      |_______|__________|_________|______|__________|



 Non-zero Registers and RAT files:

              Integer Registers:		FP Registers:
	 ______________________          ______________________
	|  RAT  |  R[i]  | ARF |        |  RAT  |  F[i]  | ARF |
	|-------|--------|-----|        |-------|--------|-----|
	|       |  R[01] | 80  |        |       |  F[02] |  2  |
	|       |  R[02] |  8  |        |_______|________|_____|
	|       |  R[03] | 80  |        
	|_______|________|_____|


 Non-zero Memory Locations:
	 __________________
	|  Mem[i]  | Value |
	|----------|-------|
	| Mem[080] |  10   |
	|__________|_______|


 Average IPC        = 0.000

******************************************************************************************



 Total clock cycles = 1

 Timing Table:
              ______________________________________________
             | ISSUE |    EX    |   MEM   |  WB  |  COMMIT  |
             |-------|----------|---------|------|----------|
ld f0, 0(r1) |    1  |          |         |      |          | 0
             |_______|__________|_________|______|__________|


 Load/Store Queue
	 ____________________________
	| Num | Op | Address | Value |
	|-----|----|---------|-------|
	|   0 | L  |    80   |       | 0
	|_____|____|_________|_______|


 Re-Order Buffer:
        __________________________________
       |  Type   | Dest  | Result | Ready |
       |---------|-------|--------|-------|
ROB0   | load	 | f0	 |   0    |   0   | 0
       |_________|_______|________|_______|


 Non-zero Registers and RAT files:

              Integer Registers:		FP Registers:
	 ______________________          ______________________
	|  RAT  |  R[i]  | ARF |        |  RAT  |  F[i]  | ARF |
	|-------|--------|-----|        |-------|--------|-----|
	|       |  R[01] | 80  |        | ROB0  |  F[00] |  0  |
	|       |  R[02] |  8  |        |       |  F[02] |  2  |
	|       |  R[03] | 80  |        |_______|________|_____|
	|_______|________|_____|


 Non-zero Memory Locations:
	 __________________
	|  Mem[i]  | Value |
	|----------|-------|
	| Mem[080] |  10   |
	|__________|_______|


 Average IPC        = 0.000

******************************************************************************************



 Total clock cycles = 2

 Timing Table:
                   ______________________________________________
                  | ISSUE |    EX    |   MEM   |  WB  |  COMMIT  |
                  |-------|----------|---------|------|----------|
ld     f0,  0(r1) |    1  |   2 -  2 |         |      |          | 0
mult.d f4, f0, f2 |    2  |          |         |      |          | 1
                  |_______|__________|_________|______|__________|


 Reservation Stations:
         ________________________________________________
        |   Op   | Dst_Tag |   Qj    |   Qk    | Vj | Vk |
        |--------|---------|---------|---------|----|----|
RS_FM0  | mult.d |  ROB1   |  ROB0   |         |    | 2  | 1
        |________|_________|_________|_________|____|____|


 Load/Store Queue
	 ____________________________
	| Num | Op | Address | Value |
	|-----|----|---------|-------|
	|   0 | L  |    80   |       | 0
	|_____|____|_________|_______|


 Re-Order Buffer:
        __________________________________
       |  Type   | Dest  | Result | Ready |
       |---------|-------|--------|-------|
ROB0   | load	 | f0	 |   0    |   0   | 0
ROB1   | reg	 | f4	 |   0    |   0   | 1
       |_________|_______|________|_______|


 Non-zero Registers and RAT files:

              Integer Registers:		FP Registers:
	 ______________________          ______________________
	|  RAT  |  R[i]  | ARF |        |  RAT  |  F[i]  | ARF |
	|-------|--------|-----|        |-------|--------|-----|
	|       |  R[01] | 80  |        | ROB0  |  F[00] |  0  |
	|       |  R[02] |  8  |        |       |  F[02] |  2  |
	|       |  R[03] | 80  |        |_______|________|_____|
	|_______|________|_____|


 Non-zero Memory Locations:
	 __________________
	|  Mem[i]  | Value |
	|----------|-------|
	| Mem[080] |  10   |
	|__________|_______|


 Average IPC        = 0.000

******************************************************************************************



 Total clock cycles = 3

 Timing Table:
                   ______________________________________________
                  | ISSUE |    EX    |   MEM   |  WB  |  COMMIT  |
                  |-------|----------|---------|------|----------|
ld     f0,  0(r1) |    1  |   2 -  2 |  3 -  6 |      |          | 0
mult.d f4, f0, f2 |    2  |          |         |      |          | 1
sd     f4,  0(r1) |    3  |          |         |      |          | 2
                  |_______|__________|_________|______|__________|


 Reservation Stations:
         ________________________________________________
        |   Op   | Dst_Tag |   Qj    |   Qk    | Vj | Vk |
        |--------|---------|---------|---------|----|----|
RS_FM0  | mult.d |  ROB1   |  ROB0   |         |    | 2  | 1
        |________|_________|_________|_________|____|____|


 Load/Store Queue
	 ____________________________
	| Num | Op | Address | Value |
	|-----|----|---------|-------|
	|   0 | L  |    80   | 10    | 0
	|   1 | S  |    80   | ROB1  | 2
	|_____|____|_________|_______|


 Re-Order Buffer:
        __________________________________
       |  Type   | Dest  | Result | Ready |
       |---------|-------|--------|-------|
ROB0   | load	 | f0	 |   0    |   0   | 0
ROB1   | reg	 | f4	 |   0    |   0   | 1
ROB2   | store	 | lsq1	 |   0    |   0   | 2
       |_________|_______|________|_______|


 Non-zero Registers and RAT files:

              Integer Registers:		FP Registers:
	 ______________________          ______________________
	|  RAT  |  R[i]  | ARF |        |  RAT  |  F[i]  | ARF |
	|-------|--------|-----|        |-------|--------|-----|
	|       |  R[01] | 80  |        | ROB0  |  F[00] |  0  |
	|       |  R[02] |  8  |        |       |  F[02] |  2  |
	|       |  R[03] | 80  |        |_______|________|_____|
	|_______|________|_____|


 Non-zero Memory Locations:
	 __________________
	|  Mem[i]  | Value |
	|----------|-------|
	| Mem[080] |  10   |
	|__________|_______|


 Average IPC        = 0.000

******************************************************************************************



 Total clock cycles = 4

 Timing Table:
                   ______________________________________________
                  | ISSUE |    EX    |   MEM   |  WB  |  COMMIT  |
                  |-------|----------|---------|------|----------|
ld     f0,  0(r1) |    1  |   2 -  2 |  3 -  6 |      |          | 0
mult.d f4, f0, f2 |    2  |          |         |      |          | 1
sd     f4,  0(r1) |    3  |          |         |      |          | 2
sd     f4,  0(r3) |    4  |          |         |      |          | 3
                  |_______|__________|_________|______|__________|


 Reservation Stations:
         ________________________________________________
        |   Op   | Dst_Tag |   Qj    |   Qk    | Vj | Vk |
        |--------|---------|---------|---------|----|----|
RS_FM0  | mult.d |  ROB1   |  ROB0   |         |    | 2  | 1
        |________|_________|_________|_________|____|____|


 Load/Store Queue
	 ____________________________
	| Num | Op | Address | Value |
	|-----|----|---------|-------|
	|   0 | L  |    80   | 10    | 0
	|   1 | S  |    80   | ROB1  | 2
	|   2 | S  |    80   | ROB1  | 3
	|_____|____|_________|_______|


 Re-Order Buffer:
        __________________________________
       |  Type   | Dest  | Result | Ready |
       |---------|-------|--------|-------|
ROB0   | load	 | f0	 |   0    |   0   | 0
ROB1   | reg	 | f4	 |   0    |   0   | 1
ROB2   | store	 | lsq1	 |   0    |   0   | 2
ROB3   | store	 | lsq2	 |   0    |   0   | 3
       |_________|_______|________|_______|


 Non-zero Registers and RAT files:

              Integer Registers:		FP Registers:
	 ______________________          ______________________
	|  RAT  |  R[i]  | ARF |        |  RAT  |  F[i]  | ARF |
	|-------|--------|-----|        |-------|--------|-----|
	|       |  R[01] | 80  |        | ROB0  |  F[00] |  0  |
	|       |  R[02] |  8  |        |       |  F[02] |  2  |
	|       |  R[03] | 80  |        |_______|________|_____|
	|_______|________|_____|


 Non-zero Memory Locations:
	 __________________
	|  Mem[i]  | Value |
	|----------|-------|
	| Mem[080] |  10   |
	|__________|_______|


 Average IPC        = 0.000

******************************************************************************************



 Total clock cycles = 5

 Timing Table:
                   ______________________________________________
                  | ISSUE |    EX    |   MEM   |  WB  |  COMMIT  |
                  |-------|----------|---------|------|----------|
ld     f0,  0(r1) |    1  |   2 -  2 |  3 -  6 |      |          | 0
mult.d f4, f0, f2 |    2  |          |         |      |          | 1
sd     f4,  0(r1) |    3  |          |         |      |          | 2
sd     f4,  0(r3) |    4  |          |         |      |          | 3
sub    r3, r3, r2 |    5  |          |         |      |          | 4
                  |_______|__________|_________|______|__________|


 Reservation Stations:
         ________________________________________________
        |   Op   | Dst_Tag |   Qj    |   Qk    | Vj | Vk |
        |--------|---------|---------|---------|----|----|
RS_IA0  | sub    |  ROB4   |         |         | 80 |  8 | 4
--------|--------|---------|---------|---------|----|----|----
RS_FM0  | mult.d |  ROB1   |  ROB0   |         |    |  2 | 1
        |________|_________|_________|_________|____|____|


 Load/Store Queue
	 ____________________________
	| Num | Op | Address | Value |
	|-----|----|---------|-------|
	|   0 | L  |    80   | 10    | 0
	|   1 | S  |    80   | ROB1  | 2
	|   2 | S  |    80   | ROB1  | 3
	|_____|____|_________|_______|


 Re-Order Buffer:
        __________________________________
       |  Type   | Dest  | Result | Ready |
       |---------|-------|--------|-------|
ROB0   | load	 | f0	 |   0    |   0   | 0
ROB1   | reg	 | f4	 |   0    |   0   | 1
ROB2   | store	 | lsq1	 |   0    |   0   | 2
ROB3   | store	 | lsq2	 |   0    |   0   | 3
ROB4   | reg	 | r3	 |   0    |   0   | 4
       |_________|_______|________|_______|


 Non-zero Registers and RAT files:

              Integer Registers:		FP Registers:
	 ______________________          ______________________
	|  RAT  |  R[i]  | ARF |        |  RAT  |  F[i]  | ARF |
	|-------|--------|-----|        |-------|--------|-----|
	|       |  R[01] | 80  |        | ROB0  |  F[00] |  0  |
	|       |  R[02] |  8  |        |       |  F[02] |  2  |
	| ROB4  |  R[03] | 80  |        |_______|________|_____|
	|_______|________|_____|


 Non-zero Memory Locations:
	 __________________
	|  Mem[i]  | Value |
	|----------|-------|
	| Mem[080] |  10   |
	|__________|_______|


 Average IPC        = 0.000

******************************************************************************************



 Total clock cycles = 81

 Timing Table:
                   ______________________________________________
                  | ISSUE |    EX    |   MEM   |  WB  |  COMMIT  |
                  |-------|----------|---------|------|----------|
ld     f0,  0(r1) |    1  |   2 -  2 |  3 -  6 |   7  |   8      | 0
mult.d f4, f0, f2 |    2  |   8 - 11 |    -    |  12  |  13      | 1
sd     f4,  0(r1) |    3  |  13 - 13 |    -    |   -  |  14 - 17 | 2
sd     f4,  0(r3) |    4  |  14 - 14 |    -    |   -  |  15 - 18 | 3
sub    r3, r3, r2 |    5  |   6 -  7 |    -    |   8  |  16      | 4
bne    r3, r4, -6 |    6  |   9 - 10 |    -    |   -  |  17      | 5
ld     f0,  0(r1) |   11  |  12 - 12 | 13 - 13 |  14  |  18      | 6
mult.d f4, f0, f2 |   12  |  15 - 18 |    -    |  19  |  20      | 7
sd     f4,  0(r1) |   13  |  20 - 20 |    -    |   -  |  21 - 24 | 8
sd     f4,  0(r3) |   14  |  21 - 21 |    -    |   -  |  22 - 25 | 9
sub    r3, r3, r2 |   15  |  16 - 17 |    -    |  18  |  23      | 10
bne    r3, r4, -6 |   16  |  19 - 20 |    -    |   -  |  24      | 11
ld     f0,  0(r1) |   17  |  18 - 18 | 20 - 20 |  22  |  25      | 12
mult.d f4, f0, f2 |   18  |  23 - 26 |    -    |  27  |  28      | 13
sd     f4,  0(r1) |   19  |  28 - 28 |    -    |   -  |  29 - 32 | 14
sd     f4,  0(r3) |   20  |  29 - 29 |    -    |   -  |  30 - 33 | 15
sub    r3, r3, r2 |   21  |  22 - 23 |    -    |  24  |  31      | 16
bne    r3, r4, -6 |   22  |  25 - 26 |    -    |   -  |  32      | 17
ld     f0,  0(r1) |   23  |  24 - 24 | 28 - 28 |  29  |  33      | 18
mult.d f4, f0, f2 |   24  |  30 - 33 |    -    |  34  |  35      | 19
sd     f4,  0(r1) |   25  |  35 - 35 |    -    |   -  |  36 - 39 | 20
sd     f4,  0(r3) |   26  |  36 - 36 |    -    |   -  |  37 - 40 | 21
sub    r3, r3, r2 |   27  |  28 - 29 |    -    |  30  |  38      | 22
bne    r3, r4, -6 |   28  |  31 - 32 |    -    |   -  |  39      | 23
ld     f0,  0(r1) |   29  |  30 - 30 | 35 - 35 |  36  |  40      | 24
mult.d f4, f0, f2 |   30  |  37 - 40 |    -    |  41  |  42      | 25
sd     f4,  0(r1) |   31  |  42 - 42 |    -    |   -  |  43 - 46 | 26
sd     f4,  0(r3) |   32  |  43 - 43 |    -    |   -  |  44 - 47 | 27
sub    r3, r3, r2 |   33  |  34 - 35 |    -    |  37  |  45      | 28
bne    r3, r4, -6 |   34  |  38 - 39 |    -    |   -  |  46      | 29
ld     f0,  0(r1) |   36  |  37 - 37 | 42 - 42 |  43  |  47      | 30
mult.d f4, f0, f2 |   37  |  44 - 47 |    -    |  48  |  49      | 31
sd     f4,  0(r1) |   38  |  49 - 49 |    -    |   -  |  50 - 53 | 32
sd     f4,  0(r3) |   39  |  50 - 50 |    -    |   -  |  51 - 54 | 33
sub    r3, r3, r2 |   40  |  41 - 42 |    -    |  44  |  52      | 34
bne    r3, r4, -6 |   41  |  45 - 46 |    -    |   -  |  53      | 35
ld     f0,  0(r1) |   43  |  44 - 44 | 49 - 49 |  50  |  54      | 36
mult.d f4, f0, f2 |   44  |  51 - 54 |    -    |  55  |  56      | 37
sd     f4,  0(r1) |   45  |  56 - 56 |    -    |   -  |  57 - 60 | 38
sd     f4,  0(r3) |   46  |  57 - 57 |    -    |   -  |  58 - 61 | 39
sub    r3, r3, r2 |   47  |  48 - 49 |    -    |  51  |  59      | 40
bne    r3, r4, -6 |   48  |  52 - 53 |    -    |   -  |  60      | 41
ld     f0,  0(r1) |   50  |  51 - 51 | 56 - 56 |  57  |  61      | 42
mult.d f4, f0, f2 |   51  |  58 - 61 |    -    |  62  |  63      | 43
sd     f4,  0(r1) |   52  |  63 - 63 |    -    |   -  |  64 - 67 | 44
sd     f4,  0(r3) |   53  |  64 - 64 |    -    |   -  |  65 - 68 | 45
sub    r3, r3, r2 |   54  |  55 - 56 |    -    |  58  |  66      | 46
bne    r3, r4, -6 |   55  |  59 - 60 |    -    |   -  |  67      | 47
ld     f0,  0(r1) |   57  |  58 - 58 | 63 - 63 |  64  |  68      | 48
mult.d f4, f0, f2 |   58  |  65 - 68 |    -    |  69  |  70      | 49
sd     f4,  0(r1) |   59  |  70 - 70 |    -    |   -  |  71 - 74 | 50
sd     f4,  0(r3) |   60  |  71 - 71 |    -    |   -  |  72 - 75 | 51
sub    r3, r3, r2 |   61  |  62 - 63 |    -    |  65  |  73      | 52
bne    r3, r4, -6 |   62  |  66 - 67 |    -    |   -  |  74      | 53
ld     f0,  0(r1) |   64  |  65 - 65 | 70 - 70 |  71  |  75      | 54
mult.d f4, f0, f2 |   65  |  72 - 75 |    -    |  76  |  77      | 55
sd     f4,  0(r1) |   66  |  77 - 77 |    -    |   -  |  78 - 81 | 56
sd     f4,  0(r3) |   67  |  78 - 78 |    -    |   -  |  79 - 82 | 57
sub    r3, r3, r2 |   68  |  69 - 70 |    -    |  72  |  80      | 58
bne    r3, r4, -6 |   69  |  73 - 74 |    -    |   -  |  81      | 59
                  |_______|__________|_________|______|__________|



 Non-zero Registers and RAT files:

              Integer Registers:		FP Registers:
	 ________________________          ________________________
	|  RAT  |  R[i]  |  ARF  |        |  RAT  |  F[i]  |  ARF  |
	|-------|--------|-------|        |-------|--------|-------|
	|       |  R[01] |    80 |        |       |  F[00] |  5120 |
	|       |  R[02] |     8 |        |       |  F[02] |     2 |
	|_______|________|_______|        |       |  F[04] | 10240 |
	                                  |_______|________|_______|


 Non-zero Memory Locations:
	 __________________
	|  Mem[i]  | Value |
	|----------|-------|
	| Mem[008] | 10240 |
	| Mem[017] |  5120 |
	| Mem[026] |  2560 |
	| Mem[035] |  1280 |
	| Mem[044] |   640 |
	| Mem[052] |   320 |
	| Mem[061] |   160 |
	| Mem[070] |    80 |
	| Mem[079] |    40 |
	| Mem[080] |    10 |
	| Mem[088] | 10240 |
	|__________|_______|


 Branch Target Buffer
	 ___________________________________________
	| Current PC | Predicted PC | Branch Taken? |
	|------------|--------------|---------------|
	|       5    |       0      |       N       |
	|____________|______________|_______________|


 Average IPC        = 0.741

******************************************************************************************



