
---------- Begin Simulation Statistics ----------
final_tick                               135956792500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1684                       # Simulator instruction rate (inst/s)
host_mem_usage                               18437840                       # Number of bytes of host memory used
host_op_rate                                     1726                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 77262.30                       # Real time elapsed on the host
host_tick_rate                                 419761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130143060                       # Number of instructions simulated
sim_ops                                     133330784                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032432                       # Number of seconds simulated
sim_ticks                                 32431717500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.404270                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  132901                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               197170                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2881                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10298                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            155287                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27010                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30094                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3084                       # Number of indirect misses.
system.cpu.branchPred.lookups                  306135                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51463                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3266                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1642916                       # Number of instructions committed
system.cpu.committedOps                       1861019                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.247646                       # CPI: cycles per instruction
system.cpu.discardedOps                         34288                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             883902                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            435692                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           207723                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4667551                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235425                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2882                       # number of quiesce instructions executed
system.cpu.numCycles                          6978525                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2882                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1031932     55.45%     55.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6008      0.32%     55.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                 496825     26.70%     82.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                326254     17.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1861019                       # Class of committed instruction
system.cpu.quiesceCycles                     44912223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2310974                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6006                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1374018                       # Transaction distribution
system.membus.trans_dist::ReadResp            1376193                       # Transaction distribution
system.membus.trans_dist::WriteReq             794455                       # Transaction distribution
system.membus.trans_dist::WriteResp            794455                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1869                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1069                       # Transaction distribution
system.membus.trans_dist::ReadExReq               889                       # Transaction distribution
system.membus.trans_dist::ReadExResp              890                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2008                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        45100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        65319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4280320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4280320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4346013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       303872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        63404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       391544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               137372472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2172727                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000006                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002538                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2172713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2172727                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5818812000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            57105624                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              344062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11227125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           47818105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8498041575                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             836500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1538048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1538048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2764822                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2764822                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        15840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        29260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        45100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      8560640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      8560640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8605740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        17424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        63404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137033644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14799432501                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          9468196                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          714                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11843492507                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7378966000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1371136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1371136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       769024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       769024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4280320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4280320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2654824                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2654824    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2654824                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6316407625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7624704000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     91226112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     49217536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    140443648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     51904512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     87752704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    139657216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     22806528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1538048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     24344576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     12976128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2742272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     15718400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2812867126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1517574146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4330441272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1600424399                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2705768019                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4306192418                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4413291525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4223342165                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8636633690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          167                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          186                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       329554                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        37494                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         367048                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       329554                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       329554                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       329554                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        37494                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        367048                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87752704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         184256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           87936960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       119616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     49217536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49337152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1371136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1374015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1869                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       769024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             770893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2705768019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5681352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2711449371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3688241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1517574146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1521262388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3688241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4223342165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5681352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4232711758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2140064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000360518250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2467017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             822724                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1374014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     770893                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1374014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   770893                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             85860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             85854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             85872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             85857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             85894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             85863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             85868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            85900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            85877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            85858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            85870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             48173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             48179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             48175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             48193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             48198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             48188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             48177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            48174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            48171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44232437960                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6869590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             80297785460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32194.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58444.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1186                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1281885                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  717539                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1374014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               770893                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1213958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   48341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       145409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.023437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.205421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.522080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3434      2.36%      2.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3117      2.14%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1931      1.33%      5.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2504      1.72%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2869      1.97%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1958      1.35%     10.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1976      1.36%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2519      1.73%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125101     86.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       145409                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1819.805298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    672.253022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             3      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          198     26.23%     26.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          545     72.19%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            6      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1021.072848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1005.958259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     72.578933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              3      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.13%      0.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.13%      0.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           34      4.50%      5.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          716     94.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               87930752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                49338240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                87936896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             49337152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2711.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1521.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2711.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1521.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32431138625                       # Total gap between requests
system.mem_ctrls.avgGap                      15120.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87746560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       184192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       121664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     49216576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2705578574.431033611298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5679378.528133763000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3751389.361355901230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1517544545.705912828445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1371136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1869                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       769024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  80188269065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109516395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11351605000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 622009072125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58483.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38052.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6073624.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    808829.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         71755343.775000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         50082647.999997                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2498900662.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1071394408.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     310502713.499951                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     662834187.525000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     150032423.399993                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4815502387.200006                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.481263                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7566840535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1754550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23113879965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5764                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2882                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9740207.321305                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2456858.550445                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2882    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5622500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11997125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2882                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    107885515000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  28071277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       622112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           622112                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       622112                       # number of overall hits
system.cpu.icache.overall_hits::total          622112                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          167                       # number of overall misses
system.cpu.icache.overall_misses::total           167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7244375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7244375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7244375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7244375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       622279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       622279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       622279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       622279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000268                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000268                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43379.491018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43379.491018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43379.491018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43379.491018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          167                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          167                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6979500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6979500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6979500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6979500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000268                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41793.413174                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41793.413174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41793.413174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41793.413174                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       622112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          622112                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7244375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7244375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       622279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       622279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43379.491018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43379.491018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6979500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6979500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41793.413174                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41793.413174                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           342.918426                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5578011                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          139450.275000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   342.918426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.669763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.669763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1244725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1244725                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       795633                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           795633                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       795633                       # number of overall hits
system.cpu.dcache.overall_hits::total          795633                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3732                       # number of overall misses
system.cpu.dcache.overall_misses::total          3732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    263883750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    263883750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    263883750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    263883750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       799365                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       799365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       799365                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       799365                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004669                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004669                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70708.400322                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70708.400322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70708.400322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70708.400322                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1869                       # number of writebacks
system.cpu.dcache.writebacks::total              1869                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          835                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          835                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2897                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2897                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        28313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        28313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    205084750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    205084750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    205084750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    205084750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     62705125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     62705125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003624                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003624                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70792.112530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70792.112530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70792.112530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70792.112530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.711440                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.711440                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       496601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          496601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    148919375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    148919375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       498609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       498609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74163.035359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74163.035359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2008                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2008                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2882                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2882                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    145868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    145868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     62705125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     62705125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004027                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004027                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72643.675299                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72643.675299                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.503470                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.503470                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114964375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114964375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       300756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       300756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66684.672274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66684.672274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        25431                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        25431                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59216250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59216250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66609.955006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66609.955006                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               75168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.937888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3200358                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3200358                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135956792500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               135957889375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1684                       # Simulator instruction rate (inst/s)
host_mem_usage                               18437840                       # Number of bytes of host memory used
host_op_rate                                     1726                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 77262.40                       # Real time elapsed on the host
host_tick_rate                                 419775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130143825                       # Number of instructions simulated
sim_ops                                     133331725                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032433                       # Number of seconds simulated
sim_ticks                                 32432814375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.387513                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  132934                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               197268                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2881                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10313                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            155319                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27010                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30094                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3084                       # Number of indirect misses.
system.cpu.branchPred.lookups                  306288                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51501                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3266                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1643681                       # Number of instructions committed
system.cpu.committedOps                       1861960                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.246736                       # CPI: cycles per instruction
system.cpu.discardedOps                         34335                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             884444                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            435939                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           207796                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4668278                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235475                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2882                       # number of quiesce instructions executed
system.cpu.numCycles                          6980280                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2882                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1032478     55.45%     55.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6008      0.32%     55.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                 497043     26.69%     82.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                326430     17.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1861960                       # Class of committed instruction
system.cpu.quiesceCycles                     44912223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2312002                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1374018                       # Transaction distribution
system.membus.trans_dist::ReadResp            1376201                       # Transaction distribution
system.membus.trans_dist::WriteReq             794455                       # Transaction distribution
system.membus.trans_dist::WriteResp            794455                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1870                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1075                       # Transaction distribution
system.membus.trans_dist::ReadExReq               889                       # Transaction distribution
system.membus.trans_dist::ReadExResp              890                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2015                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        45100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        65340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4280320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4280320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4346036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       304384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        63404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       392056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               137373048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2172735                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000006                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002538                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2172721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2172735                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5818835000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            57105624                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              345687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11227125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           47858355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8498041575                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             841500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1538048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1538048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2764822                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2764822                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        15840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        29260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        45100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      8560640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      8560640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8605740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        17424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        63404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137033644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14799432501                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          9468196                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          714                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11843492507                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7378966000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1371136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1371136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       769024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       769024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4280320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4280320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    136970240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2654824                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2654824    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2654824                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6316407625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7624704000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     91226112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     49217536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    140443648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     51904512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     87752704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    139657216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     22806528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1538048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     24344576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     12976128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2742272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     15718400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2812771995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1517522822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4330294817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1600370273                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2705676510                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4306046783                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4413142268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4223199332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8636341600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          168                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          187                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       331516                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        37493                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         369009                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       331516                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       331516                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       331516                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        37493                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        369009                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87752704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         184704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           87937408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       119680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     49217536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49337216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1371136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1374022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1870                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       769024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             770894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2705676510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5694973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2711371483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3690090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1517522822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1521212912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3690090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4223199332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5694973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4232584395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2140064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000360518250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2467032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             822724                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1374021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     770894                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1374021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   770894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             85860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             85854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             85872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             85857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             85896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             85863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             85868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            85900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            85877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            85858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            85872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             48173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             48179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             48175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             48193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             48198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             48188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             48177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            48174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            48171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44232527960                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6869625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             80298059210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32194.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58444.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1186                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1281888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  717539                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1374021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               770894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1213958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   48341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       145410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.017825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.193910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.531361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3434      2.36%      2.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3118      2.14%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1931      1.33%      5.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2504      1.72%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2869      1.97%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1958      1.35%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1976      1.36%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2519      1.73%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125101     86.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       145410                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1819.805298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    672.253022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             3      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          198     26.23%     26.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          545     72.19%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            6      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1021.072848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1005.958259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     72.578933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              3      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.13%      0.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.13%      0.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           34      4.50%      5.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          716     94.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               87931200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                49338240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                87937344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             49337216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2711.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1521.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2711.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1521.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32432667500                       # Total gap between requests
system.mem_ctrls.avgGap                      15120.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87746560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       184640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       121664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     49216576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2705487071.995737075806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5692999.622700797394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3751262.489689502865                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1517493222.479555368423                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1371136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1870                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       769024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  80188269065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109790145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11351605000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 622009072125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58483.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38055.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6070377.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    808829.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         71757317.475000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         50082992.399997                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2498913393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1071394408.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     310502713.499951                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     662863852.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     150032423.399993                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4815547101.975005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.477620                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7566840535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1754550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23114976840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5764                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2882                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9740207.321305                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2456858.550445                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2882    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5622500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11997125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2882                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    107886611875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  28071277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       622369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           622369                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       622369                       # number of overall hits
system.cpu.icache.overall_hits::total          622369                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          168                       # number of overall misses
system.cpu.icache.overall_misses::total           168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7287500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7287500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7287500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7287500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       622537                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       622537                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       622537                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       622537                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000270                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000270                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000270                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000270                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43377.976190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43377.976190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43377.976190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43377.976190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7021375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7021375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7021375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7021375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41793.898810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41793.898810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41793.898810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41793.898810                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       622369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          622369                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       622537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       622537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43377.976190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43377.976190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7021375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7021375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41793.898810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41793.898810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           342.918698                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35158711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               391                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          89919.976982                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   342.918698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.669763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.669763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1245242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1245242                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       796034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           796034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       796034                       # number of overall hits
system.cpu.dcache.overall_hits::total          796034                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3739                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3739                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3739                       # number of overall misses
system.cpu.dcache.overall_misses::total          3739                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    264393750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    264393750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    264393750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    264393750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       799773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       799773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       799773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       799773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004675                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70712.423108                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70712.423108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70712.423108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70712.423108                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1870                       # number of writebacks
system.cpu.dcache.writebacks::total              1870                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          835                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          835                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        28313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        28313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    205584125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    205584125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    205584125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    205584125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     62705125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     62705125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70793.431474                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70793.431474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70793.431474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70793.431474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.711440                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.711440                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2905                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       496826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          496826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    149429375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    149429375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       498841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       498841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004039                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004039                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74158.498759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74158.498759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2882                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2882                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    146367875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    146367875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     62705125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     62705125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72639.143921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72639.143921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.503470                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.503470                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114964375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114964375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       300932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       300932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66684.672274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66684.672274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        25431                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        25431                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59216250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59216250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66609.955006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66609.955006                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              802535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.865379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3201997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3201997                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135957889375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
