{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572739637930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572739637932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 05:37:17 2019 " "Processing started: Sun Nov  3 05:37:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572739637932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739637932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739637932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572739638246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572739638246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/ALU.vhdl 13 6 " "Found 13 design units, including 6 entities, in source file codes/ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project " "Found design unit 1: project" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_16bit-Equations " "Found design unit 2: adder_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand_16bit-Equations " "Found design unit 3: nand_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor_16bit-Equations " "Found design unit 4: subtractor_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MUX_4-arch " "Found design unit 5: MUX_4-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 TwosCompliment-arch " "Found design unit 6: TwosCompliment-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ALU-arch " "Found design unit 7: ALU-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_16bit " "Found entity 2: nand_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor_16bit " "Found entity 3: subtractor_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_4 " "Found entity 4: MUX_4" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_ENTITY_NAME" "5 TwosCompliment " "Found entity 5: TwosCompliment" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-behave " "Found design unit 1: stage6-behave" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654671 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behav " "Found design unit 1: stage5-behav" {  } { { "codes/stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654671 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "codes/stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behav " "Found design unit 1: stage4-behav" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654672 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654673 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654673 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \";\", or \")\" stage2.vhd(51) " "VHDL syntax error at stage2.vhd(51) near text \",\";  expecting \";\", or \")\"" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654673 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"for\";  expecting \"end\", or \"(\", or an identifier (\"for\" is a reserved keyword), or a concurrent statement stage2.vhd(54) " "VHDL syntax error at stage2.vhd(54) near text \"for\";  expecting \"end\", or \"(\", or an identifier (\"for\" is a reserved keyword), or a concurrent statement" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654673 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"loop\";  expecting \"(\", or \"'\", or \".\" stage2.vhd(54) " "VHDL syntax error at stage2.vhd(54) near text \"loop\";  expecting \"(\", or \"'\", or \".\"" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654673 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" stage2.vhd(55) " "VHDL syntax error at stage2.vhd(55) near text \";\";  expecting \"<=\"" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654673 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" stage2.vhd(57) " "VHDL syntax error at stage2.vhd(57) near text \";\";  expecting \"<=\"" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"function\";  expecting \";\", or an identifier (\"function\" is a reserved keyword), or \"architecture\" stage2.vhd(59) " "VHDL syntax error at stage2.vhd(59) near text \"function\";  expecting \";\", or an identifier (\"function\" is a reserved keyword), or \"architecture\"" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement stage2.vhd(62) " "VHDL syntax error at stage2.vhd(62) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement stage2.vhd(63) " "VHDL syntax error at stage2.vhd(63) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement stage2.vhd(64) " "VHDL syntax error at stage2.vhd(64) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement stage2.vhd(65) " "VHDL syntax error at stage2.vhd(65) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \";\", or \"port\", or \"generic\" stage2.vhd(65) " "VHDL syntax error at stage2.vhd(65) near text \":=\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file codes/stage2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654675 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-kahipan " "Found design unit 1: shifter-kahipan" {  } { { "codes/shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654675 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "codes/shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/risc_pipelining.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/risc_pipelining.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_pipelining-behave " "Found design unit 1: risc_pipelining-behave" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654677 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_pipelining " "Found entity 1: risc_pipelining" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file codes/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_file_wrap-behave " "Found design unit 2: reg_file_wrap-behave" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654678 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654678 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_wrap " "Found entity 2: reg_file_wrap" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/memory.vhd 4 2 " "Found 4 design units, including 2 entities, in source file codes/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory1-Form " "Found design unit 1: memory1-Form" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory2-Form " "Found design unit 2: memory2-Form" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654678 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory1 " "Found entity 1: memory1" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654678 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory2 " "Found entity 2: memory2" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/lm_sm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/lm_sm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-atrangi " "Found design unit 1: controller-atrangi" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654679 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739654679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572739654763 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  3 05:37:34 2019 " "Processing ended: Sun Nov  3 05:37:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572739654763 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572739654763 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572739654763 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654763 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739654892 ""}
