 
****************************************
Report : qor
Design : hrs_encoder_68_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:12:44 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          0.54
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.62
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        172
  Hierarchical Port Count:       8708
  Leaf Cell Count:              13297
  Buf/Inv Cell Count:            1837
  Buf Cell Count:                 259
  Inv Cell Count:                1580
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12797
  Sequential Cell Count:          500
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6194.599072
  Noncombinational Area:   536.973617
  Buf/Inv Area:            471.883203
  Total Buffer Area:            90.66
  Total Inverter Area:         383.53
  Macro/Black Box Area:      0.000000
  Net Area:               6719.624827
  -----------------------------------
  Cell Area:              6731.572690
  Design Area:           13451.197517


  Design Rules
  -----------------------------------
  Total Number of Nets:         16059
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   13.57
  Logic Optimization:                 14.55
  Mapping Optimization:               29.32
  -----------------------------------------
  Overall Compile Time:               83.91
  Overall Compile Wall Clock Time:    86.42

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
