// Seed: 92030819
module module_0 ();
  always id_1 <= 1;
  tri0 id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    inout wand id_3,
    input uwire id_4,
    input wor id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    output supply0 id_16
);
  supply0 id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  initial begin : LABEL_0
    id_12 = id_18;
  end
endmodule
