<stg><name>reduce</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:0  %x_11_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_11_V_read)

]]></Node>
<StgValue><ssdm name="x_11_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:1  %x_10_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_10_V_read)

]]></Node>
<StgValue><ssdm name="x_10_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:2  %x_9_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_9_V_read)

]]></Node>
<StgValue><ssdm name="x_9_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:3  %x_8_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_8_V_read)

]]></Node>
<StgValue><ssdm name="x_8_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:4  %x_7_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_7_V_read)

]]></Node>
<StgValue><ssdm name="x_7_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:5  %x_6_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_6_V_read)

]]></Node>
<StgValue><ssdm name="x_6_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:6  %x_5_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_5_V_read)

]]></Node>
<StgValue><ssdm name="x_5_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:7  %x_4_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_4_V_read)

]]></Node>
<StgValue><ssdm name="x_4_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:8  %x_3_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_3_V_read)

]]></Node>
<StgValue><ssdm name="x_3_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:9  %x_2_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_2_V_read)

]]></Node>
<StgValue><ssdm name="x_2_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:10  %x_1_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_1_V_read)

]]></Node>
<StgValue><ssdm name="x_1_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:11  %x_0_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_0_V_read)

]]></Node>
<StgValue><ssdm name="x_0_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:12  %x_11_V_read_cast = zext i17 %x_11_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_11_V_read_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:13  %x_10_V_read_cast = zext i17 %x_10_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_10_V_read_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:14  %x_9_V_read_cast = zext i17 %x_9_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_9_V_read_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:15  %x_8_V_read_cast = zext i17 %x_8_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_8_V_read_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:16  %x_7_V_read_cast = zext i17 %x_7_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_7_V_read_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:17  %x_6_V_read_cast = zext i17 %x_6_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_6_V_read_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:18  %x_5_V_read_cast = zext i17 %x_5_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_5_V_read_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:19  %x_4_V_read_cast = zext i17 %x_4_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_4_V_read_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:20  %x_3_V_read_cast = zext i17 %x_3_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_3_V_read_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:21  %x_2_V_read_cast = zext i17 %x_2_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_2_V_read_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:22  %x_1_V_read_cast = zext i17 %x_1_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_1_V_read_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:23  %x_0_V_read_cast = zext i17 %x_0_V_read_1 to i18

]]></Node>
<StgValue><ssdm name="x_0_V_read_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:24  %p_Val2_s = add i18 %x_1_V_read_cast, %x_0_V_read_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:25  %add_ln746 = add i17 %x_0_V_read_1, %x_1_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln746"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:26  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_s, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:27  %p_Val2_2 = select i1 %p_Result_s, i17 -1, i17 %add_ln746

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:28  %zext_ln746 = zext i17 %p_Val2_2 to i18

]]></Node>
<StgValue><ssdm name="zext_ln746"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:29  %p_Val2_1 = add i18 %x_3_V_read_cast, %x_2_V_read_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:30  %add_ln746_1 = add i17 %x_2_V_read_1, %x_3_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln746_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:31  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_1, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:32  %p_Val2_3 = select i1 %p_Result_1, i17 -1, i17 %add_ln746_1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:33  %zext_ln746_1 = zext i17 %p_Val2_3 to i18

]]></Node>
<StgValue><ssdm name="zext_ln746_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:34  %p_Val2_4 = add i18 %zext_ln746_1, %zext_ln746

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:35  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:36  %p_Val2_10 = select i1 %p_Result_2, i18 131071, i18 %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:37  %p_Val2_5 = add i18 %x_5_V_read_cast, %x_4_V_read_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:38  %add_ln746_2 = add i17 %x_4_V_read_1, %x_5_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln746_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:39  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:40  %p_Val2_7 = select i1 %p_Result_3, i17 -1, i17 %add_ln746_2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:41  %zext_ln746_2 = zext i17 %p_Val2_7 to i18

]]></Node>
<StgValue><ssdm name="zext_ln746_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:42  %p_Val2_6 = add i18 %x_7_V_read_cast, %x_6_V_read_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:43  %add_ln746_3 = add i17 %x_6_V_read_1, %x_7_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln746_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:44  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:45  %p_Val2_8 = select i1 %p_Result_4, i17 -1, i17 %add_ln746_3

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:46  %zext_ln746_3 = zext i17 %p_Val2_8 to i18

]]></Node>
<StgValue><ssdm name="zext_ln746_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:47  %p_Val2_9 = add i18 %zext_ln746_3, %zext_ln746_2

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:48  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:49  %p_Val2_11 = select i1 %p_Result_5, i18 131071, i18 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:50  %p_Val2_12 = add i18 %p_Val2_11, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:51  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:52  %p_Val2_18 = select i1 %p_Result_6, i18 131071, i18 %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:53  %p_Val2_13 = add i18 %x_9_V_read_cast, %x_8_V_read_cast

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:54  %add_ln746_4 = add i17 %x_8_V_read_1, %x_9_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln746_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:55  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_13, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:56  %p_Val2_15 = select i1 %p_Result_7, i17 -1, i17 %add_ln746_4

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:57  %zext_ln746_4 = zext i17 %p_Val2_15 to i18

]]></Node>
<StgValue><ssdm name="zext_ln746_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:58  %p_Val2_14 = add i18 %x_11_V_read_cast, %x_10_V_read_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:59  %add_ln746_5 = add i17 %x_10_V_read_1, %x_11_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln746_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:60  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_14, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:61  %p_Val2_16 = select i1 %p_Result_8, i17 -1, i17 %add_ln746_5

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:62  %zext_ln746_5 = zext i17 %p_Val2_16 to i18

]]></Node>
<StgValue><ssdm name="zext_ln746_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:63  %p_Val2_17 = add i18 %zext_ln746_5, %zext_ln746_4

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:64  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:65  %p_Val2_19 = select i1 %p_Result_9, i18 131071, i18 %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:66  %lhs_V = sext i18 %p_Val2_18 to i19

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:67  %rhs_V = zext i18 %p_Val2_19 to i19

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayctor.loop1.preheader_ifconv:68  %ret_V = add nsw i19 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:69  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:70  %p_Val2_21 = add i18 %p_Val2_19, %p_Val2_18

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:71  %p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_21, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:72  %xor_ln786 = xor i1 %p_Result_11, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:73  %underflow = and i1 %p_Result_10, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:74  %xor_ln340 = xor i1 %p_Result_10, %p_Result_11

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:75  %xor_ln340_1 = xor i1 %p_Result_10, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:76  %or_ln340 = or i1 %p_Result_11, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:77  %select_ln340_26 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_21

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:78  %select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_21

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:79  %select_ln340 = select i1 %or_ln340, i18 %select_ln340_26, i18 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:80  ret i18 %select_ln340

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
