<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel-agp.h source code [linux/drivers/char/agp/intel-agp.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux/drivers/char/agp/intel-agp.h'; var root_path = '../../../..'; var data_path = '../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux</a>/<a href='../..'>drivers</a>/<a href='..'>char</a>/<a href='./'>agp</a>/<a href='intel-agp.h.html'>intel-agp.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Common Intel AGPGART and GTT definitions.</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_INTEL_AGP_H">_INTEL_AGP_H</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_INTEL_AGP_H" data-ref="_M/_INTEL_AGP_H">_INTEL_AGP_H</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><i>/* Intel registers */</i></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/INTEL_APSIZE" data-ref="_M/INTEL_APSIZE">INTEL_APSIZE</dfn>	0xb4</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/INTEL_ATTBASE" data-ref="_M/INTEL_ATTBASE">INTEL_ATTBASE</dfn>	0xb8</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/INTEL_AGPCTRL" data-ref="_M/INTEL_AGPCTRL">INTEL_AGPCTRL</dfn>	0xb0</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/INTEL_NBXCFG" data-ref="_M/INTEL_NBXCFG">INTEL_NBXCFG</dfn>	0x50</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/INTEL_ERRSTS" data-ref="_M/INTEL_ERRSTS">INTEL_ERRSTS</dfn>	0x91</u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><i>/* Intel i830 registers */</i></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_CTRL" data-ref="_M/I830_GMCH_CTRL">I830_GMCH_CTRL</dfn>			0x52</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_ENABLED" data-ref="_M/I830_GMCH_ENABLED">I830_GMCH_ENABLED</dfn>		0x4</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_MEM_MASK" data-ref="_M/I830_GMCH_MEM_MASK">I830_GMCH_MEM_MASK</dfn>		0x1</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_MEM_64M" data-ref="_M/I830_GMCH_MEM_64M">I830_GMCH_MEM_64M</dfn>		0x1</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_MEM_128M" data-ref="_M/I830_GMCH_MEM_128M">I830_GMCH_MEM_128M</dfn>		0</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_GMS_MASK" data-ref="_M/I830_GMCH_GMS_MASK">I830_GMCH_GMS_MASK</dfn>		0x70</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_GMS_DISABLED" data-ref="_M/I830_GMCH_GMS_DISABLED">I830_GMCH_GMS_DISABLED</dfn>		0x00</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_GMS_LOCAL" data-ref="_M/I830_GMCH_GMS_LOCAL">I830_GMCH_GMS_LOCAL</dfn>		0x10</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_GMS_STOLEN_512" data-ref="_M/I830_GMCH_GMS_STOLEN_512">I830_GMCH_GMS_STOLEN_512</dfn>	0x20</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_GMS_STOLEN_1024" data-ref="_M/I830_GMCH_GMS_STOLEN_1024">I830_GMCH_GMS_STOLEN_1024</dfn>	0x30</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/I830_GMCH_GMS_STOLEN_8192" data-ref="_M/I830_GMCH_GMS_STOLEN_8192">I830_GMCH_GMS_STOLEN_8192</dfn>	0x40</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/I830_RDRAM_CHANNEL_TYPE" data-ref="_M/I830_RDRAM_CHANNEL_TYPE">I830_RDRAM_CHANNEL_TYPE</dfn>		0x03010</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/I830_RDRAM_ND" data-ref="_M/I830_RDRAM_ND">I830_RDRAM_ND</dfn>(x)		(((x) &amp; 0x20) &gt;&gt; 5)</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/I830_RDRAM_DDT" data-ref="_M/I830_RDRAM_DDT">I830_RDRAM_DDT</dfn>(x)		(((x) &amp; 0x18) &gt;&gt; 3)</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* This one is for I830MP w. an external graphic card */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/INTEL_I830_ERRSTS" data-ref="_M/INTEL_I830_ERRSTS">INTEL_I830_ERRSTS</dfn>	0x92</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* Intel 855GM/852GM registers */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/I855_GMCH_GMS_MASK" data-ref="_M/I855_GMCH_GMS_MASK">I855_GMCH_GMS_MASK</dfn>		0xF0</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/I855_GMCH_GMS_STOLEN_0M" data-ref="_M/I855_GMCH_GMS_STOLEN_0M">I855_GMCH_GMS_STOLEN_0M</dfn>		0x0</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/I855_GMCH_GMS_STOLEN_1M" data-ref="_M/I855_GMCH_GMS_STOLEN_1M">I855_GMCH_GMS_STOLEN_1M</dfn>		(0x1 &lt;&lt; 4)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/I855_GMCH_GMS_STOLEN_4M" data-ref="_M/I855_GMCH_GMS_STOLEN_4M">I855_GMCH_GMS_STOLEN_4M</dfn>		(0x2 &lt;&lt; 4)</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/I855_GMCH_GMS_STOLEN_8M" data-ref="_M/I855_GMCH_GMS_STOLEN_8M">I855_GMCH_GMS_STOLEN_8M</dfn>		(0x3 &lt;&lt; 4)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/I855_GMCH_GMS_STOLEN_16M" data-ref="_M/I855_GMCH_GMS_STOLEN_16M">I855_GMCH_GMS_STOLEN_16M</dfn>	(0x4 &lt;&lt; 4)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/I855_GMCH_GMS_STOLEN_32M" data-ref="_M/I855_GMCH_GMS_STOLEN_32M">I855_GMCH_GMS_STOLEN_32M</dfn>	(0x5 &lt;&lt; 4)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/I85X_CAPID" data-ref="_M/I85X_CAPID">I85X_CAPID</dfn>			0x44</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/I85X_VARIANT_MASK" data-ref="_M/I85X_VARIANT_MASK">I85X_VARIANT_MASK</dfn>		0x7</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/I85X_VARIANT_SHIFT" data-ref="_M/I85X_VARIANT_SHIFT">I85X_VARIANT_SHIFT</dfn>		5</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/I855_GME" data-ref="_M/I855_GME">I855_GME</dfn>			0x0</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/I855_GM" data-ref="_M/I855_GM">I855_GM</dfn>				0x4</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/I852_GME" data-ref="_M/I852_GME">I852_GME</dfn>			0x2</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/I852_GM" data-ref="_M/I852_GM">I852_GM</dfn>				0x5</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* Intel i845 registers */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/INTEL_I845_AGPM" data-ref="_M/INTEL_I845_AGPM">INTEL_I845_AGPM</dfn>		0x51</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/INTEL_I845_ERRSTS" data-ref="_M/INTEL_I845_ERRSTS">INTEL_I845_ERRSTS</dfn>	0xc8</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/* Intel i860 registers */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/INTEL_I860_MCHCFG" data-ref="_M/INTEL_I860_MCHCFG">INTEL_I860_MCHCFG</dfn>	0x50</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/INTEL_I860_ERRSTS" data-ref="_M/INTEL_I860_ERRSTS">INTEL_I860_ERRSTS</dfn>	0xc8</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* Intel i810 registers */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/I810_GMADR_BAR" data-ref="_M/I810_GMADR_BAR">I810_GMADR_BAR</dfn>		0</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/I810_MMADR_BAR" data-ref="_M/I810_MMADR_BAR">I810_MMADR_BAR</dfn>		1</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/I810_PTE_BASE" data-ref="_M/I810_PTE_BASE">I810_PTE_BASE</dfn>		0x10000</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/I810_PTE_MAIN_UNCACHED" data-ref="_M/I810_PTE_MAIN_UNCACHED">I810_PTE_MAIN_UNCACHED</dfn>	0x00000000</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/I810_PTE_LOCAL" data-ref="_M/I810_PTE_LOCAL">I810_PTE_LOCAL</dfn>		0x00000002</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/I810_PTE_VALID" data-ref="_M/I810_PTE_VALID">I810_PTE_VALID</dfn>		0x00000001</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/I830_PTE_SYSTEM_CACHED" data-ref="_M/I830_PTE_SYSTEM_CACHED">I830_PTE_SYSTEM_CACHED</dfn>  0x00000006</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/I810_SMRAM_MISCC" data-ref="_M/I810_SMRAM_MISCC">I810_SMRAM_MISCC</dfn>	0x70</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/I810_GFX_MEM_WIN_SIZE" data-ref="_M/I810_GFX_MEM_WIN_SIZE">I810_GFX_MEM_WIN_SIZE</dfn>	0x00010000</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/I810_GFX_MEM_WIN_32M" data-ref="_M/I810_GFX_MEM_WIN_32M">I810_GFX_MEM_WIN_32M</dfn>	0x00010000</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/I810_GMS" data-ref="_M/I810_GMS">I810_GMS</dfn>		0x000000c0</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/I810_GMS_DISABLE" data-ref="_M/I810_GMS_DISABLE">I810_GMS_DISABLE</dfn>	0x00000000</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/I810_PGETBL_CTL" data-ref="_M/I810_PGETBL_CTL">I810_PGETBL_CTL</dfn>		0x2020</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/I810_PGETBL_ENABLED" data-ref="_M/I810_PGETBL_ENABLED">I810_PGETBL_ENABLED</dfn>	0x00000001</u></td></tr>
<tr><th id="74">74</th><td><i>/* Note: PGETBL_CTL2 has a different offset on G33. */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/I965_PGETBL_CTL2" data-ref="_M/I965_PGETBL_CTL2">I965_PGETBL_CTL2</dfn>	0x20c4</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/I965_PGETBL_SIZE_MASK" data-ref="_M/I965_PGETBL_SIZE_MASK">I965_PGETBL_SIZE_MASK</dfn>	0x0000000e</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/I965_PGETBL_SIZE_512KB" data-ref="_M/I965_PGETBL_SIZE_512KB">I965_PGETBL_SIZE_512KB</dfn>	(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/I965_PGETBL_SIZE_256KB" data-ref="_M/I965_PGETBL_SIZE_256KB">I965_PGETBL_SIZE_256KB</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/I965_PGETBL_SIZE_128KB" data-ref="_M/I965_PGETBL_SIZE_128KB">I965_PGETBL_SIZE_128KB</dfn>	(2 &lt;&lt; 1)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/I965_PGETBL_SIZE_1MB" data-ref="_M/I965_PGETBL_SIZE_1MB">I965_PGETBL_SIZE_1MB</dfn>	(3 &lt;&lt; 1)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/I965_PGETBL_SIZE_2MB" data-ref="_M/I965_PGETBL_SIZE_2MB">I965_PGETBL_SIZE_2MB</dfn>	(4 &lt;&lt; 1)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/I965_PGETBL_SIZE_1_5MB" data-ref="_M/I965_PGETBL_SIZE_1_5MB">I965_PGETBL_SIZE_1_5MB</dfn>	(5 &lt;&lt; 1)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/G33_GMCH_SIZE_MASK" data-ref="_M/G33_GMCH_SIZE_MASK">G33_GMCH_SIZE_MASK</dfn>	(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/G33_GMCH_SIZE_1M" data-ref="_M/G33_GMCH_SIZE_1M">G33_GMCH_SIZE_1M</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/G33_GMCH_SIZE_2M" data-ref="_M/G33_GMCH_SIZE_2M">G33_GMCH_SIZE_2M</dfn>	(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/G4x_GMCH_SIZE_MASK" data-ref="_M/G4x_GMCH_SIZE_MASK">G4x_GMCH_SIZE_MASK</dfn>	(0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/G4x_GMCH_SIZE_1M" data-ref="_M/G4x_GMCH_SIZE_1M">G4x_GMCH_SIZE_1M</dfn>	(0x1 &lt;&lt; 8)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/G4x_GMCH_SIZE_2M" data-ref="_M/G4x_GMCH_SIZE_2M">G4x_GMCH_SIZE_2M</dfn>	(0x3 &lt;&lt; 8)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/G4x_GMCH_SIZE_VT_EN" data-ref="_M/G4x_GMCH_SIZE_VT_EN">G4x_GMCH_SIZE_VT_EN</dfn>	(0x8 &lt;&lt; 8)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/G4x_GMCH_SIZE_VT_1M" data-ref="_M/G4x_GMCH_SIZE_VT_1M">G4x_GMCH_SIZE_VT_1M</dfn>	(G4x_GMCH_SIZE_1M | G4x_GMCH_SIZE_VT_EN)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/G4x_GMCH_SIZE_VT_1_5M" data-ref="_M/G4x_GMCH_SIZE_VT_1_5M">G4x_GMCH_SIZE_VT_1_5M</dfn>	((0x2 &lt;&lt; 8) | G4x_GMCH_SIZE_VT_EN)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/G4x_GMCH_SIZE_VT_2M" data-ref="_M/G4x_GMCH_SIZE_VT_2M">G4x_GMCH_SIZE_VT_2M</dfn>	(G4x_GMCH_SIZE_2M | G4x_GMCH_SIZE_VT_EN)</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/GFX_FLSH_CNTL" data-ref="_M/GFX_FLSH_CNTL">GFX_FLSH_CNTL</dfn>		0x2170 /* 915+ */</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/I810_DRAM_CTL" data-ref="_M/I810_DRAM_CTL">I810_DRAM_CTL</dfn>		0x3000</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/I810_DRAM_ROW_0" data-ref="_M/I810_DRAM_ROW_0">I810_DRAM_ROW_0</dfn>		0x00000001</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/I810_DRAM_ROW_0_SDRAM" data-ref="_M/I810_DRAM_ROW_0_SDRAM">I810_DRAM_ROW_0_SDRAM</dfn>	0x00000001</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* Intel 815 register */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/INTEL_815_APCONT" data-ref="_M/INTEL_815_APCONT">INTEL_815_APCONT</dfn>	0x51</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/INTEL_815_ATTBASE_MASK" data-ref="_M/INTEL_815_ATTBASE_MASK">INTEL_815_ATTBASE_MASK</dfn>	~0x1FFFFFFF</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* Intel i820 registers */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/INTEL_I820_RDCR" data-ref="_M/INTEL_I820_RDCR">INTEL_I820_RDCR</dfn>		0x51</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/INTEL_I820_ERRSTS" data-ref="_M/INTEL_I820_ERRSTS">INTEL_I820_ERRSTS</dfn>	0xc8</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* Intel i840 registers */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/INTEL_I840_MCHCFG" data-ref="_M/INTEL_I840_MCHCFG">INTEL_I840_MCHCFG</dfn>	0x50</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/INTEL_I840_ERRSTS" data-ref="_M/INTEL_I840_ERRSTS">INTEL_I840_ERRSTS</dfn>	0xc8</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/* Intel i850 registers */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/INTEL_I850_MCHCFG" data-ref="_M/INTEL_I850_MCHCFG">INTEL_I850_MCHCFG</dfn>	0x50</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/INTEL_I850_ERRSTS" data-ref="_M/INTEL_I850_ERRSTS">INTEL_I850_ERRSTS</dfn>	0xc8</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* intel 915G registers */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/I915_GMADR_BAR" data-ref="_M/I915_GMADR_BAR">I915_GMADR_BAR</dfn>	2</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/I915_MMADR_BAR" data-ref="_M/I915_MMADR_BAR">I915_MMADR_BAR</dfn>	0</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/I915_PTE_BAR" data-ref="_M/I915_PTE_BAR">I915_PTE_BAR</dfn>	3</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/I915_GMCH_GMS_STOLEN_48M" data-ref="_M/I915_GMCH_GMS_STOLEN_48M">I915_GMCH_GMS_STOLEN_48M</dfn>	(0x6 &lt;&lt; 4)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/I915_GMCH_GMS_STOLEN_64M" data-ref="_M/I915_GMCH_GMS_STOLEN_64M">I915_GMCH_GMS_STOLEN_64M</dfn>	(0x7 &lt;&lt; 4)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/G33_GMCH_GMS_STOLEN_128M" data-ref="_M/G33_GMCH_GMS_STOLEN_128M">G33_GMCH_GMS_STOLEN_128M</dfn>	(0x8 &lt;&lt; 4)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/G33_GMCH_GMS_STOLEN_256M" data-ref="_M/G33_GMCH_GMS_STOLEN_256M">G33_GMCH_GMS_STOLEN_256M</dfn>	(0x9 &lt;&lt; 4)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_GMS_STOLEN_96M" data-ref="_M/INTEL_GMCH_GMS_STOLEN_96M">INTEL_GMCH_GMS_STOLEN_96M</dfn>	(0xa &lt;&lt; 4)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_GMS_STOLEN_160M" data-ref="_M/INTEL_GMCH_GMS_STOLEN_160M">INTEL_GMCH_GMS_STOLEN_160M</dfn>	(0xb &lt;&lt; 4)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_GMS_STOLEN_224M" data-ref="_M/INTEL_GMCH_GMS_STOLEN_224M">INTEL_GMCH_GMS_STOLEN_224M</dfn>	(0xc &lt;&lt; 4)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_GMS_STOLEN_352M" data-ref="_M/INTEL_GMCH_GMS_STOLEN_352M">INTEL_GMCH_GMS_STOLEN_352M</dfn>	(0xd &lt;&lt; 4)</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/I915_IFPADDR" data-ref="_M/I915_IFPADDR">I915_IFPADDR</dfn>    0x60</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/I830_HIC" data-ref="_M/I830_HIC">I830_HIC</dfn>        0x70</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* Intel 965G registers */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/I965_MSAC" data-ref="_M/I965_MSAC">I965_MSAC</dfn> 0x62</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/I965_IFPADDR" data-ref="_M/I965_IFPADDR">I965_IFPADDR</dfn>    0x70</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/* Intel 7505 registers */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/INTEL_I7505_APSIZE" data-ref="_M/INTEL_I7505_APSIZE">INTEL_I7505_APSIZE</dfn>	0x74</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/INTEL_I7505_NCAPID" data-ref="_M/INTEL_I7505_NCAPID">INTEL_I7505_NCAPID</dfn>	0x60</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/INTEL_I7505_NISTAT" data-ref="_M/INTEL_I7505_NISTAT">INTEL_I7505_NISTAT</dfn>	0x6c</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/INTEL_I7505_ATTBASE" data-ref="_M/INTEL_I7505_ATTBASE">INTEL_I7505_ATTBASE</dfn>	0x78</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/INTEL_I7505_ERRSTS" data-ref="_M/INTEL_I7505_ERRSTS">INTEL_I7505_ERRSTS</dfn>	0x42</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/INTEL_I7505_AGPCTRL" data-ref="_M/INTEL_I7505_AGPCTRL">INTEL_I7505_AGPCTRL</dfn>	0x70</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/INTEL_I7505_MCHCFG" data-ref="_M/INTEL_I7505_MCHCFG">INTEL_I7505_MCHCFG</dfn>	0x50</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* pci devices ids */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_E7221_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_E7221_HB">PCI_DEVICE_ID_INTEL_E7221_HB</dfn>	0x2588</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_E7221_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_E7221_IG">PCI_DEVICE_ID_INTEL_E7221_IG</dfn>	0x258a</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82946GZ_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_82946GZ_HB">PCI_DEVICE_ID_INTEL_82946GZ_HB</dfn>      0x2970</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82946GZ_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_82946GZ_IG">PCI_DEVICE_ID_INTEL_82946GZ_IG</dfn>      0x2972</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82G35_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_82G35_HB">PCI_DEVICE_ID_INTEL_82G35_HB</dfn>     0x2980</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82G35_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_82G35_IG">PCI_DEVICE_ID_INTEL_82G35_IG</dfn>     0x2982</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82965Q_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_82965Q_HB">PCI_DEVICE_ID_INTEL_82965Q_HB</dfn>       0x2990</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82965Q_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_82965Q_IG">PCI_DEVICE_ID_INTEL_82965Q_IG</dfn>       0x2992</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82965G_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_82965G_HB">PCI_DEVICE_ID_INTEL_82965G_HB</dfn>       0x29A0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82965G_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_82965G_IG">PCI_DEVICE_ID_INTEL_82965G_IG</dfn>       0x29A2</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82965GM_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_82965GM_HB">PCI_DEVICE_ID_INTEL_82965GM_HB</dfn>      0x2A00</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82965GM_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_82965GM_IG">PCI_DEVICE_ID_INTEL_82965GM_IG</dfn>      0x2A02</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82965GME_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_82965GME_HB">PCI_DEVICE_ID_INTEL_82965GME_HB</dfn>     0x2A10</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82965GME_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_82965GME_IG">PCI_DEVICE_ID_INTEL_82965GME_IG</dfn>     0x2A12</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82945GME_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_82945GME_HB">PCI_DEVICE_ID_INTEL_82945GME_HB</dfn>     0x27AC</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_82945GME_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_82945GME_IG">PCI_DEVICE_ID_INTEL_82945GME_IG</dfn>     0x27AE</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_PINEVIEW_M_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_PINEVIEW_M_HB">PCI_DEVICE_ID_INTEL_PINEVIEW_M_HB</dfn>        0xA010</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_PINEVIEW_M_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_PINEVIEW_M_IG">PCI_DEVICE_ID_INTEL_PINEVIEW_M_IG</dfn>        0xA011</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_PINEVIEW_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_PINEVIEW_HB">PCI_DEVICE_ID_INTEL_PINEVIEW_HB</dfn>         0xA000</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_PINEVIEW_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_PINEVIEW_IG">PCI_DEVICE_ID_INTEL_PINEVIEW_IG</dfn>         0xA001</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_G33_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_G33_HB">PCI_DEVICE_ID_INTEL_G33_HB</dfn>          0x29C0</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_G33_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_G33_IG">PCI_DEVICE_ID_INTEL_G33_IG</dfn>          0x29C2</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_Q35_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_Q35_HB">PCI_DEVICE_ID_INTEL_Q35_HB</dfn>          0x29B0</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_Q35_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_Q35_IG">PCI_DEVICE_ID_INTEL_Q35_IG</dfn>          0x29B2</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_Q33_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_Q33_HB">PCI_DEVICE_ID_INTEL_Q33_HB</dfn>          0x29D0</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_Q33_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_Q33_IG">PCI_DEVICE_ID_INTEL_Q33_IG</dfn>          0x29D2</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_B43_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_B43_HB">PCI_DEVICE_ID_INTEL_B43_HB</dfn>          0x2E40</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_B43_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_B43_IG">PCI_DEVICE_ID_INTEL_B43_IG</dfn>          0x2E42</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_B43_1_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_B43_1_HB">PCI_DEVICE_ID_INTEL_B43_1_HB</dfn>        0x2E90</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_B43_1_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_B43_1_IG">PCI_DEVICE_ID_INTEL_B43_1_IG</dfn>        0x2E92</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_GM45_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_GM45_HB">PCI_DEVICE_ID_INTEL_GM45_HB</dfn>         0x2A40</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_GM45_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_GM45_IG">PCI_DEVICE_ID_INTEL_GM45_IG</dfn>         0x2A42</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_EAGLELAKE_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_EAGLELAKE_HB">PCI_DEVICE_ID_INTEL_EAGLELAKE_HB</dfn>        0x2E00</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_EAGLELAKE_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_EAGLELAKE_IG">PCI_DEVICE_ID_INTEL_EAGLELAKE_IG</dfn>        0x2E02</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_Q45_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_Q45_HB">PCI_DEVICE_ID_INTEL_Q45_HB</dfn>          0x2E10</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_Q45_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_Q45_IG">PCI_DEVICE_ID_INTEL_Q45_IG</dfn>          0x2E12</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_G45_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_G45_HB">PCI_DEVICE_ID_INTEL_G45_HB</dfn>          0x2E20</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_G45_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_G45_IG">PCI_DEVICE_ID_INTEL_G45_IG</dfn>          0x2E22</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_G41_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_G41_HB">PCI_DEVICE_ID_INTEL_G41_HB</dfn>          0x2E30</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_G41_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_G41_IG">PCI_DEVICE_ID_INTEL_G41_IG</dfn>          0x2E32</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_D_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_D_HB">PCI_DEVICE_ID_INTEL_IRONLAKE_D_HB</dfn>	    0x0040</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_D2_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_D2_HB">PCI_DEVICE_ID_INTEL_IRONLAKE_D2_HB</dfn>	    0x0069</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_D_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_D_IG">PCI_DEVICE_ID_INTEL_IRONLAKE_D_IG</dfn>	    0x0042</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB">PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB</dfn>	    0x0044</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_MA_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_MA_HB">PCI_DEVICE_ID_INTEL_IRONLAKE_MA_HB</dfn>	    0x0062</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_MC2_HB" data-ref="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_MC2_HB">PCI_DEVICE_ID_INTEL_IRONLAKE_MC2_HB</dfn>    0x006a</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG" data-ref="_M/PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG">PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG</dfn>	    0x0046</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#<span data-ppcond="5">endif</span></u></td></tr>
<tr><th id="195">195</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='intel-agp.c.html'>linux/drivers/char/agp/intel-agp.c</a><br/>Generated on <em>2019-Oct-10</em> from project linux revision <em>4.15.10</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
