INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Edonis' on host 'desktop-2m32jfd' (Windows NT_amd64 version 6.2) on Wed May 21 14:40:48 +0200 2025
INFO: [HLS 200-10] In directory 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel2'
Sourcing Tcl script 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel2/prj_kernel2/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel2/prj_kernel2'.
INFO: [HLS 200-10] Adding design file 'kernel2.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'kernel2_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel2/prj_kernel2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.484 ; gain = 92.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.484 ; gain = 92.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.484 ; gain = 92.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.484 ; gain = 92.977
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.484 ; gain = 92.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.484 ; gain = 92.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.922 seconds; current allocated memory: 100.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 100.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel2/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel2'.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 100.874 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.484 ; gain = 92.977
INFO: [VHDL 208-304] Generating VHDL RTL for kernel2.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel2.
INFO: [HLS 200-112] Total elapsed time: 5.594 seconds; peak allocated memory: 100.874 MB.
