<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2020-01-07T20:14:14.555+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2020-01-07T20:14:09.730+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: f658e6e1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2659.602 ; gain = 1.004 ; free physical = 1198 ; free virtual = 7826&#xA;Post Restoration Checksum: NetGraph: 781e46c3 NumContArr: 7e3aa01e Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: f658e6e1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2659.602 ; gain = 1.004 ; free physical = 1199 ; free virtual = 7827&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: f658e6e1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2659.602 ; gain = 1.004 ; free physical = 1182 ; free virtual = 7810&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: f658e6e1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2659.602 ; gain = 1.004 ; free physical = 1182 ; free virtual = 7810&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 208cb9bb1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2659.602 ; gain = 1.004 ; free physical = 1177 ; free virtual = 7805" projectName="HLS" solutionName="solution1" date="2020-01-07T20:14:04.726+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_bready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_bready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.838+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.837+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.835+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.834+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.832+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.831+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.829+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.828+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.826+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.825+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.823+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.822+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.820+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2020-01-07T20:13:44.819+0900" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
