-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 11:31:55 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      48  123017     123023            0  0        ? 
    Design Total:                                     48  123017     123023            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(10,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_in(9,32)                                              0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_in_wait(7)                                       0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(13)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_48c33633fffddef438ac148bf33666256036()        97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_e7244821cb27245804479f813dfcbd1a635c()        64.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,1,0,11)                                     10.000     0.000     10.000            9.000 1.035          0           1 
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3           3 
    mgc_add(10,0,2,1,11)                                     10.000     0.000     10.000            9.000 1.035          1           0 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(22,0,1,1,23)                                     22.000     0.000     22.000           21.000 1.215          1           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          5           4 
    mgc_add(33,0,32,0,33)                                    33.000     0.000     33.000           32.000 1.380          1           1 
    mgc_add(4,0,2,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          34 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_and(10,2)                                            10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           0 
    mgc_mul(32,0,32,0,32)                                  1840.000     3.000     16.000            0.000 4.768          0           1 
    mgc_mul(32,0,32,0,64)                                  2480.000     4.000     48.000            0.000 6.096          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0           2 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          1          11 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           1 
    mgc_mux1hot(10,3)                                        14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,8)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0          25 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           4 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           8 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          12 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         5287.079     7.000    870.000          230.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   3578.3          9079.0          5292.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           3578.3 (100%)   9074.0 (100%)   5287.1 (100%) 
      MUX:                32.0   (1%)    511.7   (6%)    428.7   (8%) 
      FUNC:             3546.3  (99%)   8442.3  (93%)   4742.3  (90%) 
      LOGIC:               0.0           120.0   (1%)    116.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             5.0   (0%)      5.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             5.0 (100%)      5.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                           Size(bits) Gated Register CG Opt Done Variables                                                            
    ---------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    COMP_LOOP:twiddle_f.sva                    32         Y           Y      COMP_LOOP:twiddle_f.sva                                              
    COMP_LOOP:twiddle_help.sva                 32         Y           Y      COMP_LOOP:twiddle_help.sva                                           
    VEC_LOOP:j.sva                             32         Y           Y      VEC_LOOP:j.sva                                                       
                                                                             VEC_LOOP:j.sva#1                                                     
    VEC_LOOP:modulo_sub(return).sva            32         Y           Y      VEC_LOOP:modulo_sub(return).sva                                      
                                                                             factor1.sva                                                          
    mult:res.sva                               32         Y                  mult:res.sva                                                         
    mult:x.sva                                 32         Y           Y      mult:x.sva                                                           
                                                                             operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    mult:z:mul.itm                             32         Y           Y      mult:z:mul.itm                                                       
    p.sva                                      32         Y           Y      p.sva                                                                
    twiddle:rsci.qa_d.bfwt(31:0)               32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                                         
    twiddle_h:rsci.qa_d.bfwt(31:0)             32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                                       
    vec:rsci.qa_d.bfwt(31:0)                   32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                                             
    vec:rsci.qa_d.bfwt(63:32)                  32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                                            
    STAGE_LOOP:lshift.psp.sva                  11         Y           Y      STAGE_LOOP:lshift.psp.sva                                            
    COMP_LOOP:k(10:0).sva(9:0)                 10         Y           Y      COMP_LOOP:k(10:0).sva(9:0)                                           
    VEC_LOOP:acc#1.cse.sva                     10         Y           Y      VEC_LOOP:acc#1.cse.sva                                               
    VEC_LOOP:acc#10.cse.sva                    10         Y           Y      VEC_LOOP:acc#10.cse.sva                                              
    STAGE_LOOP:i(3:0).sva                       4         Y           Y      STAGE_LOOP:i(3:0).sva                                                
    VEC_LOOP:slc(VEC_LOOP:acc)(22).itm          1         Y           Y      VEC_LOOP:slc(VEC_LOOP:acc)(22).itm                                   
                                                                             run_ac_sync_tmp_dobj.sva                                             
    complete:rsci.bcwt                          1                            complete:rsci.bcwt                                                   
    core.wten.reg                               1                            core.wten.reg                                                        
    reg(complete:rsci.oswt).cse                 1         Y                  reg(complete:rsci.oswt).cse                                          
    reg(ensig.cgo).cse                          1         Y                  reg(ensig.cgo).cse                                                   
    reg(run:rsci.oswt).cse                      1         Y                  reg(run:rsci.oswt).cse                                               
    reg(twiddle:rsci.oswt).cse                  1         Y                  reg(twiddle:rsci.oswt).cse                                           
    reg(vec:rsc.triosy:obj.iswt0).cse           1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                                    
    reg(vec:rsci.oswt#1).cse                    1         Y                  reg(vec:rsci.oswt#1).cse                                             
    reg(vec:rsci.oswt).cse                      1         Y                  reg(vec:rsci.oswt).cse                                               
    run:rsci.bcwt                               1                            run:rsci.bcwt                                                        
    run:rsci.ivld.bfwt                          1         Y           Y      run:rsci.ivld.bfwt                                                   
    twiddle:rsci.bcwt                           1                            twiddle:rsci.bcwt                                                    
    twiddle_h:rsci.bcwt                         1                            twiddle_h:rsci.bcwt                                                  
    vec:rsci.bcwt                               1                            vec:rsci.bcwt                                                        
    vec:rsci.bcwt#1                             1                            vec:rsci.bcwt#1                                                      
                                                                                                                                                  
    Total:                                    445            438         399 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.90)                
    
  Timing Report
    Critical Path
      Max Delay:  8.490658
      Slack:      1.5093420000000002
      
      Path                                                                                                                                   Startpoint                                                            Endpoint                                    Delay  Slack  
      -------------------------------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- ------------------------------------------- ------ ------
      1                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIT_precomp/twiddle:rsc.adra     8.4907 1.5093 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                                   mgc_reg_pos_4_0_0_0_0_1_1                                                                                         0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1                                                                                       mgc_not_4                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc                                                                                  mgc_addc_4_0_4_0_4                                                                                                0.9450 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                                                0.0000 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.rg                                                                            mgc_shift_l_v5_1_0_4_10                                                                                           0.5500 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                             0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc                                                                                                                                                                                                                       0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc.itm                                                                                                                                                                                                                   0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1                                                                                mgc_mux_32_1_2                                                                                                    0.0800 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                                              0.0000 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.9907 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)                                                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm                                                                                                                                                                                    0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                 0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                             0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                    0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(9-0)                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(9-0).itm                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                              0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                              0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(9-0)#2                                                                                                                              0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                   0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                     0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                         0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                    0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                               0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 7.9907 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(9-0)                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                               0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)gen/adra                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                                0.5000 8.4907 
                                                                                                                                                                                                                                                                             
      2                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIT_precomp/twiddle:rsc.adrb     8.4907 1.5093 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                                   mgc_reg_pos_4_0_0_0_0_1_1                                                                                         0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1                                                                                       mgc_not_4                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc                                                                                  mgc_addc_4_0_4_0_4                                                                                                0.9450 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                                                0.0000 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.rg                                                                            mgc_shift_l_v5_1_0_4_10                                                                                           0.5500 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                             0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc                                                                                                                                                                                                                       0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc.itm                                                                                                                                                                                                                   0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1                                                                                mgc_mux_32_1_2                                                                                                    0.0800 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                                              0.0000 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.9907 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)                                                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm                                                                                                                                                                                    0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                 0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                             0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                    0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(9-0)                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(9-0).itm                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                              0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                              0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(9-0)#2                                                                                                                              0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                   0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                     0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                         0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                    0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                               0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 7.9907 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(19-10)                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                               0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                                0.5000 8.4907 
                                                                                                                                                                                                                                                                             
      3                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIT_precomp/twiddle_h:rsc.adrb   8.4907 1.5093 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                                   mgc_reg_pos_4_0_0_0_0_1_1                                                                                         0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1                                                                                       mgc_not_4                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc                                                                                  mgc_addc_4_0_4_0_4                                                                                                0.9450 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                                                0.0000 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.rg                                                                            mgc_shift_l_v5_1_0_4_10                                                                                           0.5500 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                             0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc                                                                                                                                                                                                                       0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc.itm                                                                                                                                                                                                                   0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1                                                                                mgc_mux_32_1_2                                                                                                    0.0800 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                                              0.0000 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.9907 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)#1                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)#1.itm                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                              0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                          0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                                0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(9-0)                                                                                                                                               0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(9-0).itm                                                                                                                                           0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                             0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                         0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(9-0)#2                                                                                                                     0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                             0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                 0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                         0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                     0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                          0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                           0.0000 7.9907 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                   0.0000 7.9907 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                               0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(19-10)                                                                                                                   0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                            0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                              0.5000 8.4907 
                                                                                                                                                                                                                                                                             
      4                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra   8.4907 1.5093 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                                   mgc_reg_pos_4_0_0_0_0_1_1                                                                                         0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1                                                                                       mgc_not_4                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc                                                                                  mgc_addc_4_0_4_0_4                                                                                                0.9450 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                                                0.0000 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.rg                                                                            mgc_shift_l_v5_1_0_4_10                                                                                           0.5500 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                             0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc                                                                                                                                                                                                                       0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc.itm                                                                                                                                                                                                                   0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1                                                                                mgc_mux_32_1_2                                                                                                    0.0800 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                                              0.0000 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.9907 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)#1                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)#1.itm                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                              0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                          0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                                0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(9-0)                                                                                                                                               0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(9-0).itm                                                                                                                                           0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                             0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                         0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(9-0)#2                                                                                                                     0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                             0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                 0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                         0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                     0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                          0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                           0.0000 7.9907 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                   0.0000 7.9907 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                               0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(9-0)                                                                                                                     0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                            0.0000 7.9907 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)gen/adra                                                                                                                                                        0.0000 7.9907 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                              0.5000 8.4907 
                                                                                                                                                                                                                                                                             
      5                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIT_precomp:core/reg(mult:x)     8.0707 1.9293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                                   mgc_reg_pos_4_0_0_0_0_1_1                                                                                         0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1                                                                                       mgc_not_4                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc                                                                                  mgc_addc_4_0_4_0_4                                                                                                0.9450 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                                                0.0000 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.rg                                                                            mgc_shift_l_v5_1_0_4_10                                                                                           0.5500 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                             0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc                                                                                                                                                                                                                       0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc.itm                                                                                                                                                                                                                   0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1                                                                                mgc_mux_32_1_2                                                                                                    0.0800 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                                              0.0000 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.9907 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(63-32)                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(63-32).itm                                                                                                                                                                                  0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:VEC_LOOP:mux#1                                                                                  mgc_mux_32_1_2                                                                                                    0.0800 8.0707 
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm                                                                                                                                                                                                0.0000 8.0707 
        inPlaceNTT_DIT_precomp:core/reg(mult:x)                                                                                              mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 8.0707 
                                                                                                                                                                                                                                                                             
      6                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIT_precomp:core/reg(mult:z:mul) 7.9907 2.0093 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                                   mgc_reg_pos_4_0_0_0_0_1_1                                                                                         0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1                                                                                       mgc_not_4                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc                                                                                  mgc_addc_4_0_4_0_4                                                                                                0.9450 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                                                0.0000 1.2650 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.rg                                                                            mgc_shift_l_v5_1_0_4_10                                                                                           0.5500 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                             0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc                                                                                                                                                                                                                       0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/conc.itm                                                                                                                                                                                                                   0.0000 1.8150 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1                                                                                mgc_mux_32_1_2                                                                                                    0.0800 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                                              0.0000 1.8950 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.9907 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0)                                                                                                                                                                                       0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0).itm                                                                                                                                                                                   0.0000 7.9907 
        inPlaceNTT_DIT_precomp:core/reg(mult:z:mul)                                                                                          mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 7.9907 
                                                                                                                                                                                                                                                                             
      7                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))           inPlaceNTT_DIT_precomp:core/reg(mult:z:mul) 6.9657 3.0343 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                                                          mgc_reg_pos_10_0_0_0_0_1_1                                                                                        0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(10:0).sva(9:0)                                                                                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/conc#1                                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/conc#1.itm                                                                                                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#1                                                                              mgc_mux1hot_32_3                                                                                                  0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#1.itm                                                                                                                                                                                            0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 6.9657 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0)                                                                                                                                                                                       0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0).itm                                                                                                                                                                                   0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/reg(mult:z:mul)                                                                                          mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 6.9657 
                                                                                                                                                                                                                                                                             
      8                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help)               inPlaceNTT_DIT_precomp:core/reg(mult:z:mul) 6.9657 3.0343 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help)                                                                              mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help.sva                                                                                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#1                                                                              mgc_mux1hot_32_3                                                                                                  0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#1.itm                                                                                                                                                                                            0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 6.9657 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0)                                                                                                                                                                                       0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0).itm                                                                                                                                                                                   0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/reg(mult:z:mul)                                                                                          mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 6.9657 
                                                                                                                                                                                                                                                                             
      9                                                                                                                                      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f)                  inPlaceNTT_DIT_precomp:core/reg(mult:z:mul) 6.9657 3.0343 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f)                                                                                 mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f.sva                                                                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#1                                                                              mgc_mux1hot_32_3                                                                                                  0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#1.itm                                                                                                                                                                                            0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 6.9657 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0)                                                                                                                                                                                       0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0).itm                                                                                                                                                                                   0.0000 6.9657 
        inPlaceNTT_DIT_precomp:core/reg(mult:z:mul)                                                                                          mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 6.9657 
                                                                                                                                                                                                                                                                             
      10                                                                                                                                     inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:z:mul) 6.7257 3.2743 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                             Component                                                                                                         Delta  Delay  
        --------                                                                                                                             ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#6                                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#6.itm                                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.itm                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1                                                                                mgc_mux_32_1_2                                                                                                    0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                                              0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mul:rg                                                                               mgc_mul_32_0_32_0_64                                                                                              6.0957 6.7257 
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                                      0.0000 6.7257 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0)                                                                                                                                                                                       0.0000 6.7257 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(31-0).itm                                                                                                                                                                                   0.0000 6.7257 
        inPlaceNTT_DIT_precomp:core/reg(mult:z:mul)                                                                                          mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 6.7257 
                                                                                                                                                                                                                                                                             
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                        Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                       slc(fsm_output)(0)#2.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                       or#32.rmff                                                 7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                     slc(fsm_output)(4)#7.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                   slc(fsm_output)(2)#3.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                  and#64.itm                                                 7.0550  2.9450          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            slc(fsm_output)(15)#6.itm                                 10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                           or#46.rmff                                                 7.4550  2.5450          
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                   p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          8.4850  1.5150          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               STAGE_LOOP:lshift.itm                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                          COMP_LOOP:k:COMP_LOOP:k:and.itm                            8.0150  1.9850          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help)                                              twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f)                                                 twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j)                                                          VEC_LOOP:VEC_LOOP:and.itm                                  7.5350  2.4650          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:slc(VEC_LOOP:acc)(22))                                      VEC_LOOP:VEC_LOOP:mux.itm                                  6.7900  3.2100          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                     VEC_LOOP:acc#10.cse.sva#1                                  7.6100  2.3900          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                      VEC_LOOP:acc#1.cse.sva:mx0w0                               8.0950  1.9050          
      inPlaceNTT_DIT_precomp:core/reg(mult:x)                                                              VEC_LOOP:VEC_LOOP:mux#1.itm                                1.9293  8.0707          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:modulo_sub(return))                                         factor1:factor1:mux.itm                                    7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(mult:z:mul)                                                          COMP_LOOP:twiddle_f:slc(z.out)(31-0).itm                   2.0093  7.9907          
      inPlaceNTT_DIT_precomp:core/reg(mult:res)                                                            mult:res:acc.itm                                           3.5475  6.4525          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIT_precomp                                                                               run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adra                                               7.1100  2.8900          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.da                                                 9.1000  0.9000          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adrb                                               7.1100  2.8900          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.db                                                 9.1000  0.9000          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adra                                           1.5093  8.4907          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adrb                                           1.5093  8.4907          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adra                                         1.5093  8.4907          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adrb                                         1.5093  8.4907          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        33     1 
    -                                                        32     4 
    -                                                        23     1 
    -                                                        11     2 
    -                                                        10     3 
    and                                                               
    -                                                        32     1 
    -                                                         2     1 
    -                                                        10     1 
    -                                                         1    37 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_48c33633fffddef438ac148bf33666256036                   
    -                                                        32     1 
    modulo_sub_e7244821cb27245804479f813dfcbd1a635c                   
    -                                                        32     1 
    mul                                                               
    -                                                        64     1 
    -                                                        32     1 
    mux                                                               
    -                                                         4     1 
    -                                                        32    11 
    -                                                        10     1 
    -                                                         1     2 
    mux1h                                                             
    -                                                        32     1 
    -                                                        10     1 
    nand                                                              
    -                                                         1     1 
    nor                                                               
    -                                                         1    19 
    not                                                               
    -                                                         4     2 
    -                                                        32     4 
    -                                                        10     1 
    -                                                         1    25 
    or                                                                
    -                                                         1    13 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         4     1 
    -                                                        32    12 
    -                                                        11     1 
    -                                                        10     3 
    -                                                         1    16 
    
  End of Report
