Vivado Simulator 2016.4
Time resolution is 100 fs
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_sim.identifier.inst.axi_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Reset Deasserted

/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/test/reg_expect.axi: end of stimuli @ 1000 ns.
Note: Time is 1000 ns.
Time: 1 us  Iteration: 9  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 1000 ns.
Time: 1 us  Iteration: 9  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 1000 ns.
Time: 1 us  Iteration: 9  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 1000 ns.
Time: 1 us  Iteration: 9  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 1000 ns.
Time: 1 us  Iteration: 9  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
1010 ns. Info: barrier request transactor
Note: Time is 1010 ns.
Time: 1010 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1010 ns.
Time: 1010 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1010 ns.
Time: 1010 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1010 ns.
Time: 1010 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1010 ns.
Time: 1010 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1015 ns.
Time: 1015 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1015 ns.
Time: 1015 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1015 ns.
Time: 1015 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1015 ns.
Time: 1015 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1015 ns.
Time: 1015 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1017 ns.
Time: 1017 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
1017 ns.Info: barrier complete transactor
Note: Time is 1025 ns.
Time: 1025 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1025 ns.
Time: 1025 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1025 ns.
Time: 1025 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1025 ns.
Time: 1025 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1025 ns.
Time: 1025 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1030 ns.
Time: 1030 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1030 ns.
Time: 1030 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1030 ns.
Time: 1030 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1030 ns.
Time: 1030 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1030 ns.
Time: 1030 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
1120 ns. Info: barrier request transactor
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 3 barriers
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 3 barriers
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 3 barriers
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 1122 ns.
Time: 1122 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 3 barriers
1122 ns.Info: barrier complete transactor
Note: Time is 1130 ns.
Time: 1130 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1130 ns.
Time: 1130 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1130 ns.
Time: 1130 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1130 ns.
Time: 1130 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 1135 ns.
Time: 1135 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1135 ns.
Time: 1135 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1135 ns.
Time: 1135 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 1135 ns.
Time: 1135 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
1230 ns. Info: barrier request transactor
Note: Time is 3270 ns.
Time: 3270500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 3275 ns.
Time: 3275 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 3 barriers
Note: Time is 3285 ns.
Time: 3285 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: 1 ingress packets
Note: Time is 3290 ns.
Time: 3290 ns  Iteration: 6  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 1 pkts
Note: Time is 3311 ns.
Time: 3311 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete

/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/test/nf_interface_0_stim.axi: end of stimuli @ 3311 ns.
Note: Time is 3311 ns.
Time: 3311 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete

/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/test/nf_interface_1_stim.axi: end of stimuli @ 3311 ns.
Note: Time is 3311 ns.
Time: 3311 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete

/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/test/nf_interface_2_stim.axi: end of stimuli @ 3311 ns.
Note: Time is 3311 ns.
Time: 3311 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete

/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/test/nf_interface_3_stim.axi: end of stimuli @ 3311 ns.
Note: Time is 3311 ns.
Time: 3311 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd
Info: barrier complete

/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/test/dma_0_stim.axi: end of stimuli @ 3311 ns.
3311 ns.Info: barrier complete transactor

/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/test/reg_stim.axi: end of stimuli @ 3410 ns.
