{
  "name": "std::sync::once_lock::OnceLock::<T>::take",
  "span": "$library/std/src/sync/once_lock.rs:505:5: 505:40",
  "mir": "fn std::sync::once_lock::OnceLock::<T>::take(_1: &mut sync::once_lock::OnceLock<T>) -> core::option::Option<T> {\n    let mut _0: core::option::Option<T>;\n    let mut _2: bool;\n    let mut _3: &sync::once_lock::OnceLock<T>;\n    let mut _4: sync::once::Once;\n    let mut _5: T;\n    let mut _6: &core::mem::MaybeUninit<T>;\n    let  _7: &mut core::mem::MaybeUninit<T>;\n    let mut _8: *mut core::mem::MaybeUninit<T>;\n    let mut _9: &core::cell::UnsafeCell<core::mem::MaybeUninit<T>>;\n    let mut _10: *const ();\n    let mut _11: usize;\n    let mut _12: usize;\n    let mut _13: usize;\n    let mut _14: bool;\n    let mut _15: *const ();\n    let mut _16: usize;\n    let mut _17: bool;\n    let mut _18: bool;\n    let mut _19: bool;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = &(*_1);\n        _2 = sync::once_lock::OnceLock::<T>::is_initialized(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        switchInt(move _2) -> [0: bb6, otherwise: bb2];\n    }\n    bb2: {\n        StorageDead(_3);\n        StorageLive(_4);\n        _4 = sync::once::Once::new() -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        ((*_1).0: sync::once::Once) = move _4;\n        StorageDead(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = &((*_1).1: core::cell::UnsafeCell<core::mem::MaybeUninit<T>>);\n        _8 = core::cell::UnsafeCell::<core::mem::MaybeUninit<T>>::get(move _9) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_9);\n        _10 = _8 as *const ();\n        _11 = _10 as usize;\n        _12 = Sub(<core::mem::MaybeUninit<T> as core::mem::SizedTypeProperties>::ALIGN, 1_usize);\n        _13 = BitAnd(_11, _12);\n        _14 = Eq(_13, 0_usize);\n        assert(_14, \"misaligned pointer dereference: address must be a multiple of {} but is {}\",<core::mem::MaybeUninit<T> as core::mem::SizedTypeProperties>::ALIGN, _11) -> [success: bb8, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_6);\n        _0 = core::option::Option::Some(move _5);\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_5);\n        goto -> bb7;\n    }\n    bb6: {\n        StorageDead(_3);\n        _0 = core::option::Option::None;\n        goto -> bb7;\n    }\n    bb7: {\n        StorageDead(_2);\n        return;\n    }\n    bb8: {\n        _15 = _8 as *const ();\n        _16 = _15 as usize;\n        _17 = Eq(_16, 0_usize);\n        _18 = BitAnd(_17, true);\n        _19 = Not(_18);\n        assert(_19, \"null pointer dereference occurred\") -> [success: bb9, unwind unreachable];\n    }\n    bb9: {\n        _7 = &mut (*_8);\n        _6 = &(*_7);\n        _5 = core::mem::MaybeUninit::<T>::assume_init_read(move _6) -> [return: bb5, unwind unreachable];\n    }\n}\n"
}