{"settings": [{"unitsOfMeasure": {"length": "mm", "resistance": "ohms", "capacitance": "picofarads", "inductance": "henry", "voltage": "volts", "tolerance": "percentage"}, "platformAbbreviation": "NVL", "skuAbbreviation": "H", "id": "20251014092107"}], "graphs": [{"graph": {"interface": "CNVio3", "topology": "CNVio3 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 178, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 17, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "M.2 Connector"}]}, {"graph": {"interface": "CNVio3", "topology": "CNVio3 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 178, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 17, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "M.2 Connector"}]}, {"graph": {"interface": "CNVio3", "topology": "CNVio3 Module Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 178, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 17, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "1216 Module", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "1216 Module"}]}, {"graph": {"interface": "CNVio3", "topology": "CNVio3 Module Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 178, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 17, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "1216 Module", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "1216 Module"}]}, {"graph": {"interface": "CSI CPHY", "topology": "CSI CPHY Main Link Up To 1.0 Gsps Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 617, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 495, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SOC Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector 1", "category": "Device"}, {"id": "Cable", "category": "Cable"}, {"id": "Connector 2", "category": "Device"}, {"id": "Camera Tx", "category": "Device"}], "links": [{"source": "SOC Rx", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Connector 1"}, {"source": "Connector 1", "target": "Cable"}, {"source": "Cable", "target": "Connector 2"}, {"source": "Connector 2", "target": "Camera Tx"}]}, {"graph": {"interface": "CSI CPHY", "topology": "CSI CPHY Main Link Up To 2.0 Gsps Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 370, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 295, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SOC Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector 1", "category": "Device"}, {"id": "Cable", "category": "Cable"}, {"id": "Connector 2", "category": "Device"}, {"id": "Camera Tx", "category": "Device"}], "links": [{"source": "SOC Rx", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Connector 1"}, {"source": "Connector 1", "target": "Cable"}, {"source": "Cable", "target": "Connector 2"}, {"source": "Connector 2", "target": "Camera Tx"}]}, {"graph": {"interface": "CSI CPHY", "topology": "CSI CPHY Main Link Up To 2.5 Gsps Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 295, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 234, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SOC Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector 1", "category": "Device"}, {"id": "Cable", "category": "Cable"}, {"id": "Connector 2", "category": "Device"}, {"id": "Camera Tx", "category": "Device"}], "links": [{"source": "SOC Rx", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Connector 1"}, {"source": "Connector 1", "target": "Cable"}, {"source": "Cable", "target": "Connector 2"}, {"source": "Connector 2", "target": "Camera Tx"}]}, {"graph": {"interface": "CSI DPHY", "topology": "CSI DPHY Main Link Up To 1.0 Gbps Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 635, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 305, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "VIA1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "VIA2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CABLE", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "VIA1"}, {"source": "VIA1", "target": "M1"}, {"source": "M1", "target": "VIA2"}, {"source": "VIA2", "target": "M2"}, {"source": "M2", "target": "CABLE"}]}, {"graph": {"interface": "CSI DPHY", "topology": "CSI DPHY Main Link Up To 1.5 Gbps Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 380, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 305, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "VIA1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "VIA2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CABLE", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "VIA1"}, {"source": "VIA1", "target": "M1"}, {"source": "M1", "target": "VIA2"}, {"source": "VIA2", "target": "M2"}, {"source": "M2", "target": "CABLE"}]}, {"graph": {"interface": "CSI DPHY", "topology": "CSI DPHY Main Link Up To 2.0 Gbps Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 380, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 305, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "VIA1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "VIA2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CABLE", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "VIA1"}, {"source": "VIA1", "target": "M1"}, {"source": "M1", "target": "VIA2"}, {"source": "VIA2", "target": "M2"}, {"source": "M2", "target": "CABLE"}]}, {"graph": {"interface": "CSI DPHY", "topology": "CSI DPHY Main Link Up To 2.5 Gbps Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 380, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 305, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "VIA1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "VIA2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CABLE", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "VIA1"}, {"source": "VIA1", "target": "M1"}, {"source": "M1", "target": "VIA2"}, {"source": "VIA2", "target": "M2"}, {"source": "M2", "target": "CABLE"}]}, {"graph": {"interface": "Differential Clock (Gen 3 and below support)", "topology": "CLK PCIe Gen 1-3 Add-in Card Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 304.8, "totalMinTraceLength": 76, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 228.6, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 228.6, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 228.6, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "Connector"}]}, {"graph": {"interface": "Differential Clock (Gen 3 and below support)", "topology": "CLK PCIe Gen 1-3 Device Down Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 304.8, "totalMinTraceLength": 89, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 304.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 304.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Device RX", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "Device RX"}]}, {"graph": {"interface": "Differential Clock (Gen 4 support)", "topology": "CLK PCIe Gen 4 Add-in Card Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 304.8, "totalMinTraceLength": 76, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 228.6, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 228.6, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 228.6, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "Connector"}]}, {"graph": {"interface": "Differential Clock (Gen 4 support)", "topology": "CLK PCIe Gen 4 Device Down Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 304.8, "totalMinTraceLength": 89, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 304.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 304.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Device RX", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "Device RX"}]}, {"graph": {"interface": "Differential Clock (Gen 5 support)", "topology": "CLK PCIe Gen 5 Add-in Card Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 254, "totalMinTraceLength": 50.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 177.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 177.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 177.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "Connector"}]}, {"graph": {"interface": "Differential Clock (Gen 5 support)", "topology": "CLK PCIe Gen 5 Device Down Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 254, "totalMinTraceLength": 76.2, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Device RX", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "Device RX"}]}, {"graph": {"interface": "eDP", "topology": "eDP AUX Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "eDP CONNECTOR_1", "category": "Device"}, {"id": "eDP Cable", "category": "Device"}, {"id": "eDP CONNECTOR_2", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "M3"}, {"source": "M3", "target": "eDP CONNECTOR_1"}, {"source": "eDP CONNECTOR_1", "target": "eDP Cable"}, {"source": "eDP Cable", "target": "eDP CONNECTOR_2"}]}, {"graph": {"interface": "eDP", "topology": "eDP AUX Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "eDP CONNECTOR_1", "category": "Device"}, {"id": "eDP Cable", "category": "Device"}, {"id": "eDP CONNECTOR_2", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "M3"}, {"source": "M3", "target": "eDP CONNECTOR_1"}, {"source": "eDP CONNECTOR_1", "target": "eDP Cable"}, {"source": "eDP Cable", "target": "eDP CONNECTOR_2"}]}, {"graph": {"interface": "eDP", "topology": "eDP HBR3 Main Link CTLE Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 200, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 200, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "eDP CONNECTOR_1", "category": "Device"}, {"id": "eDP Cable", "category": "Device"}, {"id": "eDP CONNECTOR_2", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "eDP CONNECTOR_1"}, {"source": "eDP CONNECTOR_1", "target": "eDP Cable"}, {"source": "eDP Cable", "target": "eDP CONNECTOR_2"}]}, {"graph": {"interface": "eDP", "topology": "eDP HBR3 Main Link CTLE+DFE Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 300, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 300, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "eDP CONNECTOR_1", "category": "Device"}, {"id": "eDP Cable", "category": "Device"}, {"id": "eDP CONNECTOR_2", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "eDP CONNECTOR_1"}, {"source": "eDP CONNECTOR_1", "target": "eDP Cable"}, {"source": "eDP Cable", "target": "eDP CONNECTOR_2"}]}, {"graph": {"interface": "eDP", "topology": "eDP HBR3 MUX CTLE Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 140, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 140, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 140, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "MUX", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "eDP CONNECTOR_1", "category": "Device"}, {"id": "eDP Cable", "category": "Device"}, {"id": "eDP CONNECTOR_2", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "MUX"}, {"source": "MUX", "target": "M3"}, {"source": "M3", "target": "AC CAP"}, {"source": "AC CAP", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "eDP CONNECTOR_1"}, {"source": "eDP CONNECTOR_1", "target": "eDP Cable"}, {"source": "eDP Cable", "target": "eDP CONNECTOR_2"}]}, {"graph": {"interface": "eDP", "topology": "eDP HBR3 MUX CTLE+DFE Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 250, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 250, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 250, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "MUX", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "eDP CONNECTOR_1", "category": "Device"}, {"id": "eDP Cable", "category": "Device"}, {"id": "eDP CONNECTOR_2", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "MUX"}, {"source": "MUX", "target": "M3"}, {"source": "M3", "target": "AC CAP"}, {"source": "AC CAP", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "eDP CONNECTOR_1"}, {"source": "eDP CONNECTOR_1", "target": "eDP Cable"}, {"source": "eDP Cable", "target": "eDP CONNECTOR_2"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Native Camera Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 326, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 300, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable assembly", "category": "Cable"}, {"id": "camera module_1", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Cable assembly"}, {"source": "Cable assembly", "target": "camera module_1"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Native Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 470, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 429, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CMC", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "eUSB2 Native Mode Device", "category": "Device"}], "links": [{"source": "SoC", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CMC"}, {"source": "CMC", "target": "M3"}, {"source": "M3", "target": "eUSB2 Native Mode Device"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Native Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 470, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 429, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CMC", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "eUSB2 Native Mode Device", "category": "Device"}], "links": [{"source": "SoC", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CMC"}, {"source": "CMC", "target": "M3"}, {"source": "M3", "target": "eUSB2 Native Mode Device"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Pre-Channel Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 203, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 173, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 15, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "eUSB2 repeater", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "eUSB2 repeater"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel Device Down Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 203, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 178, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB Repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "USB2 Device", "category": "Device"}], "links": [{"source": "eUSB Repeater", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "USB2 Device"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel M.2 Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 150, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 125, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB Repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "eUSB Repeater", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "M.2 Connector"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel Type-A Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 203, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 178, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB Repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "USB Type-A Connector", "category": "Device"}], "links": [{"source": "eUSB Repeater", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "USB Type-A Connector"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel Type-A with MUX Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 102, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 51, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6", "M7"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M6", "M7"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB2 repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "MUX", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CMC", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "ESD", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "USB Type-A Connector", "category": "Device"}], "links": [{"source": "eUSB2 repeater", "target": "M4"}, {"source": "M4", "target": "MUX"}, {"source": "MUX", "target": "M5"}, {"source": "M5", "target": "CMC"}, {"source": "CMC", "target": "M6"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "M7"}, {"source": "M7", "target": "USB Type-A Connector"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 127, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 127, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 26, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6", "M7"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M6", "M7"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB2 Repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Connector_1", "category": "Device"}, {"id": "Cable", "category": "Cable"}, {"id": "Connector_2", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CMC", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "ESD", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "USB Type-A Connector", "category": "Device"}], "links": [{"source": "eUSB2 Repeater", "target": "M4"}, {"source": "M4", "target": "Connector_1"}, {"source": "Connector_1", "target": "Cable"}, {"source": "Cable", "target": "Connector_2"}, {"source": "Connector_2", "target": "M5"}, {"source": "M5", "target": "CMC"}, {"source": "CMC", "target": "M6"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "M7"}, {"source": "M7", "target": "USB Type-A Connector"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 127, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 127, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 26, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6", "M7", "M8"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M6", "M7", "M8"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M8", "traceLengths": [{"traces": ["M6", "M7", "M8"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M9", "traceLengths": [{"traces": ["M9"], "maxTraceLength": 3.6, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB2 Repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Connector_1", "category": "Device"}, {"id": "Cable", "category": "Cable"}, {"id": "Connector_2", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CMC", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "ESD", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "M8", "category": "Trace", "baseName": "M8"}, {"id": "USB Type-A Connector", "category": "Device"}, {"id": "M9", "category": "Trace", "baseName": "M9"}], "links": [{"source": "eUSB2 Repeater", "target": "M4"}, {"source": "M4", "target": "Connector_1"}, {"source": "Connector_1", "target": "Cable"}, {"source": "Cable", "target": "Connector_2"}, {"source": "Connector_2", "target": "M5"}, {"source": "M5", "target": "CMC"}, {"source": "CMC", "target": "M6"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "M7"}, {"source": "M7", "target": "M8"}, {"source": "M8", "target": "USB Type-A Connector"}, {"source": "M7", "target": "M9"}, {"source": "M9", "target": "USB Type-A Connector"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 153, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB2 Repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Cable Connector", "category": "Device"}, {"id": "Cable", "category": "Cable"}, {"id": "USB Type-A Connector", "category": "Device"}], "links": [{"source": "eUSB2 Repeater", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "Cable Connector"}, {"source": "Cable Connector", "target": "Cable"}, {"source": "Cable", "target": "USB Type-A Connector"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel Type-C Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 203, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 178, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M8", "traceLengths": [{"traces": ["M8"], "maxTraceLength": 3.6, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB2 Repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "USB Type-C Connector", "category": "Device"}, {"id": "M8", "category": "Trace", "baseName": "M8"}], "links": [{"source": "eUSB2 Repeater", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "M7"}, {"source": "M7", "target": "USB Type-C Connector"}, {"source": "M6", "target": "M8"}, {"source": "M8", "target": "USB Type-C Connector"}]}, {"graph": {"interface": "eUSB2", "topology": "eUSB2 Repeater Post-Channel Type-C with MUX Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "totalMinTraceLength": 13, "redriverRetimer": "None", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 102, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 51, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6", "M7", "M8"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M6", "M7", "M8"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M8", "traceLengths": [{"traces": ["M6", "M7", "M8"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M9", "traceLengths": [{"traces": ["M9"], "maxTraceLength": 3.6, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "eUSB2 Repeater", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "MUX", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CMC", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "ESD", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "M8", "category": "Trace", "baseName": "M8"}, {"id": "USB Type-C Connector", "category": "Device"}, {"id": "M9", "category": "Trace", "baseName": "M9"}], "links": [{"source": "eUSB2 Repeater", "target": "M4"}, {"source": "M4", "target": "MUX"}, {"source": "MUX", "target": "M5"}, {"source": "M5", "target": "CMC"}, {"source": "CMC", "target": "M6"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "M7"}, {"source": "M7", "target": "M8"}, {"source": "M7", "target": "M9"}, {"source": "M8", "target": "USB Type-C Connector"}, {"source": "M9", "target": "USB Type-C Connector"}]}, {"graph": {"interface": "HDMI", "topology": "HDMI Retimer 12G Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 220, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 220, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 220, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "RETIMER", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "HDMI CONNECTOR", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "RETIMER"}, {"source": "RETIMER", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "HDMI CONNECTOR"}]}, {"graph": {"interface": "HDMI", "topology": "HDMI Limiting Redriver 12G Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "redriverRetimer": "Pre-Channel", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "redriverRetimer": "Post-Channel", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "Limiting Redriver", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "HDMI Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "Limiting Redriver"}, {"source": "Limiting Redriver", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "HDMI Connector"}]}, {"graph": {"interface": "HDMI", "topology": "HDMI DDC Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 38, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "U1", "category": "Device", "pinMap": [{"pinName": "VCC-A", "pinMapValue": ""}, {"pinName": "VCC-B", "pinMapValue": ""}]}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "ESD", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "HDMI Connector", "category": "Device"}, {"id": "MS", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "Diode", "category": "Device"}, {"id": "VCC-B_1", "category": "Rail"}, {"id": "VCC-B_2", "category": "Rail"}, {"id": "VCC-A", "category": "Rail"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "U1"}, {"source": "U1", "target": "M2"}, {"source": "U1", "target": "VCC-A", "pinSource": "VCC-A", "pinTarget": ""}, {"source": "U1", "target": "VCC-B_2", "pinSource": "VCC-B", "pinTarget": ""}, {"source": "M2", "target": "M3"}, {"source": "M2", "target": "MS"}, {"source": "M3", "target": "ESD"}, {"source": "ESD", "target": "M4"}, {"source": "M4", "target": "HDMI Connector"}, {"source": "MS", "target": "R2"}, {"source": "R2", "target": "Diode"}, {"source": "Diode", "target": "VCC-B_1"}]}, {"graph": {"interface": "HDMI", "topology": "HDMI DDC Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 38, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 38, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "U1", "category": "Device", "pinMap": [{"pinName": "VCC-A", "pinMapValue": ""}, {"pinName": "VCC-C", "pinMapValue": ""}]}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "DDC Level Shifting Redriver", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "HDMI Connector", "category": "Device"}, {"id": "MS_1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "VCC-C_1", "category": "Rail"}, {"id": "MS_2", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "VCC-B_1", "category": "Rail"}, {"id": "VCC-A", "category": "Rail"}, {"id": "VCC-C_2", "category": "Rail"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "U1"}, {"source": "U1", "target": "M3"}, {"source": "U1", "target": "VCC-A", "pinSource": "VCC-A", "pinTarget": ""}, {"source": "U1", "target": "VCC-C_2", "pinSource": "VCC-C", "pinTarget": ""}, {"source": "M3", "target": "DDC Level Shifting Redriver"}, {"source": "M3", "target": "MS_1"}, {"source": "DDC Level Shifting Redriver", "target": "M4"}, {"source": "M4", "target": "M5"}, {"source": "M4", "target": "MS_2"}, {"source": "M5", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "HDMI Connector"}, {"source": "MS_1", "target": "R1"}, {"source": "R1", "target": "VCC-C_1"}, {"source": "MS_2", "target": "R2"}, {"source": "R2", "target": "VCC-B_1"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 1 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 356, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 356, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 356, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 1 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 356, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 356, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 356, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 1 Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable and connector", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "AC Cap"}, {"source": "AC Cap", "target": "M2"}, {"source": "M2", "target": "Flex Cable and connector"}, {"source": "Flex Cable and connector", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 1 Internal Cable Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 1}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable and connector", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Flex Cable and connector"}, {"source": "Flex Cable and connector", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 1 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 330, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 330, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 330, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 1 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 330, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 330, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 330, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 2 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 279, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 279, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 279, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 2 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 279, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 279, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 279, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 2 Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable and connector", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "AC Cap"}, {"source": "AC Cap", "target": "M2"}, {"source": "M2", "target": "Flex Cable and connector"}, {"source": "Flex Cable and connector", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 2 Internal Cable Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 1}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable and connector", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Flex Cable and connector"}, {"source": "Flex Cable and connector", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 2 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 229, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 229, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 229, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 2 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 229, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 229, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 229, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 3 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 355, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 355, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 355, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 3 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 355, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 355, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 355, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 3 Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 127, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable and connector", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "AC Cap"}, {"source": "AC Cap", "target": "M2"}, {"source": "M2", "target": "Flex Cable and connector"}, {"source": "Flex Cable and connector", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 3 Internal Cable Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 1}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 127, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable and connector", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Flex Cable and connector"}, {"source": "Flex Cable and connector", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 3 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen 3 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen 4 Barlow Ridge Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 292, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "M4"}, {"source": "M4", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen 4 Barlow Ridge Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 292, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "M4"}, {"source": "M4", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen 4 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 292, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "M4"}, {"source": "M4", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen 4 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 292, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 292, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "M4"}, {"source": "M4", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen 4 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 190, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen 4 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 190, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 5", "topology": "PCIe Gen 5 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 200, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via1", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via2", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CAP", "category": "Capacitor"}, {"id": "Via3", "category": "Via"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Via4", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": "BI"}, {"id": "EndDevice", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via1"}, {"source": "Via1", "target": "M2"}, {"source": "M2", "target": "Via2"}, {"source": "Via2", "target": "M3"}, {"source": "M3", "target": "CAP"}, {"source": "CAP", "target": "Via3"}, {"source": "Via3", "target": "M4"}, {"source": "M4", "target": "Via4"}, {"source": "Via4", "target": "BI"}, {"source": "BI", "target": "EndDevice"}]}, {"graph": {"interface": "PCIe Gen 5", "topology": "PCIe Gen 5 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 200, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via1", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via2", "category": "Via"}, {"id": "CAP", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Via3", "category": "Via"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Via4", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": "BI"}, {"id": "EndDevice", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via1"}, {"source": "Via1", "target": "M2"}, {"source": "M2", "target": "Via2"}, {"source": "Via2", "target": "CAP"}, {"source": "CAP", "target": "M3"}, {"source": "M3", "target": "Via3"}, {"source": "Via3", "target": "M4"}, {"source": "M4", "target": "Via4"}, {"source": "Via4", "target": "BI"}, {"source": "BI", "target": "EndDevice"}]}, {"graph": {"interface": "PCIe Gen 5", "topology": "PCIe Gen 5 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 160, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 160, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 160, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via1", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via2", "category": "Via"}, {"id": "Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via1"}, {"source": "Via1", "target": "M2"}, {"source": "M2", "target": "Via2"}, {"source": "Via2", "target": "Cap"}, {"source": "Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 5", "topology": "PCIe Gen 5 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 160, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 160, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 160, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via1", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via2", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via1"}, {"source": "Via1", "target": "M2"}, {"source": "M2", "target": "Via2"}, {"source": "Via2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 5", "topology": "PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 270, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 270, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 270, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 270, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 270, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via1", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via2", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CAP", "category": "Capacitor"}, {"id": "Via3", "category": "Via"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Via4", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": "BI"}, {"id": "EndDevice", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via1"}, {"source": "Via1", "target": "M2"}, {"source": "M2", "target": "Via2"}, {"source": "Via2", "target": "M3"}, {"source": "M3", "target": "CAP"}, {"source": "CAP", "target": "Via3"}, {"source": "Via3", "target": "M4"}, {"source": "M4", "target": "Via4"}, {"source": "Via4", "target": "BI"}, {"source": "BI", "target": "EndDevice"}]}, {"graph": {"interface": "PCIe Gen 5", "topology": "PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 270, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 270, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 270, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 270, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M1", "M2", "M3", "M4"], "maxTraceLength": 270, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via1", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via2", "category": "Via"}, {"id": "CAP", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Via3", "category": "Via"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Via4", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": "BI"}, {"id": "EndDevice", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via1"}, {"source": "Via1", "target": "M2"}, {"source": "M2", "target": "Via2"}, {"source": "Via2", "target": "CAP"}, {"source": "CAP", "target": "M3"}, {"source": "M3", "target": "Via3"}, {"source": "Via3", "target": "M4"}, {"source": "M4", "target": "Via4"}, {"source": "Via4", "target": "BI"}, {"source": "BI", "target": "EndDevice"}]}, {"graph": {"interface": "TCP AUX", "topology": "TCP AUX June Bridge Retimer Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Ac cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "ESD", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Ac cap"}, {"source": "Ac cap", "target": "M2"}, {"source": "M2", "target": "Retimer"}, {"source": "Cs", "target": "GND"}, {"source": "M2", "target": "Cs"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "ESD"}, {"source": "ESD", "target": "M4"}, {"source": "M4", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP AUX", "topology": "TCP AUX Hayden Bridge Retimer Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "ESD", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Cs"}, {"source": "Cs", "target": "GND"}, {"source": "M2", "target": "Retimer"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "ESD"}, {"source": "ESD", "target": "M4"}, {"source": "M4", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP AUX", "topology": "TCP AUX Cascaded June Bridge Retimer Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Ac cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Retimer_1", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Retimer_2", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Ac cap"}, {"source": "Ac cap", "target": "M2"}, {"source": "M2", "target": "Retimer_1"}, {"source": "M2", "target": "Cs"}, {"source": "Cs", "target": "GND"}, {"source": "Retimer_1", "target": "M3"}, {"source": "M3", "target": "Retimer_2"}, {"source": "Retimer_2", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP AUX", "topology": "TCP AUX June Bridge with Retimer Internal Cable Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "AC cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Internal Cable Assembly", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD/EOS", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C connector", "category": "Device"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "AC cap"}, {"source": "AC cap", "target": "M2"}, {"source": "M2", "target": "Internal Cable Assembly"}, {"source": "Internal Cable Assembly", "target": "M3"}, {"source": "M3", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "ESD/EOS"}, {"source": "ESD/EOS", "target": "M5"}, {"source": "M5", "target": "Type-C connector"}, {"source": "M3", "target": "Cs"}, {"source": "Cs", "target": "GND"}]}, {"graph": {"interface": "TCP AUX", "topology": "TCP AUX Hayden Bridge with Retimer Internal Cable Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX_TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Internal Cable Assembly", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD/EOS", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C connector", "category": "Device"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "RX_TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Internal Cable Assembly"}, {"source": "Internal Cable Assembly", "target": "M3"}, {"source": "M3", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "ESD/EOS"}, {"source": "ESD/EOS", "target": "M5"}, {"source": "M5", "target": "Type-C connector"}, {"source": "M3", "target": "Cs"}, {"source": "Cs", "target": "GND"}]}, {"graph": {"interface": "TCP DP AUX", "topology": "TCP DP AUX Retimer MUX With Barlow Ridge Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "None", "redriverRetimer": "Post-Channel", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "Pre-Channel", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "redriverRetimer": "Pre-Channel 2", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "Retimer MUX", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "ESD/EOS", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "Type-C connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Retimer MUX"}, {"source": "Retimer MUX", "target": "M3"}, {"source": "M3", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "ESD/EOS"}, {"source": "ESD/EOS", "target": "M5"}, {"source": "M5", "target": "Type-C connector"}]}, {"graph": {"interface": "TCP DP AUX", "topology": "TCP DP AUX Retimer MUX With Barlow Ridge Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "None", "redriverRetimer": "Post-Channel", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 450, "redriverRetimer": "Pre-Channel", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "redriverRetimer": "Pre-Channel 2", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "Retimer MUX", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "ESD/EOS", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "Type-C connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Retimer MUX"}, {"source": "Retimer MUX", "target": "M3"}, {"source": "M3", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "ESD/EOS"}, {"source": "ESD/EOS", "target": "M5"}, {"source": "M5", "target": "Type-C connector"}]}, {"graph": {"interface": "TCP DP", "topology": "TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 205, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 10, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "redriverRetimer": "Pre-Channel 2", "traceLength": [], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "AC CAP1", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "retimer/mux", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "BARLOW RIDGE", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "AC CAP1"}, {"source": "AC CAP1", "target": "M2"}, {"source": "M2", "target": "retimer/mux"}, {"source": "retimer/mux", "target": "M3"}, {"source": "M3", "target": "AC CAP"}, {"source": "AC CAP", "target": "M4"}, {"source": "M4", "target": "BARLOW RIDGE"}]}, {"graph": {"interface": "TCP USB 3.2 Type-A", "topology": "TCP USB 3.2 Gen 1x1 Type-A Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 229, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 229, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 229, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "TCP USB 3.2 Type-A", "topology": "TCP USB 3.2 Gen 1x1 Type-A Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 229, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 229, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 229, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "ESD", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "ESD"}, {"source": "ESD", "target": "M3"}, {"source": "M3", "target": "Type-A Connector"}]}, {"graph": {"interface": "TCP USB 3.2 Type-A", "topology": "TCP USB 3.2 Gen 2x1 Type-A Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 118, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 118, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 118, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "TCP USB 3.2 Type-A", "topology": "TCP USB 3.2 Gen 2x1 Type-A Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 118, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 118, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 118, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "ESD", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "ESD"}, {"source": "ESD", "target": "M3"}, {"source": "M3", "target": "Type-A Connector"}]}, {"graph": {"interface": "TCP USB 3.2 Type-A", "topology": "TCP USB 3.2 Gen 2x1 Type-A Redriver Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "None", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Capacitor_1", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Redriver", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "AC Capacitor_2", "category": "Capacitor"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CMC", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "ESD", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Capacitor_1"}, {"source": "AC Capacitor_1", "target": "M3"}, {"source": "M3", "target": "Redriver"}, {"source": "Redriver", "target": "M4"}, {"source": "M4", "target": "AC Capacitor_2"}, {"source": "AC Capacitor_2", "target": "M5"}, {"source": "M5", "target": "CMC"}, {"source": "CMC", "target": "M6"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "M7"}, {"source": "M7", "target": "Type-A Connector"}]}, {"graph": {"interface": "TCP USB 3.2 Type-A", "topology": "TCP USB 3.2 Gen 2x1 Type-A Redriver Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "None", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Redriver", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "Redriver"}, {"source": "Redriver", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "TCP TBT4", "topology": "TCP TBT4 June Bridge Retimer Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "Mid Loss (ML)", "category": "Mainstream", "totalMaxTraceLength": 205, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 205, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 205, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M4"}, {"source": "M4", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "M5"}, {"source": "AC Cap_2", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M5", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT4", "topology": "TCP TBT4 June Bridge Retimer Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "Mid Loss (ML)", "category": "Mainstream", "totalMaxTraceLength": 205, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 205, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 205, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 205, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer_1", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "Retimer_2", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "Crx", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer_1"}, {"source": "Retimer_1", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "Retimer_2"}, {"source": "Retimer_2", "target": "M5"}, {"source": "M5", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "Crx"}, {"source": "Crx", "target": "M7"}, {"source": "Crx", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M7", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT4", "topology": "TCP TBT4 June Bridge Retimer with Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 110, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 110, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 110, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 20, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M4", "M5", "M6"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Internal cable connector_1", "category": "Device"}, {"id": "Internal cable ", "category": "Cable"}, {"id": "Internal cable connector_2", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Internal cable connector_1"}, {"source": "Internal cable connector_1", "target": "Internal cable "}, {"source": "Internal cable ", "target": "Internal cable connector_2"}, {"source": "Internal cable connector_2", "target": "M3"}, {"source": "M3", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "M7"}, {"source": "AC Cap_2", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M7", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT4", "topology": "TCP TBT4 June Bridge Retimer with Internal Cable Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 110, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 110, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 110, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 20, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M4", "M5", "M6"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Internal cable connector_1", "category": "Device"}, {"id": "Internal cable ", "category": "Cable"}, {"id": "Internal cable connector_2", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Crx", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Internal cable connector_1"}, {"source": "Internal cable connector_1", "target": "Internal cable "}, {"source": "Internal cable ", "target": "Internal cable connector_2"}, {"source": "Internal cable connector_2", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "Crx"}, {"source": "Crx", "target": "M7"}, {"source": "Crx", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M7", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT5", "topology": "TCP TBT5 Retimer Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "Mid Loss (ML)", "category": "Mainstream", "totalMaxTraceLength": 190, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 195, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 195, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 195, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 190, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M4"}, {"source": "M4", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "M5"}, {"source": "AC Cap_2", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M5", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT5", "topology": "TCP TBT5 Retimer Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "Mid Loss (ML)", "category": "Mainstream", "totalMaxTraceLength": 190, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 195, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 195, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 195, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 190, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer_1", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "Retimer_2", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "Crx", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer_1"}, {"source": "Retimer_1", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "Retimer_2"}, {"source": "Retimer_2", "target": "M5"}, {"source": "M5", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "Crx"}, {"source": "Crx", "target": "M7"}, {"source": "Crx", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M7", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT5", "topology": "TCP TBT5 Retimer with Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 110, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 110, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 110, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 20, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M4", "M5", "M6"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Internal cable connector_1", "category": "Device"}, {"id": "Internal cable ", "category": "Cable"}, {"id": "Internal cable connector_2", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Internal cable connector_1"}, {"source": "Internal cable connector_1", "target": "Internal cable "}, {"source": "Internal cable ", "target": "Internal cable connector_2"}, {"source": "Internal cable connector_2", "target": "M3"}, {"source": "M3", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "M7"}, {"source": "AC Cap_2", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M7", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT5", "topology": "TCP TBT5 Retimer with Internal Cable Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 110, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 110, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 110, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 20, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M4", "M5", "M6"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Internal cable connector_1", "category": "Device"}, {"id": "Internal cable ", "category": "Cable"}, {"id": "Internal cable connector_2", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Crx", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Internal cable connector_1"}, {"source": "Internal cable connector_1", "target": "Internal cable "}, {"source": "Internal cable ", "target": "Internal cable connector_2"}, {"source": "Internal cable connector_2", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "Crx"}, {"source": "Crx", "target": "M7"}, {"source": "Crx", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M7", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT5", "topology": "TCP TBT5 Cascaded Retimer Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 380, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer_1", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "Retimer_2", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "AC Cap_3", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer_1"}, {"source": "Retimer_1", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "Retimer_2"}, {"source": "Retimer_2", "target": "M5"}, {"source": "M5", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "AC Cap_3"}, {"source": "AC Cap_3", "target": "M7"}, {"source": "AC Cap_3", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M7", "target": "Type-C Connector"}]}, {"graph": {"interface": "TCP TBT5", "topology": "TCP TBT5 Cascaded Retimer Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 380, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 2, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 190, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "None", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M5", "M6", "M7"], "maxTraceLength": 30, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX_RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer_1", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "Retimer_2", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Crx", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "TX_RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer_1"}, {"source": "Retimer_1", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "Retimer_2"}, {"source": "Retimer_2", "target": "M5"}, {"source": "M5", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "Crx"}, {"source": "Crx", "target": "M7"}, {"source": "Crx", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M7", "target": "Type-C Connector"}]}, {"graph": {"interface": "UFS 4.0", "topology": "UFS 4.0 Gear 5 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 127, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 127, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "TX, RX"}]}, {"graph": {"interface": "UFS 4.0", "topology": "UFS 4.0 Gear 5 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 127, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 127, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "TX, RX"}]}, {"graph": {"interface": "UFS 4.0", "topology": "UFS 4.0 Gear 4 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 150, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 150, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "UFS 4.0", "topology": "UFS 4.0 Gear 4 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 150, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 150, "tlineType": ["SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "USB 3.2 Gen 1", "topology": "USB 3.2 Gen 1x1 Type-A External Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 228, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Inductor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 1", "topology": "USB 3.2 Gen 1x1 Type-A External Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 228, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2+M3+M4", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2+M3+M4"}, {"source": "M2+M3+M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 1", "topology": "USB 3.2 Gen 1x1 Type-A Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 132.3, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 132.3, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable Assembly", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Inductor"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Cable Assembly"}, {"source": "Cable Assembly", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M6"}, {"source": "M6", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 1", "topology": "USB 3.2 Gen 1x1 Type-A Internal Cable Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 132.3, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 132.3, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 5, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable Assembly", "category": "Cable"}, {"id": "M3+M4+M5", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Cable Assembly"}, {"source": "Cable Assembly", "target": "M3+M4+M5"}, {"source": "M3+M4+M5", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M6"}, {"source": "M6", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 1", "topology": "USB 3.2 Gen 1x1 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 228, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Inductor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "M.2 Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 1", "topology": "USB 3.2 Gen 1x1 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 228, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2+M3+M4", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2+M3+M4"}, {"source": "M2+M3+M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "M.2 Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 2", "topology": "USB 3.2 Gen 2x1 Type-A External Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 101.6, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 101.6, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Inductor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 2", "topology": "USB 3.2 Gen 2x1 Type-A External Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "None", "totalMaxTraceLength": 101.6, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 101.6, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2+M3+M4", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2+M3+M4"}, {"source": "M2+M3+M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 2", "topology": "USB 3.2 Gen 2x1 Type-A External With Retimer Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "None", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7", "M8", "M9", "M10 / M11", "M12"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M8", "traceLengths": [{"traces": ["M7", "M8", "M9", "M10 / M11", "M12"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M9", "traceLengths": [{"traces": ["M7", "M8", "M9", "M10 / M11", "M12"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via3", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Re-timer", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Via4", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Via5", "category": "Via"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M8", "category": "Trace", "baseName": "M8"}, {"id": "CMC", "category": "Inductor"}, {"id": "M9", "category": "Trace", "baseName": "M9"}, {"id": "ESD", "category": "Device"}, {"id": "Via6", "category": "Via"}, {"id": "M10", "category": "Trace", "baseName": null}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via3"}, {"source": "Via3", "target": "M3"}, {"source": "M3", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M4"}, {"source": "M4", "target": "Re-timer"}, {"source": "Re-timer", "target": "M5"}, {"source": "M5", "target": "Via4"}, {"source": "Via4", "target": "M6"}, {"source": "M6", "target": "Via5"}, {"source": "Via5", "target": "M7"}, {"source": "M7", "target": "AC Cap"}, {"source": "AC Cap", "target": "M8"}, {"source": "M8", "target": "CMC"}, {"source": "CMC", "target": "M9"}, {"source": "M9", "target": "ESD"}, {"source": "ESD", "target": "Via6"}, {"source": "Via6", "target": "M10"}, {"source": "M10", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 2", "topology": "USB 3.2 Gen 2x1 Type-A External With Retimer Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "None", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M12", "traceLengths": [{"traces": ["M7", "M8", "M9", "M10 / M11", "M12"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via3", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Re-timer", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Via4", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Via5", "category": "Via"}, {"id": "M11", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via6", "category": "Via"}, {"id": "M12", "category": "Trace", "baseName": "M12"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via3"}, {"source": "Via3", "target": "M3"}, {"source": "M3", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M4"}, {"source": "M4", "target": "Re-timer"}, {"source": "Re-timer", "target": "M5"}, {"source": "M5", "target": "Via4"}, {"source": "Via4", "target": "M6"}, {"source": "M6", "target": "Via5"}, {"source": "Via5", "target": "M11"}, {"source": "M11", "target": "ESD"}, {"source": "ESD", "target": "Via6"}, {"source": "Via6", "target": "M12"}, {"source": "M12", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 2", "topology": "USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "None", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 / M8", "M9"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 / M8", "M9"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 / M8", "M9"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Re-driver", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Post-Cap", "category": "Capacitor"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CMC", "category": "Inductor"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M3"}, {"source": "M3", "target": "Re-driver"}, {"source": "Re-driver", "target": "M4"}, {"source": "M4", "target": "Post-Cap"}, {"source": "Post-Cap", "target": "M5"}, {"source": "M5", "target": "CMC"}, {"source": "CMC", "target": "M6"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M7"}, {"source": "M7", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 2", "topology": "USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "None", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M9", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 / M8", "M9"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Re-driver", "category": "Device"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M9", "category": "Trace", "baseName": "M9"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M3"}, {"source": "M3", "target": "Re-driver"}, {"source": "Re-driver", "target": "M8"}, {"source": "M8", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M9"}, {"source": "M9", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 2", "topology": "USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "None", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6", "M7", "M8 / M9", "M10"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6", "M7", "M8 / M9", "M10"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M5", "M6", "M7", "M8 / M9", "M10"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable Assembly", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Re-driver", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Post-Cap", "category": "Capacitor"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "CMC", "category": "Inductor"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Cable Assembly"}, {"source": "Cable Assembly", "target": "M3"}, {"source": "M3", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M4"}, {"source": "M4", "target": "Re-driver"}, {"source": "Re-driver", "target": "M5"}, {"source": "M5", "target": "Post-Cap"}, {"source": "Post-Cap", "target": "M6"}, {"source": "M6", "target": "CMC"}, {"source": "CMC", "target": "M7"}, {"source": "M7", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M8"}, {"source": "M8", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB 3.2 Gen 2", "topology": "USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "None", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M10", "traceLengths": [{"traces": ["M5", "M6", "M7", "M8 / M9", "M10"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable Assembly", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Re-driver", "category": "Device"}, {"id": "M9", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M10", "category": "Trace", "baseName": "M10"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Cable Assembly"}, {"source": "Cable Assembly", "target": "M3"}, {"source": "M3", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M4"}, {"source": "M4", "target": "Re-driver"}, {"source": "Re-driver", "target": "M9"}, {"source": "M9", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M10"}, {"source": "M10", "target": "Type-A Connector"}]}, {"graph": {"interface": "CLINK", "topology": "CLINK 1-Load (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 292.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 241.3, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "CNVi BRI and RGI", "topology": "CNVi BRI and RGI 1-Load Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Device"}]}, {"graph": {"interface": "CNVi BRI and RGI", "topology": "CNVi BRI and RGI 1-Load Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "M5"}, {"source": "M5", "target": "M4"}, {"source": "M4", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "Device"}]}, {"graph": {"interface": "CNVi BRI and RGI", "topology": "CNVi BRI and RGI 1-Load Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M.2 Connector"}]}, {"graph": {"interface": "CNVi BRI and RGI", "topology": "CNVi BRI and RGI 1-Load Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "CPU", "target": "M5"}, {"source": "M5", "target": "M4"}, {"source": "M4", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "DMIC", "topology": "DMIC 2-Load Branch Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 901.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "C1", "category": "Capacitor"}, {"id": "CONNECTOR", "category": "Device"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "C1"}, {"source": "M1", "target": "CONNECTOR"}, {"source": "C1", "target": "GND"}]}, {"graph": {"interface": "DMIC", "topology": "DMIC 2-Load Branch Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 901.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "DMIC", "topology": "DMIC 2-Load Daisy Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 901.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "C1", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "C1"}, {"source": "C1", "target": "GND"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "DMIC", "topology": "DMIC 2-Load Daisy Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 901.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "eSPI", "topology": "eSPI 1-Load (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 215.9, "totalMinTraceLength": 63.5, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 101.6, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 101.6, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "DEVICE"}]}, {"graph": {"interface": "GSPI", "topology": "GSPI 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 139.7, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 114.3, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}]}, {"graph": {"interface": "GSPI", "topology": "GSPI 1-Load (Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 139.7, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 114.3, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M2"}, {"source": "M2", "target": "R2"}, {"source": "R2", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "GSPI", "topology": "GSPI 1-Load (for Touch Panel) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 711.2, "totalMinTraceLength": 78.74, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}]}, {"graph": {"interface": "GSPI", "topology": "GSPI 1-Load (for Touch Panel) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 711.2, "totalMinTraceLength": 78.74, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}]}, {"graph": {"interface": "HDA", "topology": "HDA 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 367.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 329.6, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Device"}]}, {"graph": {"interface": "HDA", "topology": "HDA 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 367.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 342.3, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M3"}, {"source": "M3", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "Device"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 381, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 368.3, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "DEVICE"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 381, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 355.6, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M2"}, {"source": "M2", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "DEVICE"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 381, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 355.6, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "Connector"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 381, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 330.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M2"}, {"source": "M2", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 381, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 355.6, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": null, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Connector", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "R3", "category": "Resistor"}], "links": [{"source": "CPU", "target": "M5"}, {"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Connector"}, {"source": "M5", "target": "R3"}, {"source": "R3", "target": "M1"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Cable and Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 533.4, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 342.9, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Cable and Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 533.4, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 342.9, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 368.3, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 279.4, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 368.3, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 279.4, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 495.3, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 279.4, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 495.3, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 279.4, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Device Mode: 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 228.6, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 215.9, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "DEVICE"}]}, {"graph": {"interface": "I2S", "topology": "I2S Device Mode: 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 228.6, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 203.2, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M2"}, {"source": "M2", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "DEVICE"}]}, {"graph": {"interface": "I2S", "topology": "I2S Device Mode: 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 228.6, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 190.5, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Device Mode: 1-Load (Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 228.6, "totalMinTraceLength": 50.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 177.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M2"}, {"source": "M2", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S MCLK: 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I3C", "topology": "I3C 1-Island (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu", "category": "Resistor"}, {"id": "1p8V", "category": "Rail"}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "Island", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "Rpu"}, {"source": "Rpu", "target": "1p8V"}, {"source": "M1", "target": "Island"}]}, {"graph": {"interface": "I3C", "topology": "I3C 2-Island Daisy Chain (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu", "category": "Resistor"}, {"id": "1p8V", "category": "Rail"}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R2_1", "category": "Resistor"}, {"id": "BI_1", "category": "Trace", "baseName": null}, {"id": "Island1", "category": "Device"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "R2_2", "category": "Resistor"}, {"id": "BI_2", "category": "Trace", "baseName": null}, {"id": "Island2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "Rpu"}, {"source": "Rpu", "target": "1p8V"}, {"source": "M1", "target": "R2_1"}, {"source": "M1", "target": "M2"}, {"source": "R2_1", "target": "BI_1"}, {"source": "BI_1", "target": "Island1"}, {"source": "M2", "target": "R2_2"}, {"source": "R2_2", "target": "BI_2"}, {"source": "BI_2", "target": "Island2"}]}, {"graph": {"interface": "I3C", "topology": "I3C 1-Load 10MHz (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 355.6, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu", "category": "Resistor"}, {"id": "1p8V", "category": "Rail"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "Rpu"}, {"source": "Rpu", "target": "1p8V"}, {"source": "M1", "target": "Device"}]}, {"graph": {"interface": "ISH-SPI", "topology": "ISH-SPI 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 254, "totalMinTraceLength": 76.2, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 215.9, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONNECTOR", "category": "Device"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "CONNECTOR"}, {"source": "CONNECTOR", "target": "DEVICE"}]}, {"graph": {"interface": "ISH-SPI", "topology": "ISH-SPI 1-Load (Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 254, "totalMinTraceLength": 76.2, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 215.9, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONNECTOR", "category": "Device"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "CONNECTOR"}, {"source": "CONNECTOR", "target": "DEVICE"}]}, {"graph": {"interface": "Imaging Clock", "topology": "Imaging Clock 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"totalMaxTraceLength": 406.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 241.3, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONN"}]}, {"graph": {"interface": "LSX", "topology": "LSX 1-Load to Retimer (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 647.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Retimer", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Retimer"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 1-Load (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 812.7, "totalMinTraceLength": 98.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 300, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 300, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CONN"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 2-Load Star Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 747.7, "totalMinTraceLength": 165.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 170, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 10, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2_1", "category": "Trace", "baseName": "M2"}, {"id": "R2_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": "M3"}, {"id": "CONN_1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": "M2"}, {"id": "R2_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": "M3"}, {"id": "CONN_2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2_1"}, {"source": "M2_1", "target": "R2_1"}, {"source": "R2_1", "target": "M3_1"}, {"source": "M3_1", "target": "CONN_1"}, {"source": "M2_2", "target": "R2_2"}, {"source": "R2_2", "target": "M3_2"}, {"source": "M3_2", "target": "CONN_2"}, {"source": "R1", "target": "M2_2"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 2-Load Star Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 747.7, "totalMinTraceLength": 165.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 170, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 10, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 550, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2_1", "category": "Trace", "baseName": "M2"}, {"id": "R2_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": "M3"}, {"id": "M4_1", "category": "Trace", "baseName": "M4"}, {"id": "Device 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": "M2"}, {"id": "R2_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": "M3"}, {"id": "M4_2", "category": "Trace", "baseName": "M4"}, {"id": "Device 2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2_1"}, {"source": "M2_1", "target": "R2_1"}, {"source": "R2_1", "target": "M3_1"}, {"source": "M3_1", "target": "M4_1"}, {"source": "M4_1", "target": "Device 1"}, {"source": "R1", "target": "M2_2"}, {"source": "M2_2", "target": "R2_2"}, {"source": "R2_2", "target": "M3_2"}, {"source": "M3_2", "target": "M4_2"}, {"source": "M4_2", "target": "Device 2"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 4-Load Star (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 532.7, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 80, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 10, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 400, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 20, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 10, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3_1", "category": "Trace", "baseName": "M3"}, {"id": "M4_1", "category": "Trace", "baseName": "M4"}, {"id": "R2_1", "category": "Resistor"}, {"id": "M5_1", "category": "Trace", "baseName": "M5"}, {"id": "Device 1", "category": "Device"}, {"id": "M4_2", "category": "Trace", "baseName": "M4"}, {"id": "R2_2", "category": "Resistor"}, {"id": "M5_2", "category": "Trace", "baseName": "M5"}, {"id": "Device 2", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": "M3"}, {"id": "M4_3", "category": "Trace", "baseName": "M4"}, {"id": "R2_3", "category": "Resistor"}, {"id": "M5_3", "category": "Trace", "baseName": "M5"}, {"id": "Device 3", "category": "Device"}, {"id": "M4_4", "category": "Trace", "baseName": "M4"}, {"id": "R2_4", "category": "Resistor"}, {"id": "M5_4", "category": "Trace", "baseName": "M5"}, {"id": "Device 4", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M3_1"}, {"source": "M2", "target": "M3_2"}, {"source": "M3_1", "target": "M4_1"}, {"source": "M3_1", "target": "M4_2"}, {"source": "M4_1", "target": "R2_1"}, {"source": "R2_1", "target": "M5_1"}, {"source": "M5_1", "target": "Device 1"}, {"source": "M4_2", "target": "R2_2"}, {"source": "R2_2", "target": "M5_2"}, {"source": "M5_2", "target": "Device 2"}, {"source": "M3_2", "target": "M4_3"}, {"source": "M3_2", "target": "M4_4"}, {"source": "M4_3", "target": "R2_3"}, {"source": "R2_3", "target": "M5_3"}, {"source": "M5_3", "target": "Device 3"}, {"source": "M4_4", "target": "R2_4"}, {"source": "R2_4", "target": "M5_4"}, {"source": "M5_4", "target": "Device 4"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 2-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 850, "totalMinTraceLength": 152.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 187.3, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 40, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 300, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CONN", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Device 1", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "CONN"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M6"}, {"source": "M6", "target": "Device 1"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 2-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 850, "totalMinTraceLength": 152.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 187.3, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 200, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 40, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CONN_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONN_2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "CONN_1"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "CONN_2"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 3 to 4-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 420, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 137.3, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 150, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M_Cable1"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL", "Cable"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CONN_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONN_2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "CONN_1"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "CONN_2"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 3 to 4-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 420, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 137.3, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M10", "traceLengths": [{"traces": ["M10"], "maxTraceLength": 250, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M_Cable1"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL", "Cable"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CONN", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M10", "category": "Trace", "baseName": "M10"}, {"id": "Device 1", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "CONN"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M10"}, {"source": "M10", "target": "Device 1"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 3 to 4-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 420, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 137.3, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 150, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 200, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 50, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7"], "maxTraceLength": 30, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M8_1", "traceLengths": [{"traces": ["M8_1"], "maxTraceLength": 30, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M8_2", "traceLengths": [{"traces": ["M8_2"], "maxTraceLength": 30, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Device 2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "M8_2", "category": "Trace", "baseName": "M8_2"}, {"id": "Device 3", "category": "Trace", "baseName": null}, {"id": "M8_1", "category": "Trace", "baseName": "M8_1"}, {"id": "Device 4", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "M5", "target": "M7"}, {"source": "M5", "target": "M6"}, {"source": "M6", "target": "Device 2"}, {"source": "M7", "target": "M8_1"}, {"source": "M7", "target": "M8_2"}, {"source": "M8_2", "target": "Device 3"}, {"source": "M8_1", "target": "Device 4"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "CONN"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 1 to 4-Load Daisy Chain Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 592.7, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 170, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 10, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONN"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 952.7, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 170, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 10, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONN"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 292.7, "totalMinTraceLength": 62.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 40, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 60, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 130, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 40, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 10, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "BI_1", "category": "Trace", "baseName": "BI"}, {"id": "Device 1", "category": "Device"}, {"id": "BI_4", "category": "Trace", "baseName": "BI"}, {"id": "Device 4", "category": "Device"}, {"id": "BI_3", "category": "Trace", "baseName": "BI"}, {"id": "Device 3", "category": "Device"}, {"id": "BI_2", "category": "Trace", "baseName": "BI"}, {"id": "Device 2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "BI_1"}, {"source": "BI_1", "target": "Device 1"}, {"source": "M1", "target": "BI_4"}, {"source": "BI_4", "target": "Device 4"}, {"source": "M2", "target": "BI_3"}, {"source": "BI_3", "target": "Device 3"}, {"source": "M3", "target": "BI_2"}, {"source": "BI_2", "target": "Device 2"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "Flash1"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "Flash 2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_1", "target": "R1_1"}, {"source": "R1_1", "target": "M3_1"}, {"source": "M3_1", "target": "Flash 1"}, {"source": "M2_2", "target": "R1_2"}, {"source": "R1_2", "target": "M3_2"}, {"source": "M3_2", "target": "Flash 2"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "Flash 1"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "TPM"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "Flash 2", "category": "Device"}, {"id": "M2_3", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_1"}, {"source": "M1", "target": "M2_2"}, {"source": "M1", "target": "M2_3"}, {"source": "M2_1", "target": "R1_1"}, {"source": "R1_1", "target": "M3_1"}, {"source": "M3_1", "target": "Flash 1"}, {"source": "M2_2", "target": "R1_2"}, {"source": "R1_2", "target": "M3_2"}, {"source": "M3_2", "target": "Flash 2"}, {"source": "M2_3", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "TPM"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "Flash 2", "category": "Device"}, {"id": "M2_3", "category": "Trace", "baseName": null}, {"id": "R2_1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M2_4", "category": "Trace", "baseName": null}, {"id": "R2_2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "FET/MUX", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_1"}, {"source": "M1", "target": "M2_2"}, {"source": "M1", "target": "M2_3"}, {"source": "M1", "target": "M2_4"}, {"source": "M2_1", "target": "R1_1"}, {"source": "R1_1", "target": "M3_1"}, {"source": "M3_1", "target": "Flash 1"}, {"source": "M2_2", "target": "R1_2"}, {"source": "R1_2", "target": "M3_2"}, {"source": "M3_2", "target": "Flash 2"}, {"source": "M2_3", "target": "R2_1"}, {"source": "R2_1", "target": "M4"}, {"source": "M4", "target": "TPM"}, {"source": "M2_4", "target": "R2_2"}, {"source": "R2_2", "target": "M5"}, {"source": "M5", "target": "FET/MUX"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "FET_2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET_1"}, {"source": "FET_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3"}, {"source": "M2_1", "target": "M2_2"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M2_2", "target": "FET_2"}, {"source": "FET_2", "target": "M7"}, {"source": "M7", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "FET_2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash 2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET_1"}, {"source": "FET_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3_1"}, {"source": "M2_1", "target": "M2_2"}, {"source": "M2_1", "target": "M3_2"}, {"source": "M3_1", "target": "R1_1"}, {"source": "R1_1", "target": "M4_1"}, {"source": "M4_1", "target": "Flash 1"}, {"source": "M2_2", "target": "FET_2"}, {"source": "FET_2", "target": "M7"}, {"source": "M7", "target": "EC"}, {"source": "M3_2", "target": "R1_2"}, {"source": "R1_2", "target": "M4_2"}, {"source": "M4_2", "target": "Flash 2"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "FET_2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET_1"}, {"source": "FET_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3_1"}, {"source": "M2_1", "target": "M2_2"}, {"source": "M2_1", "target": "M3_2"}, {"source": "M3_1", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M2_2", "target": "FET_2"}, {"source": "FET_2", "target": "M7"}, {"source": "M7", "target": "EC"}, {"source": "M3_2", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "M5", "target": "TPM"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "FET_2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash 2", "category": "Device"}, {"id": "M3_3", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET_1"}, {"source": "FET_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3_1"}, {"source": "M2_1", "target": "M2_2"}, {"source": "M2_1", "target": "M3_2"}, {"source": "M2_1", "target": "M3_3"}, {"source": "M3_1", "target": "R1_1"}, {"source": "R1_1", "target": "M4_1"}, {"source": "M4_1", "target": "Flash 1"}, {"source": "M2_2", "target": "FET_2"}, {"source": "FET_2", "target": "M7"}, {"source": "M7", "target": "EC"}, {"source": "M3_2", "target": "R1_2"}, {"source": "R1_2", "target": "M4_2"}, {"source": "M4_2", "target": "Flash 2"}, {"source": "M3_3", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "M5", "target": "TPM"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "FET_2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash 2", "category": "Device"}, {"id": "M3_3", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M3_4", "category": "Trace", "baseName": null}, {"id": "R1_3", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "FET / MUX", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET_1"}, {"source": "FET_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3_1"}, {"source": "M2_1", "target": "M2_2"}, {"source": "M2_1", "target": "M3_2"}, {"source": "M2_1", "target": "M3_3"}, {"source": "M2_1", "target": "M3_4"}, {"source": "M3_1", "target": "R1_1"}, {"source": "R1_1", "target": "M4_1"}, {"source": "M4_1", "target": "Flash 1"}, {"source": "M2_2", "target": "FET_2"}, {"source": "FET_2", "target": "M7"}, {"source": "M7", "target": "EC"}, {"source": "M3_2", "target": "R1_2"}, {"source": "R1_2", "target": "M4_2"}, {"source": "M4_2", "target": "Flash 2"}, {"source": "M3_3", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "M5", "target": "TPM"}, {"source": "M3_4", "target": "R1_3"}, {"source": "R1_3", "target": "M6"}, {"source": "M6", "target": "FET / MUX"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1_1"}, {"source": "R1_1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M2", "target": "M7"}, {"source": "M3", "target": "R1_2"}, {"source": "R1_2", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M7", "target": "R2"}, {"source": "R2", "target": "M8"}, {"source": "M8", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1_1"}, {"source": "R1_1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M2", "target": "M7"}, {"source": "M2", "target": "M5"}, {"source": "M3", "target": "R1_2"}, {"source": "R1_2", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M7", "target": "R2"}, {"source": "R2", "target": "M8"}, {"source": "M8", "target": "EC"}, {"source": "M5", "target": "R3"}, {"source": "R3", "target": "M6"}, {"source": "M6", "target": "TPM"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R1_3", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash 2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1_1"}, {"source": "R1_1", "target": "M2"}, {"source": "M2", "target": "M3_1"}, {"source": "M2", "target": "M7"}, {"source": "M2", "target": "M3_2"}, {"source": "M3_1", "target": "R1_2"}, {"source": "R1_2", "target": "M4_1"}, {"source": "M4_1", "target": "Flash 1"}, {"source": "M7", "target": "R2"}, {"source": "R2", "target": "M8"}, {"source": "M8", "target": "EC"}, {"source": "M3_2", "target": "R1_3"}, {"source": "R1_3", "target": "M4_2"}, {"source": "M4_2", "target": "Flash 2"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R2_1", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "R3_1", "category": "Resistor"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R2_2", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash 2", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "R3_2", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M3_1"}, {"source": "M2", "target": "M7"}, {"source": "M2", "target": "M3_2"}, {"source": "M2", "target": "M5"}, {"source": "M3_1", "target": "R2_1"}, {"source": "R2_1", "target": "M4_1"}, {"source": "M4_1", "target": "Flash 1"}, {"source": "M7", "target": "R3_1"}, {"source": "R3_1", "target": "M8"}, {"source": "M8", "target": "EC"}, {"source": "M3_2", "target": "R2_2"}, {"source": "R2_2", "target": "M4_2"}, {"source": "M4_2", "target": "Flash 2"}, {"source": "M5", "target": "R3_2"}, {"source": "R3_2", "target": "M6"}, {"source": "M6", "target": "TPM"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash 1"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M2", "target": "M5"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M5", "target": "R2"}, {"source": "R2", "target": "M6"}, {"source": "M6", "target": "TPM"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "FET/MUX", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M2", "target": "M5"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M5", "target": "R2"}, {"source": "R2", "target": "M6"}, {"source": "R2", "target": "M7"}, {"source": "M6", "target": "TPM"}, {"source": "M7", "target": "FET/MUX"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET_1", "category": "Device"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "FET_2", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET_1"}, {"source": "FET_1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M2", "target": "M5"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M5", "target": "FET_2"}, {"source": "FET_2", "target": "M6"}, {"source": "M6", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET_1", "category": "Device"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "FET_2", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET_1"}, {"source": "FET_1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M2", "target": "M5"}, {"source": "M2", "target": "M7"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M5", "target": "FET_2"}, {"source": "FET_2", "target": "M6"}, {"source": "M6", "target": "EC"}, {"source": "M7", "target": "R2"}, {"source": "R2", "target": "M8"}, {"source": "M8", "target": "TPM"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET_1", "category": "Device"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash 1", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "FET_2", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M9", "category": "Trace", "baseName": null}, {"id": "FET / MUX", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET_1"}, {"source": "FET_1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M2", "target": "M5"}, {"source": "M2", "target": "M7"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash 1"}, {"source": "M5", "target": "FET_2"}, {"source": "FET_2", "target": "M6"}, {"source": "M6", "target": "EC"}, {"source": "M7", "target": "R2"}, {"source": "R2", "target": "M8"}, {"source": "R2", "target": "M9"}, {"source": "M8", "target": "TPM"}, {"source": "M9", "target": "FET / MUX"}]}, {"graph": {"interface": "SUSCLK", "topology": "SUSCLK 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"totalMaxTraceLength": 279.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 38.1, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 177.8, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AIC Connector", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "AIC Connector"}]}, {"graph": {"interface": "SUSCLK", "topology": "SUSCLK 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"totalMaxTraceLength": 279.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 38.1, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 228.6, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Device"}]}, {"graph": {"interface": "SUSCLK", "topology": "SUSCLK 2-Load (Device Down and Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"totalMaxTraceLength": 279.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 38.1, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 177.8, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1_1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AIC Connector", "category": "Device"}, {"id": "R1_2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Device2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1_1"}, {"source": "M1", "target": "R1_2"}, {"source": "R1_1", "target": "M2"}, {"source": "M2", "target": "AIC Connector"}, {"source": "R1_2", "target": "M3"}, {"source": "M3", "target": "Device2"}]}, {"graph": {"interface": "SVID", "topology": "SVID 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"totalMaxTraceLength": 304.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 24, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 52, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 153.8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 75, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu1", "category": "Resistor"}, {"id": "VCCPRIM_IO_OUT_SVID_1", "category": "Rail"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "Rpu2", "category": "Resistor"}, {"id": "VCCPRIM_IO_OUT_SVID_2", "category": "Rail"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "IMVP", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "R1", "target": "Rpu1"}, {"source": "Rpu1", "target": "VCCPRIM_IO_OUT_SVID_1"}, {"source": "M2", "target": "R2"}, {"source": "M2", "target": "Rpu2"}, {"source": "R2", "target": "M3"}, {"source": "Rpu2", "target": "VCCPRIM_IO_OUT_SVID_2"}, {"source": "M3", "target": "IMVP"}]}, {"graph": {"interface": "SVID", "topology": "SVID 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"totalMaxTraceLength": 304.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 24, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 52, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 153.8, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 75, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu1", "category": "Resistor"}, {"id": "VCCPRIM_IO_OUT_SVID_1", "category": "Rail"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "Rpu2", "category": "Resistor"}, {"id": "VCCPRIM_IO_OUT_SVID_2", "category": "Rail"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "IMVP", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "R1", "target": "Rpu1"}, {"source": "Rpu1", "target": "VCCPRIM_IO_OUT_SVID_1"}, {"source": "M2", "target": "R2"}, {"source": "M2", "target": "Rpu2"}, {"source": "R2", "target": "M3"}, {"source": "Rpu2", "target": "VCCPRIM_IO_OUT_SVID_2"}, {"source": "M3", "target": "IMVP"}]}, {"graph": {"interface": "THC-SPI", "topology": "THC-SPI 1-Load (for Touch Panel) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 558.8, "totalMinTraceLength": 78.74, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228.6, "tlineType": ["MS", "SL", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 12.7, "tlineType": ["MS", "SL", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "INTERNAL CABLE HEADER_1", "category": "Device"}, {"id": "M_CABLE", "category": "Cable"}, {"id": "INTERNAL CABLE HEADER_2", "category": "Device"}, {"id": "TOUCH PANEL 1", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "INTERNAL CABLE HEADER_1"}, {"source": "INTERNAL CABLE HEADER_1", "target": "M_CABLE"}, {"source": "M_CABLE", "target": "INTERNAL CABLE HEADER_2"}, {"source": "INTERNAL CABLE HEADER_2", "target": "TOUCH PANEL 1"}]}, {"graph": {"interface": "UART", "topology": "UART0/ UART1 1-Load (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 635, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "DEVICE"}]}, {"graph": {"interface": "UART", "topology": "UART2 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 635, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "Device"}]}, {"graph": {"interface": "UART", "topology": "UART2 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 635, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 609.6, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M2"}, {"source": "M2", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "Device"}]}, {"graph": {"interface": "UFS Reference Clock", "topology": "UFS Reference Clock 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"totalMaxTraceLength": 203.2, "totalMinTraceLength": 38.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 165.1, "tlineType": ["DSL", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Device", "category": "Device"}, {"id": "R2", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "C", "category": "Capacitor"}, {"id": "GND1", "category": "Ground"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Device"}, {"source": "R2", "target": "GND"}, {"source": "R1", "target": "R2"}, {"source": "R1", "target": "C"}, {"source": "C", "target": "GND1"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "CA", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI1", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "CLK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 18, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "CS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI1", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "DQ", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 3.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 15, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "RDQS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 18, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "WCK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 7, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 16.5, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "CA", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "BO3", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI1", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "CLK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 4.5, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 8.5, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "BO3", "category": "Trace", "baseName": "BO3"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "CS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "BO3", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI1", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "DQ", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 4.5, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 5.5, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "BO3", "category": "Trace", "baseName": "BO3"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "RDQS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 6.5, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 9, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "BO3", "category": "Trace", "baseName": "BO3"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "WCK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "None", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 4.5, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 7.5, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}, {"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "BO3", "category": "Trace", "baseName": "BO3"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "RCOMP", "maxVias": [{"viaPlacement": "", "viaCount": 1}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "Resistor", "category": "Resistor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "M"}, {"source": "M", "target": "Resistor"}, {"source": "Resistor", "target": "GND"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "CAMM2 x128 Type-3", "signal": "RESET", "maxVias": [], "additionalProperties": [{"material": "Mid Loss (ML)", "category": "Mainstream", "totalMaxTraceLength": 200, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 40, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "VIA", "category": "Via"}, {"id": "R1", "category": "Resistor"}, {"id": "VDD2", "category": "Rail"}, {"id": "R2", "category": "Resistor"}, {"id": "C1", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Via2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "LPCAMM2 Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA"}, {"source": "VIA", "target": "R1"}, {"source": "VIA", "target": "R2"}, {"source": "R1", "target": "VDD2"}, {"source": "R2", "target": "C1"}, {"source": "R2", "target": "Via2"}, {"source": "C1", "target": "GND"}, {"source": "Via2", "target": "BI"}, {"source": "BI", "target": "LPCAMM2 Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "CA", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI1", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "CLK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 7, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 9, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 60, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 7, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 9, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "CS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI1", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "DQ", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 3.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 4, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 60, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 3.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 4, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "RDQS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 9, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 6, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 60, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 9, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 6, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "WCK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 4, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 60, "channels": ["CH-0", "CH-2", "CH-4", "CH-6"], "location": ["Outer"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 4, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "CA", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "BO3", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI1", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "CLK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 60, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 8.5, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 8, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 8.5, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 8, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "BO3", "category": "Trace", "baseName": "BO3"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "CS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "BO3", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI1", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "DQ", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 60, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 7, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 2, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 7, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 2, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "BO3", "category": "Trace", "baseName": "BO3"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "RDQS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 60, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 6, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 2, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 6, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 2, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "BO3", "category": "Trace", "baseName": "BO3"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "WCK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 60, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 6, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 2, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 70, "channels": ["CH-1", "CH-3", "CH-5", "CH-7"], "location": ["Inner"], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 6, "tlineType": ["SL"]}]}, {"baseName": "BO3", "traceLengths": [{"traces": ["BO3"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 2, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "BO3", "category": "Trace", "baseName": "BO3"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "RCOMP", "maxVias": [{"viaPlacement": "", "viaCount": 1}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "Resistor", "category": "Resistor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "M"}, {"source": "M", "target": "Resistor"}, {"source": "Resistor", "target": "GND"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "RESET", "maxVias": [], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 200, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 40, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}, {"material": "Premium Mid Loss (PML)", "category": "Thin PCB", "totalMaxTraceLength": 200, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 40, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "VIA", "category": "Via"}, {"id": "R1", "category": "Resistor"}, {"id": "VDD2", "category": "Rail"}, {"id": "R2", "category": "Resistor"}, {"id": "C1", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Via2", "category": "Via"}, {"id": "BI1_1", "category": "Trace", "baseName": null}, {"id": "DRAM0", "category": "Device"}, {"id": "BI2_1", "category": "Trace", "baseName": null}, {"id": "Via3", "category": "Via"}, {"id": "BI1_2", "category": "Trace", "baseName": null}, {"id": "DRAM1", "category": "Device"}, {"id": "BO2_2", "category": "Trace", "baseName": null}, {"id": "Via4", "category": "Via"}, {"id": "BI1_3", "category": "Trace", "baseName": null}, {"id": "DRAM2", "category": "Device"}, {"id": "BI2_3", "category": "Trace", "baseName": null}, {"id": "Via5", "category": "Via"}, {"id": "BI1_4", "category": "Trace", "baseName": null}, {"id": "DRAM3", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA"}, {"source": "VIA", "target": "R1"}, {"source": "VIA", "target": "R2"}, {"source": "R1", "target": "VDD2"}, {"source": "R2", "target": "C1"}, {"source": "R2", "target": "Via2"}, {"source": "C1", "target": "GND"}, {"source": "Via2", "target": "BI1_1"}, {"source": "Via2", "target": "BI2_1"}, {"source": "BI1_1", "target": "DRAM0"}, {"source": "BI2_1", "target": "Via3"}, {"source": "Via3", "target": "BI1_2"}, {"source": "Via3", "target": "BO2_2"}, {"source": "BI1_2", "target": "DRAM1"}, {"source": "BO2_2", "target": "Via4"}, {"source": "Via4", "target": "BI1_3"}, {"source": "Via4", "target": "BI2_3"}, {"source": "BI1_3", "target": "DRAM2"}, {"source": "BI2_3", "target": "Via5"}, {"source": "Via5", "target": "BI1_4"}, {"source": "BI1_4", "target": "DRAM3"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-4", "signal": "CA", "maxVias": [{"viaPlacement": "", "viaCount": 4}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M"}, {"source": "M", "target": "BI"}, {"source": "BI", "target": "Via2"}, {"source": "Via2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-4", "signal": "CS", "maxVias": [{"viaPlacement": "", "viaCount": 4}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M"}, {"source": "M", "target": "BI"}, {"source": "BI", "target": "Via2"}, {"source": "Via2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-4", "signal": "DQ", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M"}, {"source": "M", "target": "BI"}, {"source": "BI", "target": "Via2"}, {"source": "Via2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-4", "signal": "RDQS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M"}, {"source": "M", "target": "BI"}, {"source": "BI", "target": "Via2"}, {"source": "Via2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-4", "signal": "WCK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M"}, {"source": "M", "target": "BI"}, {"source": "BI", "target": "Via2"}, {"source": "Via2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-4", "signal": "RCOMP", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "Resistor", "category": "Resistor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "M"}, {"source": "M", "target": "Resistor"}, {"source": "Resistor", "target": "GND"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-4", "signal": "RESET", "maxVias": [], "additionalProperties": [{"material": "Premium Mid Loss (PML)", "category": "Mainstream", "totalMaxTraceLength": 200, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 13, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.9mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}, {"pcbType": "Type-4 2-x-2+", "pcbThickness": "0.8mm", "pcbLayerCount": 10, "variant": "For LPDDR5/x Memory Down"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "VIA", "category": "Via"}, {"id": "R1", "category": "Resistor"}, {"id": "VDD2", "category": "Rail"}, {"id": "R2", "category": "Resistor"}, {"id": "C1", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Via2", "category": "Via"}, {"id": "BI1_1", "category": "Trace", "baseName": null}, {"id": "DRAM0", "category": "Device"}, {"id": "BI2_1", "category": "Trace", "baseName": null}, {"id": "Via3", "category": "Via"}, {"id": "BI1_2", "category": "Trace", "baseName": null}, {"id": "DRAM1", "category": "Device"}, {"id": "BO2_2", "category": "Trace", "baseName": null}, {"id": "Via4", "category": "Via"}, {"id": "BI1_3", "category": "Trace", "baseName": null}, {"id": "DRAM2", "category": "Device"}, {"id": "BI2_3", "category": "Trace", "baseName": null}, {"id": "Via5", "category": "Via"}, {"id": "BI1_4", "category": "Trace", "baseName": null}, {"id": "DRAM3", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA"}, {"source": "VIA", "target": "R1"}, {"source": "VIA", "target": "R2"}, {"source": "R1", "target": "VDD2"}, {"source": "R2", "target": "C1"}, {"source": "R2", "target": "Via2"}, {"source": "C1", "target": "GND"}, {"source": "Via2", "target": "BI1_1"}, {"source": "Via2", "target": "BI2_1"}, {"source": "BI1_1", "target": "DRAM0"}, {"source": "BI2_1", "target": "Via3"}, {"source": "Via3", "target": "BI1_2"}, {"source": "Via3", "target": "BO2_2"}, {"source": "BI1_2", "target": "DRAM1"}, {"source": "BO2_2", "target": "Via4"}, {"source": "Via4", "target": "BI1_3"}, {"source": "Via4", "target": "BI2_3"}, {"source": "BI1_3", "target": "DRAM2"}, {"source": "BI2_3", "target": "Via5"}, {"source": "Via5", "target": "BI1_4"}, {"source": "BI1_4", "target": "DRAM3"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "CA/CS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "VIA1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "VIA2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "VIA1"}, {"source": "VIA1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA2"}, {"source": "VIA2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "CLK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "VIA1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "VIA2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "VIA1"}, {"source": "VIA1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA2"}, {"source": "VIA2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "DQ", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "VIA1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "VIA2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "VIA1"}, {"source": "VIA1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA2"}, {"source": "VIA2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "DQS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "VIA1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "VIA2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "VIA1"}, {"source": "VIA1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA2"}, {"source": "VIA2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "RCOMP", "maxVias": [{"viaPlacement": "", "viaCount": 1}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "Resistor", "category": "Resistor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "M"}, {"source": "M", "target": "Resistor"}, {"source": "Resistor", "target": "GND"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "RESET", "maxVias": [], "additionalProperties": [{"material": "Mid Loss (ML)", "category": "Mainstream", "totalMaxTraceLength": 200, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 13, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 25, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 10, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 8, "variant": "For DDR5 SODIMM/CSODIMM & LPDDR5/x LPCAMM2"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "VIA", "category": "Via"}, {"id": "R1", "category": "Resistor"}, {"id": "VDD2", "category": "Rail"}, {"id": "R2", "category": "Resistor"}, {"id": "C1", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Via2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": "BI"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA"}, {"source": "VIA", "target": "R1"}, {"source": "VIA", "target": "R2"}, {"source": "R1", "target": "VDD2"}, {"source": "R2", "target": "C1"}, {"source": "R2", "target": "Via2"}, {"source": "C1", "target": "GND"}, {"source": "Via2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}]}