set_property SRC_FILE_INFO {cfile:Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc rfile:../../../../NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_power_opt -exclude_cells [get_cells -hierarchical -filter {PRIMITIVE_TYPE =~ BMEM.bram.*}]
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y20 [get_ports {aPcieRst_n}]
set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF22 [get_ports {FpgaDStarA}]
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG23 [get_ports {FpgaDStarA_n}]
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG24 [get_ports {PxieDStarB}]
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH24 [get_ports {PxieDStarB_n}]
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ24 [get_ports {PxieDStarC}]
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK25 [get_ports {PxieDStarC_n}]
set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y23 [get_ports {aTdcAssert}]
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y24 [get_ports {aTdcDeassert}]
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC24 [get_ports {aTdcEn}]
set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD21 [get_ports {aLoopbackInp}]
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE21 [get_ports {aLoopbackInn}]
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC22 [get_ports {aLoopbackOutp}]
set_property src_info {type:XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD22 [get_ports {aLoopbackOutn}]
set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y30 [get_ports {pPxieSync100}]
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA30 [get_ports {pPxieSync100_n}]
set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD27 [get_ports {PxiClk10}]
set_property src_info {type:XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD28 [get_ports {PxiClk10_n}]
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB27 [get_ports {PxieClk100}]
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC27 [get_ports {PxieClk100_n}]
set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE28 [get_ports {aPxiStar}]
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH30 [get_ports {aPxiGa[0]}]
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG30 [get_ports {aPxiGa[1]}]
set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF30 [get_ports {aPxiGa[2]}]
set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK30 [get_ports {aPxiGa[3]}]
set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK29 [get_ports {aPxiGa[4]}]
set_property src_info {type:XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK26 [get_ports {aUnexpPulseJitter_n}]
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W22 [get_ports {aConfigAddr[0]}]
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W21 [get_ports {aConfigAddr[1]}]
set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V24 [get_ports {aConfigAddr[2]}]
set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U24 [get_ports {aConfigAddr[3]}]
set_property src_info {type:XDC file:1 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V22 [get_ports {aConfigAddr[4]}]
set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V21 [get_ports {aConfigAddr[5]}]
set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U23 [get_ports {aConfigAddr[6]}]
set_property src_info {type:XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W24 [get_ports {aConfigAddr[7]}]
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W23 [get_ports {aConfigAddr[8]}]
set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V20 [get_ports {aConfigAddr[9]}]
set_property src_info {type:XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V19 [get_ports {aConfigAddr[10]}]
set_property src_info {type:XDC file:1 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W26 [get_ports {aConfigAddr[11]}]
set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V25 [get_ports {aConfigAddr[12]}]
set_property src_info {type:XDC file:1 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V30 [get_ports {aConfigAddr[13]}]
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V29 [get_ports {aConfigAddr[14]}]
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V27 [get_ports {aConfigAddr[15]}]
set_property src_info {type:XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P24 [get_ports {aConfigData[0]}]
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R25 [get_ports {aConfigData[1]}]
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R20 [get_ports {aConfigData[2]}]
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R21 [get_ports {aConfigData[3]}]
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T20 [get_ports {aConfigData[4]}]
set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T21 [get_ports {aConfigData[5]}]
set_property src_info {type:XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T22 [get_ports {aConfigData[6]}]
set_property src_info {type:XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T23 [get_ports {aConfigData[7]}]
set_property src_info {type:XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U20 [get_ports {aConfigData[8]}]
set_property src_info {type:XDC file:1 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P29 [get_ports {aConfigData[9]}]
set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R29 [get_ports {aConfigData[10]}]
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P27 [get_ports {aConfigData[11]}]
set_property src_info {type:XDC file:1 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P28 [get_ports {aConfigData[12]}]
set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T30 [get_ports {aConfigData[13]}]
set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P26 [get_ports {aConfigData[14]}]
set_property src_info {type:XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R26 [get_ports {aConfigData[15]}]
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T28 [get_ports {aPxiTrigData[0]}]
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T27 [get_ports {aPxiTrigData[1]}]
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W19 [get_ports {aPxiTrigData[2]}]
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U25 [get_ports {aPxiTrigData[3]}]
set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K23 [get_ports {aPxiTrigData[4]}]
set_property src_info {type:XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U30 [get_ports {aPxiTrigData[5]}]
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R28 [get_ports {aPxiTrigDir[1]}]
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T25 [get_ports {aPxiTrigDir[2]}]
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N29 [get_ports {aPxiTrigDir[3]}]
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T26 [get_ports {aPxiTrigDir[6]}]
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U28 [get_ports {aPxiTrigDir[7]}]
set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R19 [get_ports {aDramAnd2v5PwrGood}]
set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R30 [get_ports {aCpldExtReset_n}]
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U19 [get_ports {aConfigFlashClkEn_n}]
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U27 [get_ports {Osc40In}]
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V26 [get_ports {aFpgaCsi_n}]
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R23      [get_ports {aFpgaPudc}]
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P22 [get_ports {aConfigAddr[16]}]
set_property src_info {type:XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P21 [get_ports {aConfigAddr[17]}]
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N24 [get_ports {aConfigAddr[18]}]
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N22 [get_ports {aConfigAddr[19]}]
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N21 [get_ports {aConfigAddr[20]}]
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N20 [get_ports {aConfigAddr[21]}]
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N19 [get_ports {aConfigAddr[22]}]
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N26 [get_ports {aConfigAddr[23]}]
set_property src_info {type:XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N25 [get_ports {aConfigAddr[24]}]
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N30 [get_ports {aConfigAddr[25]}]
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M30 [get_ports {aConfigAddrValid_n}]
set_property src_info {type:XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M24 [get_ports {aConfigOe_n}]
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M23 [get_ports {aConfigRs[0]}]
set_property src_info {type:XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M22 [get_ports {aConfigRs[1]}]
set_property src_info {type:XDC file:1 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P19 [get_ports {aConfigWp_n}]
set_property src_info {type:XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M25 [get_ports {aConfigWe_n}]
set_property src_info {type:XDC file:1 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H29 [get_ports {aFpgaScl}]
set_property src_info {type:XDC file:1 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J29 [get_ports {aFpgaSda}]
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L30 [get_ports {aSpiDacCs_n}]
set_property src_info {type:XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M29 [get_ports {aSpiDacSClk}]
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M28 [get_ports {aSpiDacSdo}]
set_property src_info {type:XDC file:1 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J24 [get_ports {aVccOpticalEn}]
set_property src_info {type:XDC file:1 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L27 [get_ports {aVccOpticalPg}]
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M20 [get_ports {aPxiTrigData[6]}]
set_property src_info {type:XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M19 [get_ports {aPxiTrigData[7]}]
set_property src_info {type:XDC file:1 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L21 [get_ports {aPxiTrigDir[0]}]
set_property src_info {type:XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L22 [get_ports {aPxiTrigDir[4]}]
set_property src_info {type:XDC file:1 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L20 [get_ports {aPxiTrigDir[5]}]
set_property src_info {type:XDC file:1 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K21 [get_ports {aPxiTrigOutEn_n}]
set_property src_info {type:XDC file:1 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L25 [get_ports {txSerClkOut}]
set_property src_info {type:XDC file:1 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J28 [get_ports {CpldClkEn}]
set_property src_info {type:XDC file:1 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L26 [get_ports {RxSerClk}]
set_property src_info {type:XDC file:1 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J22 [get_ports {rRxSerData}]
set_property src_info {type:XDC file:1 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K28 [get_ports {tCpldRegData[0]}]
set_property src_info {type:XDC file:1 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J23 [get_ports {tCpldRegData[1]}]
set_property src_info {type:XDC file:1 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K29 [get_ports {tCpldRegData[2]}]
set_property src_info {type:XDC file:1 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L28 [get_ports {tCpldRegData[3]}]
set_property src_info {type:XDC file:1 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K24 [get_ports {tCpldRegData[4]}]
set_property src_info {type:XDC file:1 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N27 [get_ports {tCpldRegData[5]}]
set_property src_info {type:XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M27 [get_ports {tCpldRegData[6]}]
set_property src_info {type:XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J27 [get_ports {tCpldRegData[7]}]
set_property src_info {type:XDC file:1 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K25 [get_ports {aCpldTck}]
set_property src_info {type:XDC file:1 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K26 [get_ports {aCpldTdi}]
set_property src_info {type:XDC file:1 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J26 [get_ports {aCpldTms}]
set_property src_info {type:XDC file:1 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K30 [get_ports {aCpldTdo}]
set_property src_info {type:XDC file:1 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D28 [get_ports {aSeGpioOut[0]}]
set_property src_info {type:XDC file:1 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F30 [get_ports {aSeGpioOut[1]}]
set_property src_info {type:XDC file:1 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C29 [get_ports {aSeGpioOut[2]}]
set_property src_info {type:XDC file:1 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E30 [get_ports {aSeGpioOut[3]}]
set_property src_info {type:XDC file:1 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D29 [get_ports {aSeGpioOutEn_n[0]}]
set_property src_info {type:XDC file:1 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C30 [get_ports {aSeGpioOutEn_n[1]}]
set_property src_info {type:XDC file:1 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A30 [get_ports {aSeGpioOutEn_n[2]}]
set_property src_info {type:XDC file:1 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B30 [get_ports {aSeGpioOutEn_n[3]}]
set_property src_info {type:XDC file:1 line:323 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F23 [get_ports {aPort0_Tx_Fault}]
set_property src_info {type:XDC file:1 line:324 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B23 [get_ports {aPort0_Tx_Disable}]
set_property src_info {type:XDC file:1 line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G27 [get_ports {aPort0_RS0}]
set_property src_info {type:XDC file:1 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A26 [get_ports {aPort0_RS1}]
set_property src_info {type:XDC file:1 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A27 [get_ports {aPort0_SCL}]
set_property src_info {type:XDC file:1 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C27 [get_ports {aPort0_SDA}]
set_property src_info {type:XDC file:1 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D23 [get_ports {aPort0_Mod_ABS}]
set_property src_info {type:XDC file:1 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F25 [get_ports {aPort0_Rx_LOS}]
set_property src_info {type:XDC file:1 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D24 [get_ports {aPort1_Tx_Fault}]
set_property src_info {type:XDC file:1 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F26 [get_ports {aPort1_Tx_Disable}]
set_property src_info {type:XDC file:1 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A23 [get_ports {aPort1_RS0}]
set_property src_info {type:XDC file:1 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F27 [get_ports {aPort1_RS1}]
set_property src_info {type:XDC file:1 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D27 [get_ports {aPort1_SCL}]
set_property src_info {type:XDC file:1 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A25 [get_ports {aPort1_SDA}]
set_property src_info {type:XDC file:1 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G24 [get_ports {aPort1_Mod_ABS}]
set_property src_info {type:XDC file:1 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B27 [get_ports {aPort1_Rx_LOS}]
set_property src_info {type:XDC file:1 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B28 [get_ports {aPort2_Tx_Fault}]
set_property src_info {type:XDC file:1 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A28 [get_ports {aPort2_Tx_Disable}]
set_property src_info {type:XDC file:1 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G23 [get_ports {aPort2_RS0}]
set_property src_info {type:XDC file:1 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C24 [get_ports {aPort2_RS1}]
set_property src_info {type:XDC file:1 line:343 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E26 [get_ports {aPort2_SCL}]
set_property src_info {type:XDC file:1 line:344 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E25 [get_ports {aPort2_SDA}]
set_property src_info {type:XDC file:1 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D26 [get_ports {aPort2_Mod_ABS}]
set_property src_info {type:XDC file:1 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C26 [get_ports {aPort2_Rx_LOS}]
set_property src_info {type:XDC file:1 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E28 [get_ports {aPort3_Tx_Fault}]
set_property src_info {type:XDC file:1 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E29 [get_ports {aPort3_Tx_Disable}]
set_property src_info {type:XDC file:1 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E24 [get_ports {aPort3_RS0}]
set_property src_info {type:XDC file:1 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H24 [get_ports {aPort3_RS1}]
set_property src_info {type:XDC file:1 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E23 [get_ports {aPort3_SCL}]
set_property src_info {type:XDC file:1 line:352 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H25 [get_ports {aPort3_SDA}]
set_property src_info {type:XDC file:1 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G28 [get_ports {aPort3_Mod_ABS}]
set_property src_info {type:XDC file:1 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F28 [get_ports {aPort3_Rx_LOS}]
set_property src_info {type:XDC file:1 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C25 [get_ports {Si5368ClkIn}]
set_property src_info {type:XDC file:1 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B25 [get_ports {Si5368ClkIn_n}]
set_property src_info {type:XDC file:1 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21 [get_ports {aSeGpioIn[0]}]
set_property src_info {type:XDC file:1 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E20 [get_ports {aSeGpioIn[1]}]
set_property src_info {type:XDC file:1 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20 [get_ports {aSeGpioIn[2]}]
set_property src_info {type:XDC file:1 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F21 [get_ports {aSeGpioIn[3]}]
set_property src_info {type:XDC file:1 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H21 [get_ports {RxRecoveredClock}]
set_property src_info {type:XDC file:1 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H22 [get_ports {RxRecoveredClock_n}]
set_property src_info {type:XDC file:1 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G22 [get_ports {aSi5368SS_n}]
set_property src_info {type:XDC file:1 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22 [get_ports {aSi5368Sdi}]
set_property src_info {type:XDC file:1 line:393 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D22 [get_ports {aSi5368Sdo}]
set_property src_info {type:XDC file:1 line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C22 [get_ports {aSi5368SClk}]
set_property src_info {type:XDC file:1 line:395 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21 [get_ports {aSi5368Int}]
set_property src_info {type:XDC file:1 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20 [get_ports {aSi5368PllLocked_n}]
set_property src_info {type:XDC file:1 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17 [get_ports {aSi5368Rst_n}]
set_property src_info {type:XDC file:1 line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18 [get_ports {aSi5368Dec}]
set_property src_info {type:XDC file:1 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19 [get_ports {aSi5368Inc}]
set_property src_info {type:XDC file:1 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A21 [get_ports {aSi5368ClkInActive[0]}]
set_property src_info {type:XDC file:1 line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B18 [get_ports {aSi5368ClkInActive[1]}]
set_property src_info {type:XDC file:1 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A18 [get_ports {aSi5368ClkInActive[2]}]
set_property src_info {type:XDC file:1 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22 [get_ports {aSi5368ClkInActive[3]}]
set_property src_info {type:XDC file:1 line:404 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C21 [get_ports {aSi5368FSyncAlign}]
set_property src_info {type:XDC file:1 line:405 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L17 [get_ports {aSi5368CkIn1Bad}]
set_property src_info {type:XDC file:1 line:406 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A22 [get_ports {aSi5368CkIn2Bad}]
set_property src_info {type:XDC file:1 line:407 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19 [get_ports {aSi5368CkIn3Bad}]
set_property src_info {type:XDC file:1 line:413 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17 [get_ports {aSi5338_Intr}]
set_property src_info {type:XDC file:1 line:417 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C17 [get_ports {TdcAssertClkOut}]
set_property src_info {type:XDC file:1 line:418 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B17 [get_ports {TdcAssertClkOut_n}]
set_property src_info {type:XDC file:1 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J17 [get_ports {aPort0_Pwr_n}]
set_property src_info {type:XDC file:1 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L18 [get_ports {aPort0_OC_n}]
set_property src_info {type:XDC file:1 line:429 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H17 [get_ports {aPort1_Pwr_n}]
set_property src_info {type:XDC file:1 line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K19 [get_ports {aPort1_OC_n}]
set_property src_info {type:XDC file:1 line:431 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J19 [get_ports {aPort2_Pwr_n}]
set_property src_info {type:XDC file:1 line:432 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K20 [get_ports {aPort2_OC_n}]
set_property src_info {type:XDC file:1 line:433 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19 [get_ports {aPort3_Pwr_n}]
set_property src_info {type:XDC file:1 line:434 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17 [get_ports {aPort3_OC_n}]
set_property src_info {type:XDC file:1 line:437 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K18 [get_ports {aSmb0_MuxSelRef}]
set_property src_info {type:XDC file:1 line:438 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D17 [get_ports {aSmb0_MuxSelPfi}]
set_property src_info {type:XDC file:1 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18 [get_ports {aSmb0_AC_Couple}]
set_property src_info {type:XDC file:1 line:440 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C20 [get_ports {aSmb0_InBufOe_n}]
set_property src_info {type:XDC file:1 line:441 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J18 [get_ports {aSmb1_MuxSelRef}]
set_property src_info {type:XDC file:1 line:442 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E19 [get_ports {aSmb1_MuxSelPfi}]
set_property src_info {type:XDC file:1 line:443 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19 [get_ports {aSmb1_AC_Couple}]
set_property src_info {type:XDC file:1 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H20 [get_ports {aSmb2_MuxSelRef}]
set_property src_info {type:XDC file:1 line:445 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D16 [get_ports {aSmb2_MuxSelPfi}]
set_property src_info {type:XDC file:1 line:446 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16 [get_ports {aSmb2_AC_Couple}]
set_property src_info {type:XDC file:1 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20 [get_ports {aSmb3_MuxSelRef}]
set_property src_info {type:XDC file:1 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G18 [get_ports {aSmb3_MuxSelPfi}]
set_property src_info {type:XDC file:1 line:449 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18 [get_ports {aSmb3_AC_Couple}]
set_property src_info {type:XDC file:1 line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15 [get_ports {aClockConfigRst_n}]
set_property src_info {type:XDC file:1 line:457 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12 [get_ports {aAuthenticationSda}]
set_property src_info {type:XDC file:1 line:462 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15 [get_ports {aLedActiveRed_n}]
set_property src_info {type:XDC file:1 line:463 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B14 [get_ports {aLedActiveGreen_n}]
set_property src_info {type:XDC file:1 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13 [get_ports {aLedAccessRed_n}]
set_property src_info {type:XDC file:1 line:465 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C15 [get_ports {aLedAccessGreen_n}]
set_property src_info {type:XDC file:1 line:469 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16 [get_ports {aAdcAlertx2C}]
set_property src_info {type:XDC file:1 line:470 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H11 [get_ports {aAdcAlertx23}]
set_property src_info {type:XDC file:1 line:480 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE10 [get_ports {DramExtOsc}]
set_property src_info {type:XDC file:1 line:509 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M6 [get_ports {pciExpRxp[0]}]
set_property src_info {type:XDC file:1 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P6 [get_ports {pciExpRxp[1]}]
set_property src_info {type:XDC file:1 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R4 [get_ports {pciExpRxp[2]}]
set_property src_info {type:XDC file:1 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T6 [get_ports {pciExpRxp[3]}]
set_property src_info {type:XDC file:1 line:513 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M5 [get_ports {pciExpRxn[0]}]
set_property src_info {type:XDC file:1 line:514 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P5 [get_ports {pciExpRxn[1]}]
set_property src_info {type:XDC file:1 line:515 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R3 [get_ports {pciExpRxn[2]}]
set_property src_info {type:XDC file:1 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T5 [get_ports {pciExpRxn[3]}]
set_property src_info {type:XDC file:1 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L4 [get_ports {pciExpTxp[0]}]
set_property src_info {type:XDC file:1 line:518 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M2 [get_ports {pciExpTxp[1]}]
set_property src_info {type:XDC file:1 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N4 [get_ports {pciExpTxp[2]}]
set_property src_info {type:XDC file:1 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P2 [get_ports {pciExpTxp[3]}]
set_property src_info {type:XDC file:1 line:521 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L3 [get_ports {pciExpTxn[0]}]
set_property src_info {type:XDC file:1 line:522 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M1 [get_ports {pciExpTxn[1]}]
set_property src_info {type:XDC file:1 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N3 [get_ports {pciExpTxn[2]}]
set_property src_info {type:XDC file:1 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P1 [get_ports {pciExpTxn[3]}]
set_property src_info {type:XDC file:1 line:526 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N8 [get_ports {RefClk100p}]
set_property src_info {type:XDC file:1 line:527 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N7 [get_ports {RefClk100n}]
set_property src_info {type:XDC file:1 line:583 export:INPUT save:INPUT read:READ} [current_design]
create_clock -name sys_clk -period 10 [get_pins  {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK}]
set_property src_info {type:XDC file:1 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S*}]
set_property src_info {type:XDC file:1 line:597 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk_125mhz_mux -source [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0] -divide_by 1 [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O]
set_property src_info {type:XDC file:1 line:602 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk_250mhz_mux -source [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1] -divide_by 1 -add -master_clock [get_clocks -of [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1]] [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O]
set_property src_info {type:XDC file:1 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -name pcieclkmux -physically_exclusive -group clk_125mhz_mux -group clk_250mhz_mux
set_property src_info {type:XDC file:1 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN*]
set_property src_info {type:XDC file:1 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST*]
set_property src_info {type:XDC file:1 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/sUserResetQ_reg*/Q]
set_property src_info {type:XDC file:1 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iLclStoredData* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*ODataFlop/cLclQ* -filter IS_SEQUENTIAL==true] -datapath_only 48.4950005000
set_property src_info {type:XDC file:1 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:661 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggleToReady* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -datapath_only 11.2488001200
set_property src_info {type:XDC file:1 line:662 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/*/HBx/*iReset_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iReset* -filter IS_SEQUENTIAL==true] -datapath_only 1.8748000200
set_property src_info {type:XDC file:1 line:664 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 1.8748000200
set_property src_info {type:XDC file:1 line:665 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iLclStoredData* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*ODataFlop*/cLclQ* -filter IS_SEQUENTIAL==true] -datapath_only 6.4992000800
set_property src_info {type:XDC file:1 line:666 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 11.2488001200
set_property src_info {type:XDC file:1 line:667 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggleToReady* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:668 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 1.8748000200
set_property src_info {type:XDC file:1 line:669 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/*/HBx/*iReset_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iReset* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:670 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:684 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y7 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:1 line:686 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y6 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:1 line:688 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y5 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:1 line:690 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y4 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:1 line:692 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y3 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:1 line:694 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y2 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:1 line:696 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y1 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:1 line:698 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y0 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:1 line:701 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PCIE_X0Y0 [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i]
set_property src_info {type:XDC file:1 line:704 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X10Y35 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:705 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X10Y36 [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[6].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:706 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X9Y37  [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:707 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X9Y36  [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:708 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X9Y35  [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:709 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X9Y34  [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:710 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X9Y33  [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:711 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X9Y32  [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:712 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X9Y31  [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:713 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X9Y30  [get_cells {G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:1 line:760 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_pins PXIe659XR_DRAMx/u_PXIe659XR_DRAM_mig/u_ddr3_infrastructure/plle2_i/CLKIN1]
set_property src_info {type:XDC file:1 line:762 export:INPUT save:INPUT read:READ} [current_design]
set_property FIXED_ROUTE { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O RIOI_I2GCLK_TOP0 HCLK_CMT_MUX_PLLE2_CLKIN1 CMT_TOP_R_UPPER_T_PLLE2_CLKIN1 } [get_nets {DramExtOsc_IBUF }]
set_property src_info {type:XDC file:1 line:763 export:INPUT save:INPUT read:READ} [current_design]
set_property is_bel_fixed 1 [get_cells {DramExtOsc_IBUF_inst PXIe659XR_DRAMx/u_PXIe659XR_DRAM_mig/u_ddr3_infrastructure/plle2_i }]
set_property src_info {type:XDC file:1 line:764 export:INPUT save:INPUT read:READ} [current_design]
set_property is_loc_fixed 1 [get_cells {DramExtOsc_IBUF_inst PXIe659XR_DRAMx/u_PXIe659XR_DRAM_mig/u_ddr3_infrastructure/plle2_i }]
set_property src_info {type:XDC file:1 line:776 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 3.000 -name FrequencyCounterUnknownClk -waveform {0.000 1.500} [get_pins PXIe6592R_FixedLogicx/FrequencyCounterIntfx/UnknownClk_BUFG/O]
set_property src_info {type:XDC file:1 line:970 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name I2cScl_int -source [get_ports {Osc40In}] -edges {1 1961 3913} [get_pins {PXIe6592R_FixedLogicx/I2cBusIntfx/I2cMasterBlock.I2cMasterTopx/I2cSclDriverx/aSclOut_reg/Q}]
set_property src_info {type:XDC file:1 line:975 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name I2cScl -source [get_pins {PXIe6592R_FixedLogicx/I2cBusIntfx/I2cMasterBlock.I2cMasterTopx/I2cSclDriverx/aSclOut_reg/Q}] -divide_by 1 [get_ports aFpgaScl]
set_property src_info {type:XDC file:1 line:1002 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {I2cScl} -max [expr 4.0 + 100.0] [get_ports aFpgaSda]
set_property src_info {type:XDC file:1 line:1006 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {I2cScl} -min [expr 0 - 4.0 - 0.0] [get_ports aFpgaSda]
set_property src_info {type:XDC file:1 line:1030 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock {I2cScl} -clock_fall -max [expr 2*5.0 + 1000.0] [get_ports aFpgaSda]
set_property src_info {type:XDC file:1 line:1034 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock {I2cScl} -clock_fall -min 0.0 [get_ports aFpgaSda]
set_property src_info {type:XDC file:1 line:1084 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name Si5368SpiClk_int -source [get_ports {Osc40In}] -edges {1 9 17} [get_pins {PXIe6592R_FixedLogicx/Si5368Intfx/SpiBlk.SpiShiftx/fSClkOut_reg/Q}]
set_property src_info {type:XDC file:1 line:1089 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name Si5368SpiClk -source [get_pins {PXIe6592R_FixedLogicx/Si5368Intfx/SpiBlk.SpiShiftx/fSClkOut_reg/Q}] -divide_by 1 [get_ports aSi5368SClk]
set_property src_info {type:XDC file:1 line:1125 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {Si5368SpiClk} -max [expr 4.0 + 25.0] [get_ports aSi5368Sdo]
set_property src_info {type:XDC file:1 line:1129 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {Si5368SpiClk} -min [expr 0 - 4.0 - 20.0] [get_ports aSi5368Sdo]
set_property src_info {type:XDC file:1 line:1158 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {Si5368SpiClk} -max [expr 4.0 + 25.0] [get_ports aSi5368SS_n]
set_property src_info {type:XDC file:1 line:1162 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {Si5368SpiClk} -min [expr 0 - 4.0 - 20.0] [get_ports aSi5368SS_n]
set_property src_info {type:XDC file:1 line:1194 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock {Si5368SpiClk} -clock_fall -max [expr 2*5.0 + 25.0] [get_ports {aSi5368Sdi}]
set_property src_info {type:XDC file:1 line:1198 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock {Si5368SpiClk} -clock_fall -min 0.0 [get_ports {aSi5368Sdi}]
set_property src_info {type:XDC file:1 line:1250 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name AD5620SpiClk_int -source [get_ports {Osc40In}] -edges {1 41 81} [get_pins {PXIe6592R_FixedLogicx/SpiBusIntfx/SpiBlk.SpiShiftx/fSClkOut_reg/Q}]
set_property src_info {type:XDC file:1 line:1255 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name AD5620SpiClk -source [get_pins {PXIe6592R_FixedLogicx/SpiBusIntfx/SpiBlk.SpiShiftx/fSClkOut_reg/Q}] -divide_by 1 [get_ports aSpiDacSClk]
set_property src_info {type:XDC file:1 line:1284 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {AD5620SpiClk} -max [expr 4.0 + 5.0] [get_ports aSpiDacSdo]
set_property src_info {type:XDC file:1 line:1288 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {AD5620SpiClk} -min [expr 0 - 4.0 - 4.5] [get_ports aSpiDacSdo]
set_property src_info {type:XDC file:1 line:1317 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {AD5620SpiClk} -max [expr 4.0 + 13.0] [get_ports aSpiDacCs_n]
set_property src_info {type:XDC file:1 line:1321 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {AD5620SpiClk} -min [expr 0 - 4.0 - 0.0] [get_ports aSpiDacCs_n]
set_property src_info {type:XDC file:1 line:1354 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name JtagTck_Int -source [get_ports {Osc40In}] -edges {1 3 5} [get_pins {PXIe6592R_FixedLogicx/JtagProgrammerx/JtagTclkFlop/GenFlops*.DFlopx/GenClr.ClearFDCPEx/Q}]
set_property src_info {type:XDC file:1 line:1359 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name JtagTck -source [get_pins {PXIe6592R_FixedLogicx/JtagProgrammerx/JtagTclkFlop/GenFlops*.DFlopx/GenClr.ClearFDCPEx/Q}] -divide_by 1 [get_ports aCpldTck]
set_property src_info {type:XDC file:1 line:1380 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {JtagTck} -max [expr     10.0 + 5.0] [get_ports -regexp {(aCpldTdi|aCpldTms)}]
set_property src_info {type:XDC file:1 line:1381 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock {JtagTck} -min [expr 0 - 8.0  - 5.0] [get_ports -regexp {(aCpldTdi|aCpldTms)}]
set_property src_info {type:XDC file:1 line:1397 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -end -setup 2 -from [get_clocks JtagTck] -through [get_ports aCpldTdo]
set_property src_info {type:XDC file:1 line:1398 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -end -hold  1 -from [get_clocks JtagTck] -through [get_ports aCpldTdo]
set_property src_info {type:XDC file:1 line:1400 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock {JtagTck} -clock_fall -max [expr 10.0 + 2*5.0] [get_ports aCpldTdo]
set_property src_info {type:XDC file:1 line:1401 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock {JtagTck} -clock_fall -min [expr 0.0] [get_ports aCpldTdo]
set_property src_info {type:XDC file:1 line:1423 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 15 -from [get_clocks -of [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/mmcm_i/CLKOUT3]] -to [get_ports aConfig*]
set_property src_info {type:XDC file:1 line:1424 export:INPUT save:INPUT read:READ} [current_design]
set_min_delay 0  -from [get_clocks -of [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/mmcm_i/CLKOUT3]] -to [get_ports aConfig*]
set_property src_info {type:XDC file:1 line:1427 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 15 -datapath_only  -from [get_ports aConfigData*] -to [get_clocks -of [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/mmcm_i/CLKOUT3]]
set_property src_info {type:XDC file:1 line:1428 export:INPUT save:INPUT read:READ} [current_design]
set_min_delay 0  -from [get_ports aConfigData*] -to [get_clocks -of [get_pins G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/mmcm_i/CLKOUT3]]
set_property src_info {type:XDC file:1 line:1456 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iLclStoredData* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*ODataFlop/cLclQ* -filter IS_SEQUENTIAL==true] -datapath_only 48.4950005000
set_property src_info {type:XDC file:1 line:1457 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1458 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggleToReady* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -datapath_only 11.2488001200
set_property src_info {type:XDC file:1 line:1459 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1460 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/*/HBx/*iReset_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iReset* -filter IS_SEQUENTIAL==true] -datapath_only 1.8748000200
set_property src_info {type:XDC file:1 line:1461 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 1.8748000200
set_property src_info {type:XDC file:1 line:1462 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iLclStoredData* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*ODataFlop*/cLclQ* -filter IS_SEQUENTIAL==true] -datapath_only 6.4992000800
set_property src_info {type:XDC file:1 line:1463 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 11.2488001200
set_property src_info {type:XDC file:1 line:1464 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggleToReady* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1465 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 1.8748000200
set_property src_info {type:XDC file:1 line:1466 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/*/HBx/*iReset_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iReset* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1467 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1477 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/HoldoffSynch/DoubleSyncBasex/iDlySigx/cLclQ* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/HoldoffSynch/DoubleSyncBasex/oSig_msx/cLclQ* -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1478 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/HoldoffSynch/DoubleSyncBasex/oSig_msx/cLclQ* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/HoldoffSynch/DoubleSyncBasex/oSigx/cLclQ* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1480 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/KillSynch/DoubleSyncBasex/iDlySigx/cLclQ* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/KillSynch/DoubleSyncBasex/oSig_msx/cLclQ* -filter IS_SEQUENTIAL==true] -datapath_only 11.2488001200
set_property src_info {type:XDC file:1 line:1481 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/KillSynch/DoubleSyncBasex/oSig_msx/cLclQ* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/KillSynch/DoubleSyncBasex/oSigx/cLclQ* -filter IS_SEQUENTIAL==true] -datapath_only 1.8748000200
set_property src_info {type:XDC file:1 line:1579 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [all_registers -edge_triggered] -to [get_ports TdcAssertClkOut* aAuthenticationSda aLoopbackOut* aTdcDeassert aPort0_RS* aPort1_RS* aPort0_Pwr_n aPort1_Pwr_n aPort2_Pwr_n aPort3_Pwr_n aTdcAssert aTdcEn aUnexpPulseJitter_n] 20
set_property src_info {type:XDC file:1 line:1580 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_ports aLoopbackIn* aPxiStar PxiClk10_n PxiClk10 aAuthenticationSda aPort0_Tx_Fault aPort0_Tx_Disable aPort0_Mod_ABS aPort0_Rx_LOS PxieDStar* aPort1_Tx_Fault aPort1_Tx_Disable aPort1_Mod_ABS aPort1_Rx_LOS aPort2_Tx_Fault aPort2_Tx_Disable aPort2_Mod_ABS aPort2_Rx_LOS aPort3_Tx_Fault aPort3_Tx_Disable aPort3_Mod_ABS aPort3_Rx_LOS] -to [all_registers -edge_triggered] 20
set_property src_info {type:XDC file:1 line:1585 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [all_registers -edge_triggered] -to [get_ports -regexp {aPxiTrigData*|aPxiTrigDir*|aPxiTrigOutEn_n}] 15.000
set_property src_info {type:XDC file:1 line:1586 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_ports -regexp {aPxiTrigData*}] -to [all_registers -edge_triggered] 15.000
set_property src_info {type:XDC file:1 line:1604 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/DmaAccess/PulseSyncBaseRSDx/iHoldSigInx/*FDCPEx -filter IS_SEQUENTIAL==true]     -to [get_cells PXIe6592R_FixedLogicx/DmaAccess/PulseSyncBaseRSDx/oHoldSigIn_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1605 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/DmaAccess/PulseSyncBaseRSDx/oLocalSigOutCEx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells PXIe6592R_FixedLogicx/DmaAccess/PulseSyncBaseRSDx/iSigOut_msx/*FDCPEx -filter IS_SEQUENTIAL==true]    -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1614 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/PXIe659XR_XADCx/*cDeviceTemperature* -filter IS_SEQUENTIAL==true] -to [get_cells PXIe659XR_DRAMx/u_PXIe659XR_DRAM_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1* -filter IS_SEQUENTIAL==true] -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1623 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe659XR_DRAMx/u_PXIe659XR_DRAM_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg* -filter IS_SEQUENTIAL==true] -to [get_cells PXIe6592R_FixedLogicx/PXIe659XR_DebugRegsx/bDramPhyInitDone_ms* -filter IS_SEQUENTIAL==true] -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1646 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/bReset* -filter IS_SEQUENTIAL==true]           -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/uUnknownClkCount* -filter IS_SEQUENTIAL==true]     -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1647 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/bReset* -filter IS_SEQUENTIAL==true]           -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/uEnableCountD1* -filter IS_SEQUENTIAL==true]       -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1648 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/bReset* -filter IS_SEQUENTIAL==true]           -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/uRequestPush* -filter IS_SEQUENTIAL==true]         -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1649 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/bReset* -filter IS_SEQUENTIAL==true]           -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/EnableCountDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/*FDCPEx* -filter IS_SEQUENTIAL==true]    -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1650 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/EnableCountDS/DoubleSyncBasex/iDlySigx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/EnableCountDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1651 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/bReset* -filter IS_SEQUENTIAL==true]           -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*iReset_ms* -filter IS_SEQUENTIAL==true]          -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1652 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*oPushToggleToReady* -filter IS_SEQUENTIAL==true] -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true]  -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1653 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*iLclStoredData* -filter IS_SEQUENTIAL==true]     -to [get_cells {PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*ODataFlop/GenFlops[*].DFlopx/*FDCPEx} -filter IS_SEQUENTIAL==true]              -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1654 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*iPushToggle* -filter IS_SEQUENTIAL==true]        -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true]     -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1655 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/bReset* -filter IS_SEQUENTIAL==true]           -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/EnableCountDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1656 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/bReset* -filter IS_SEQUENTIAL==true]           -to [get_cells PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/* -filter IS_SEQUENTIAL==true]                -datapath_only 10.0
set_property src_info {type:XDC file:1 line:1665 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells bPxiGa* -filter IS_SEQUENTIAL==true] -to [get_cells G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/GenericConfigPortx/RegisterInterface.cGpioInput_ms* -filter IS_SEQUENTIAL==true] -datapath_only 100.00
set_property src_info {type:XDC file:1 line:1677 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [all_registers -edge_triggered] -to [get_cells {PXIe6592R_FixedLogicx/bLedActiveGreen_ms_reg*}] 20
set_property src_info {type:XDC file:1 line:1678 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [all_registers -edge_triggered] -to [get_cells {PXIe6592R_FixedLogicx/bLedActiveRed_ms_reg*}] 20
set_property src_info {type:XDC file:1 line:1685 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {PXIe6592R_FixedLogicx/Si5368Intfx/cSi5368ClksValid_reg*}] -to [all_registers -edge_triggered] 20
set_property src_info {type:XDC file:1 line:1686 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {PXIe6592R_FixedLogicx/Si5368Intfx/cSi5368PllLockedLcl_reg*}] -to [all_registers -edge_triggered] 20
set_property src_info {type:XDC file:1 line:1701 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {Sync100Capturex/rEnableClk100Bufg*} -filter {IS_SEQUENTIAL==true}] -to   [get_pins {Sync100Capturex/PxieClk100SafeBufg/GlobalBuffer/S*}] -datapath_only 25.0;
set_property src_info {type:XDC file:1 line:1715 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {PXIe6592R_FixedLogicx/DprCpldInterfacex/DprCpldRegistersx/rResetCpldInt*} -filter {IS_SEQUENTIAL==true}] -to   [all_registers -clock RxSerClk] -datapath_only 20
set_property src_info {type:XDC file:1 line:1728 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/cSerialData*} -filter {IS_SEQUENTIAL==true}] -to   [get_pins {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/SerialDataFlops/GenFlops*.DFlopx/GenClr.ClearFDCPEx/D}] -datapath_only 20;
set_property src_info {type:XDC file:1 line:1736 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/cCpldDataValid*} -filter {IS_SEQUENTIAL==true}] -to   [get_pins  {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/DoubleSyncDataValid/DoubleSyncAsyncInBasex/oSig_msx/GenClr.ClearFDCPEx/D}] -datapath_only 20;
set_property src_info {type:XDC file:1 line:1740 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/cCpldHoldoff*} -filter {IS_SEQUENTIAL==true}] -to   [get_pins  {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/DoubleSyncHoldoff/DoubleSyncAsyncInBasex/oSig_msx/GenClr.ClearFDCPEx/D}] -datapath_only 20;
set_property src_info {type:XDC file:1 line:1744 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/cCpldInitialized*} -filter {IS_SEQUENTIAL==true}] -to   [get_pins  {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/DoubleSyncInitialized/DoubleSyncAsyncInBasex/oSig_msx/GenClr.ClearFDCPEx/D}] -datapath_only 20;
set_property src_info {type:XDC file:1 line:1748 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/cCpldReady*} -filter {IS_SEQUENTIAL==true}] -to   [get_pins  {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/DoubleSyncReady/DoubleSyncAsyncInBasex/oSig_msx/GenClr.ClearFDCPEx/D}] -datapath_only 20;
set_property src_info {type:XDC file:1 line:1752 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {PXIe6592R_FixedLogicx/DprCpldInterfacex/DprCpldRegistersx/rReadCpldCmd*} -filter {IS_SEQUENTIAL==true}] -to   [get_cells {PXIe6592R_FixedLogicx/DprCpldInterfacex/CpldReceiverx/cCpldDataValid*} -filter {IS_SEQUENTIAL==true}] -datapath_only 20;
set_property src_info {type:XDC file:1 line:1759 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins {ShutdownInterruptToDmaClk/DoubleSyncBasex/iDlySigx/GenClr.ClearFDCPEx/C}] -to   [get_pins {ShutdownInterruptToDmaClk/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/GenClr.ClearFDCPEx/D}] -datapath_only 20;
set_property src_info {type:XDC file:1 line:1773 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K14 [get_ports {aMgtTxp[0]}]
set_property src_info {type:XDC file:1 line:1774 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14 [get_ports {aMgtTxn[0]}]
set_property src_info {type:XDC file:1 line:1778 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H15 [get_ports {aMgtTxp[1]}]
set_property src_info {type:XDC file:1 line:1779 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15 [get_ports {aMgtTxn[1]}]
set_property src_info {type:XDC file:1 line:1783 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J11 [get_ports {aMgtTxp[2]}]
set_property src_info {type:XDC file:1 line:1784 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J12 [get_ports {aMgtTxn[2]}]
set_property src_info {type:XDC file:1 line:1788 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H14 [get_ports {aMgtTxp[3]}]
set_property src_info {type:XDC file:1 line:1789 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G14 [get_ports {aMgtTxn[3]}]
set_property src_info {type:XDC file:1 line:1793 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L16 [get_ports {aMgtRxp[0]}]
set_property src_info {type:XDC file:1 line:1794 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K16 [get_ports {aMgtRxn[0]}]
set_property src_info {type:XDC file:1 line:1798 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L15 [get_ports {aMgtRxp[1]}]
set_property src_info {type:XDC file:1 line:1799 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K15 [get_ports {aMgtRxn[1]}]
set_property src_info {type:XDC file:1 line:1803 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L12 [get_ports {aMgtRxp[2]}]
set_property src_info {type:XDC file:1 line:1804 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L13 [get_ports {aMgtRxn[2]}]
set_property src_info {type:XDC file:1 line:1808 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13 [get_ports {aMgtRxp[3]}]
set_property src_info {type:XDC file:1 line:1809 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J13 [get_ports {aMgtRxn[3]}]
set_property src_info {type:XDC file:1 line:1814 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G13 [get_ports {MgtRefClk0p}]
set_property src_info {type:XDC file:1 line:1815 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13 [get_ports {MgtRefClk0n}]
set_property src_info {type:XDC file:1 line:1819 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13 [get_ports {MgtRefClk1p}]
set_property src_info {type:XDC file:1 line:1820 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12 [get_ports {MgtRefClk1n}]
set_property src_info {type:XDC file:1 line:1824 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D13 [get_ports {Si570Clkp}]
set_property src_info {type:XDC file:1 line:1825 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12 [get_ports {Si570Clkn}]
set_property src_info {type:XDC file:1 line:1972 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset/c1ResetFastLclx* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/BlkIn.iPushTogglex* -filter IS_SEQUENTIAL==true]  19.7980002000
set_property src_info {type:XDC file:1 line:1973 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1974 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:1975 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset*c1*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset*c1* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:1976 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncOReset*c1*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncOReset*c1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1977 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset*c2*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset*c2* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1978 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncOReset*c2*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncOReset*c2* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:1979 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset/c1ResetFastLclx* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkIn.iPushTogglex* -filter IS_SEQUENTIAL==true]  49.4950005000
set_property src_info {type:XDC file:1 line:1980 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:1981 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1982 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset*c1*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset*c1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1983 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncOReset*c1*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncOReset*c1* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:1984 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset*c2*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset*c2* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:1985 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncOReset*c2*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncOReset*c2* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1986 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*iHoldSigInx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*oHoldSigIn_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1987 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*iSigOut_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1988 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutCEx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*iSigOut_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1989 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DoubleSyncSLVFromClk40ToClk40Derived5x2B00MHz*iDlySigx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells *DoubleSyncSLVFromClk40ToClk40Derived5x2B00MHz*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 29.6970003000
set_property src_info {type:XDC file:1 line:1990 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*iLclStoredData* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*ODataFlop**FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 18.7980002000
set_property src_info {type:XDC file:1 line:1991 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 29.6970003000
set_property src_info {type:XDC file:1 line:1992 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*oPushToggleToReady* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1993 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:1994 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *iReset_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*iReset* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1995 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLV_Ackx/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:1996 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*PulseSyncBoolx/*iHoldSigInx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*PulseSyncBoolx/*oHoldSigIn_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 29.6970003000
set_property src_info {type:XDC file:1 line:1997 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*PulseSyncBoolx/*oLocalSigOutx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*PulseSyncBoolx/*iSigOut_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1998 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*PulseSyncBoolx/*oLocalSigOutCEx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*PulseSyncBoolx/*iSigOut_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:1999 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*iLclStoredData* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*ODataFlop**FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 48.4950005000
set_property src_info {type:XDC file:1 line:2000 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 74.2425007499
set_property src_info {type:XDC file:1 line:2001 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*oPushToggleToReady* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -datapath_only 29.6970003000
set_property src_info {type:XDC file:1 line:2002 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2003 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *iReset_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*iReset* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:2004 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *TimeLoopCoreFromClk40ToClk40Derived5x2B00MHz/*HandshakeSLVx/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:2005 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DmaPortCommIfcIrqInterfacex/DoubleSyncSLx*iDlySigx/*FDCPEx -filter IS_SEQUENTIAL==true] -to [get_cells *DmaPortCommIfcIrqInterfacex/DoubleSyncSLx*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx -filter IS_SEQUENTIAL==true] -datapath_only 100.0000000000
set_property src_info {type:XDC file:1 line:2006 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DmaPortCommIfcLvFpgaIrq*bIpIrq_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *DmaPortCommIfcLvFpgaIrq*bIpIrq* -filter IS_SEQUENTIAL==true] -datapath_only 1.8748000200
set_property src_info {type:XDC file:1 line:2007 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/BlkIn.iPushTogglex* -filter IS_SEQUENTIAL==true]  49.4950005000
set_property src_info {type:XDC file:1 line:2008 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2009 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2010 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset*c1*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset*c1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2011 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncOReset*c1*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncOReset*c1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2012 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset*c2*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset*c2* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2013 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncOReset*c2*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncOReset*c2* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2014 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*rEnableIn* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*tEnableIn_ms* -filter IS_SEQUENTIAL==true] -datapath_only 148.4850014999
set_property src_info {type:XDC file:1 line:2015 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*rEnableClear* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*tEnableClear_ms* -filter IS_SEQUENTIAL==true] -datapath_only 148.4850014999
set_property src_info {type:XDC file:1 line:2016 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*rEnableIn* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*bEnableIn_ms* -filter IS_SEQUENTIAL==true] -datapath_only 24.7475002500
set_property src_info {type:XDC file:1 line:2017 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*rEnableClear* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*bEnableClear_ms* -filter IS_SEQUENTIAL==true] -datapath_only 24.7475002500
set_property src_info {type:XDC file:1 line:2018 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*rDerivedClkLostLock* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*bDerivedClkLostLock_ms* -filter IS_SEQUENTIAL==true] -datapath_only 148.4850014999
set_property src_info {type:XDC file:1 line:2019 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*rGatedClkStartupErr* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*bGatedClkStartupErr_ms* -filter IS_SEQUENTIAL==true] -datapath_only 148.4850014999
set_property src_info {type:XDC file:1 line:2020 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*rEnableDeassertionErr* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*bEnableDeassertionErr_ms* -filter IS_SEQUENTIAL==true] -datapath_only 148.4850014999
set_property src_info {type:XDC file:1 line:2021 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*rDiagramResetAssertionErr* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*bDiagramResetAssertionErr_ms* -filter IS_SEQUENTIAL==true] -datapath_only 148.4850014999
set_property src_info {type:XDC file:1 line:2022 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*tDiagramEnableOutReg* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*bEnableOut_ms* -filter IS_SEQUENTIAL==true] -datapath_only 100.0000000000
set_property src_info {type:XDC file:1 line:2023 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkIn.iPushTogglex* -filter IS_SEQUENTIAL==true]  49.4950005000
set_property src_info {type:XDC file:1 line:2024 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/*oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/*oPushToggle1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2025 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/*iRdyPushToggle_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/*iRdyPushToggle* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2026 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset*c1*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset*c1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2027 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncOReset*c1*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncOReset*c1* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2028 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset*c2*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset*c2* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2029 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncOReset*c2*_ms* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncOReset*c2* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2030 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*rSafeToEnableGatedClksLoc* -filter IS_SEQUENTIAL==true]  -datapath_only 100.0000000000
set_property src_info {type:XDC file:1 line:2031 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*rDiagramResetForHost* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*bDiagramResetForHost_ms* -filter IS_SEQUENTIAL==true] -datapath_only 24.7475002500
set_property src_info {type:XDC file:1 line:2032 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/BlkIn.i* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.o* -filter IS_SEQUENTIAL==true] -datapath_only 49.4950005000
set_property src_info {type:XDC file:1 line:2033 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkIn.i* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.o* -filter IS_SEQUENTIAL==true] -datapath_only 49.4950005000
set_property src_info {type:XDC file:1 line:2034 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkIn.i* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.o* -filter IS_SEQUENTIAL==true] -datapath_only 19.7980002000
set_property src_info {type:XDC file:1 line:2035 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/BlkIn.i* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.o* -filter IS_SEQUENTIAL==true] -datapath_only 49.4950005000
set_property src_info {type:XDC file:1 line:2036 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/Blk* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/Blk*_ms* -filter IS_SEQUENTIAL==true] -datapath_only 100.0000000000
set_property src_info {type:XDC file:1 line:2037 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/Blk* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/Blk*_ms* -filter IS_SEQUENTIAL==true] -datapath_only 100.0000000000
set_property src_info {type:XDC file:1 line:2038 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/Blk* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/Blk*_ms* -filter IS_SEQUENTIAL==true] -datapath_only 100.0000000000
set_property src_info {type:XDC file:1 line:2039 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/Blk* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/Blk*_ms* -filter IS_SEQUENTIAL==true] -datapath_only 100.0000000000
set_property src_info {type:XDC file:1 line:2040 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/BlkIn.iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 24.7475002500
set_property src_info {type:XDC file:1 line:2041 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkIn.iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 24.7475002500
set_property src_info {type:XDC file:1 line:2042 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx* -filter IS_SEQUENTIAL==true] -to [get_cells *ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_ms* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2043 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx* -filter IS_SEQUENTIAL==true] -to [get_cells *DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_ms* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2044 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkIn.iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 9.8990001000
set_property src_info {type:XDC file:1 line:2045 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset/c1ResetFastLclx* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset/c2ResetFe_ms* -filter IS_SEQUENTIAL==true] -datapath_only 4.9495000500
set_property src_info {type:XDC file:1 line:2046 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/BlkIn.iPushToggle* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.oPushToggle0_ms* -filter IS_SEQUENTIAL==true] -datapath_only 24.7475002500
set_property src_info {type:XDC file:1 line:2047 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset/c1ResetFastLclx* -filter IS_SEQUENTIAL==true] -to [get_cells *Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset/c2ResetFe_ms* -filter IS_SEQUENTIAL==true] -datapath_only 12.3737501250
set_property src_info {type:XDC file:1 line:2068 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_nets {*DiagramResetx*aDiagramResetLoc*}]
set_property src_info {type:XDC file:1 line:2109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK15 [get_ports {ddr3_dq[0]}]
set_property src_info {type:XDC file:1 line:2115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK16 [get_ports {ddr3_dq[1]}]
set_property src_info {type:XDC file:1 line:2121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH15 [get_ports {ddr3_dq[2]}]
set_property src_info {type:XDC file:1 line:2127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF15 [get_ports {ddr3_dq[3]}]
set_property src_info {type:XDC file:1 line:2133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG14 [get_ports {ddr3_dq[4]}]
set_property src_info {type:XDC file:1 line:2139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE16 [get_ports {ddr3_dq[5]}]
set_property src_info {type:XDC file:1 line:2145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG15 [get_ports {ddr3_dq[6]}]
set_property src_info {type:XDC file:1 line:2151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ17 [get_ports {ddr3_dq[7]}]
set_property src_info {type:XDC file:1 line:2157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH19 [get_ports {ddr3_dq[8]}]
set_property src_info {type:XDC file:1 line:2163 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG18 [get_ports {ddr3_dq[9]}]
set_property src_info {type:XDC file:1 line:2169 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ19 [get_ports {ddr3_dq[10]}]
set_property src_info {type:XDC file:1 line:2175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD19 [get_ports {ddr3_dq[11]}]
set_property src_info {type:XDC file:1 line:2181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK19 [get_ports {ddr3_dq[12]}]
set_property src_info {type:XDC file:1 line:2187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG19 [get_ports {ddr3_dq[13]}]
set_property src_info {type:XDC file:1 line:2193 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF17 [get_ports {ddr3_dq[14]}]
set_property src_info {type:XDC file:1 line:2199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF18 [get_ports {ddr3_dq[15]}]
set_property src_info {type:XDC file:1 line:2205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC19 [get_ports {ddr3_dq[16]}]
set_property src_info {type:XDC file:1 line:2211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD17 [get_ports {ddr3_dq[17]}]
set_property src_info {type:XDC file:1 line:2217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB18 [get_ports {ddr3_dq[18]}]
set_property src_info {type:XDC file:1 line:2223 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB17 [get_ports {ddr3_dq[19]}]
set_property src_info {type:XDC file:1 line:2229 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD18 [get_ports {ddr3_dq[20]}]
set_property src_info {type:XDC file:1 line:2235 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD16 [get_ports {ddr3_dq[21]}]
set_property src_info {type:XDC file:1 line:2241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB19 [get_ports {ddr3_dq[22]}]
set_property src_info {type:XDC file:1 line:2247 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA18 [get_ports {ddr3_dq[23]}]
set_property src_info {type:XDC file:1 line:2253 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA17 [get_ports {ddr3_dq[24]}]
set_property src_info {type:XDC file:1 line:2259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB15 [get_ports {ddr3_dq[25]}]
set_property src_info {type:XDC file:1 line:2265 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y16 [get_ports {ddr3_dq[26]}]
set_property src_info {type:XDC file:1 line:2271 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD14 [get_ports {ddr3_dq[27]}]
set_property src_info {type:XDC file:1 line:2277 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE15 [get_ports {ddr3_dq[28]}]
set_property src_info {type:XDC file:1 line:2283 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA15 [get_ports {ddr3_dq[29]}]
set_property src_info {type:XDC file:1 line:2289 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA16 [get_ports {ddr3_dq[30]}]
set_property src_info {type:XDC file:1 line:2295 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y15 [get_ports {ddr3_dq[31]}]
set_property src_info {type:XDC file:1 line:2301 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD3 [get_ports {ddr3_dq[32]}]
set_property src_info {type:XDC file:1 line:2307 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC2 [get_ports {ddr3_dq[33]}]
set_property src_info {type:XDC file:1 line:2313 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD4 [get_ports {ddr3_dq[34]}]
set_property src_info {type:XDC file:1 line:2319 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC5 [get_ports {ddr3_dq[35]}]
set_property src_info {type:XDC file:1 line:2325 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD6 [get_ports {ddr3_dq[36]}]
set_property src_info {type:XDC file:1 line:2331 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC4 [get_ports {ddr3_dq[37]}]
set_property src_info {type:XDC file:1 line:2337 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC7 [get_ports {ddr3_dq[38]}]
set_property src_info {type:XDC file:1 line:2343 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE6 [get_ports {ddr3_dq[39]}]
set_property src_info {type:XDC file:1 line:2349 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF2 [get_ports {ddr3_dq[40]}]
set_property src_info {type:XDC file:1 line:2355 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF5 [get_ports {ddr3_dq[41]}]
set_property src_info {type:XDC file:1 line:2361 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE1 [get_ports {ddr3_dq[42]}]
set_property src_info {type:XDC file:1 line:2367 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE5 [get_ports {ddr3_dq[43]}]
set_property src_info {type:XDC file:1 line:2373 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF1 [get_ports {ddr3_dq[44]}]
set_property src_info {type:XDC file:1 line:2379 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE4 [get_ports {ddr3_dq[45]}]
set_property src_info {type:XDC file:1 line:2385 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF3 [get_ports {ddr3_dq[46]}]
set_property src_info {type:XDC file:1 line:2391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF6 [get_ports {ddr3_dq[47]}]
set_property src_info {type:XDC file:1 line:2397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH4 [get_ports {ddr3_dq[48]}]
set_property src_info {type:XDC file:1 line:2403 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ1 [get_ports {ddr3_dq[49]}]
set_property src_info {type:XDC file:1 line:2409 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH5 [get_ports {ddr3_dq[50]}]
set_property src_info {type:XDC file:1 line:2415 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK1 [get_ports {ddr3_dq[51]}]
set_property src_info {type:XDC file:1 line:2421 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ4 [get_ports {ddr3_dq[52]}]
set_property src_info {type:XDC file:1 line:2427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ3 [get_ports {ddr3_dq[53]}]
set_property src_info {type:XDC file:1 line:2433 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH6 [get_ports {ddr3_dq[54]}]
set_property src_info {type:XDC file:1 line:2439 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH2 [get_ports {ddr3_dq[55]}]
set_property src_info {type:XDC file:1 line:2445 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK8 [get_ports {ddr3_dq[56]}]
set_property src_info {type:XDC file:1 line:2451 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK6 [get_ports {ddr3_dq[57]}]
set_property src_info {type:XDC file:1 line:2457 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ8 [get_ports {ddr3_dq[58]}]
set_property src_info {type:XDC file:1 line:2463 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK4 [get_ports {ddr3_dq[59]}]
set_property src_info {type:XDC file:1 line:2469 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF8 [get_ports {ddr3_dq[60]}]
set_property src_info {type:XDC file:1 line:2475 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ6 [get_ports {ddr3_dq[61]}]
set_property src_info {type:XDC file:1 line:2481 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG7 [get_ports {ddr3_dq[62]}]
set_property src_info {type:XDC file:1 line:2487 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK5 [get_ports {ddr3_dq[63]}]
set_property src_info {type:XDC file:1 line:2493 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC10 [get_ports {ddr3_addr[14]}]
set_property src_info {type:XDC file:1 line:2499 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK9 [get_ports {ddr3_addr[13]}]
set_property src_info {type:XDC file:1 line:2505 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF10 [get_ports {ddr3_addr[12]}]
set_property src_info {type:XDC file:1 line:2511 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG9 [get_ports {ddr3_addr[11]}]
set_property src_info {type:XDC file:1 line:2517 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ9 [get_ports {ddr3_addr[10]}]
set_property src_info {type:XDC file:1 line:2523 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH10 [get_ports {ddr3_addr[9]}]
set_property src_info {type:XDC file:1 line:2529 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD8 [get_ports {ddr3_addr[8]}]
set_property src_info {type:XDC file:1 line:2535 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA8 [get_ports {ddr3_addr[7]}]
set_property src_info {type:XDC file:1 line:2541 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB8 [get_ports {ddr3_addr[6]}]
set_property src_info {type:XDC file:1 line:2547 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK10 [get_ports {ddr3_addr[5]}]
set_property src_info {type:XDC file:1 line:2553 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE8 [get_ports {ddr3_addr[4]}]
set_property src_info {type:XDC file:1 line:2559 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF11 [get_ports {ddr3_addr[3]}]
set_property src_info {type:XDC file:1 line:2565 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK11 [get_ports {ddr3_addr[2]}]
set_property src_info {type:XDC file:1 line:2571 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH11 [get_ports {ddr3_addr[1]}]
set_property src_info {type:XDC file:1 line:2577 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD11 [get_ports {ddr3_addr[0]}]
set_property src_info {type:XDC file:1 line:2583 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y11 [get_ports {ddr3_ba[2]}]
set_property src_info {type:XDC file:1 line:2589 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ11 [get_ports {ddr3_ba[1]}]
set_property src_info {type:XDC file:1 line:2595 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA11 [get_ports {ddr3_ba[0]}]
set_property src_info {type:XDC file:1 line:2601 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB13 [get_ports {ddr3_ras_n}]
set_property src_info {type:XDC file:1 line:2607 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA13 [get_ports {ddr3_cas_n}]
set_property src_info {type:XDC file:1 line:2613 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB12 [get_ports {ddr3_we_n}]
set_property src_info {type:XDC file:1 line:2619 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK3 [get_ports {ddr3_reset_n}]
set_property src_info {type:XDC file:1 line:2625 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE9 [get_ports {ddr3_cke[0]}]
set_property src_info {type:XDC file:1 line:2631 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y10 [get_ports {ddr3_odt[0]}]
set_property src_info {type:XDC file:1 line:2637 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA12 [get_ports {ddr3_cs_n[0]}]
set_property src_info {type:XDC file:1 line:2643 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH17 [get_ports {ddr3_dm[0]}]
set_property src_info {type:XDC file:1 line:2649 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE19 [get_ports {ddr3_dm[1]}]
set_property src_info {type:XDC file:1 line:2655 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE18 [get_ports {ddr3_dm[2]}]
set_property src_info {type:XDC file:1 line:2661 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC14 [get_ports {ddr3_dm[3]}]
set_property src_info {type:XDC file:1 line:2667 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC1 [get_ports {ddr3_dm[4]}]
set_property src_info {type:XDC file:1 line:2673 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE3 [get_ports {ddr3_dm[5]}]
set_property src_info {type:XDC file:1 line:2679 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ2 [get_ports {ddr3_dm[6]}]
set_property src_info {type:XDC file:1 line:2685 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF7 [get_ports {ddr3_dm[7]}]
set_property src_info {type:XDC file:1 line:2691 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH16 [get_ports {ddr3_dqs_p[0]}]
set_property src_info {type:XDC file:1 line:2697 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ16 [get_ports {ddr3_dqs_n[0]}]
set_property src_info {type:XDC file:1 line:2703 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ18 [get_ports {ddr3_dqs_p[1]}]
set_property src_info {type:XDC file:1 line:2709 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK18 [get_ports {ddr3_dqs_n[1]}]
set_property src_info {type:XDC file:1 line:2715 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y19 [get_ports {ddr3_dqs_p[2]}]
set_property src_info {type:XDC file:1 line:2721 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y18 [get_ports {ddr3_dqs_n[2]}]
set_property src_info {type:XDC file:1 line:2727 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC16 [get_ports {ddr3_dqs_p[3]}]
set_property src_info {type:XDC file:1 line:2733 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC15 [get_ports {ddr3_dqs_n[3]}]
set_property src_info {type:XDC file:1 line:2739 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD2 [get_ports {ddr3_dqs_p[4]}]
set_property src_info {type:XDC file:1 line:2745 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD1 [get_ports {ddr3_dqs_n[4]}]
set_property src_info {type:XDC file:1 line:2751 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG4 [get_ports {ddr3_dqs_p[5]}]
set_property src_info {type:XDC file:1 line:2757 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG3 [get_ports {ddr3_dqs_n[5]}]
set_property src_info {type:XDC file:1 line:2763 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG2 [get_ports {ddr3_dqs_p[6]}]
set_property src_info {type:XDC file:1 line:2769 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH1 [get_ports {ddr3_dqs_n[6]}]
set_property src_info {type:XDC file:1 line:2775 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH7 [get_ports {ddr3_dqs_p[7]}]
set_property src_info {type:XDC file:1 line:2781 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ7 [get_ports {ddr3_dqs_n[7]}]
set_property src_info {type:XDC file:1 line:2787 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB9 [get_ports {ddr3_ck_p[0]}]
set_property src_info {type:XDC file:1 line:2793 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC9 [get_ports {ddr3_ck_n[0]}]
set_property src_info {type:XDC file:1 line:2797 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y3 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property src_info {type:XDC file:1 line:2798 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property src_info {type:XDC file:1 line:2799 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property src_info {type:XDC file:1 line:2800 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property src_info {type:XDC file:1 line:2801 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y7 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property src_info {type:XDC file:1 line:2802 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property src_info {type:XDC file:1 line:2803 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property src_info {type:XDC file:1 line:2804 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y11 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property src_info {type:XDC file:1 line:2805 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y10 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property src_info {type:XDC file:1 line:2806 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y9 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property src_info {type:XDC file:1 line:2807 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y8 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property src_info {type:XDC file:1 line:2809 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y3 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property src_info {type:XDC file:1 line:2810 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property src_info {type:XDC file:1 line:2811 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property src_info {type:XDC file:1 line:2812 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property src_info {type:XDC file:1 line:2816 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y11 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property src_info {type:XDC file:1 line:2817 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y10 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property src_info {type:XDC file:1 line:2818 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y9 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property src_info {type:XDC file:1 line:2819 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y8 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property src_info {type:XDC file:1 line:2823 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y3 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property src_info {type:XDC file:1 line:2824 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property src_info {type:XDC file:1 line:2825 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property src_info {type:XDC file:1 line:2826 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property src_info {type:XDC file:1 line:2827 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y7 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property src_info {type:XDC file:1 line:2828 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property src_info {type:XDC file:1 line:2829 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property src_info {type:XDC file:1 line:2830 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y11 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property src_info {type:XDC file:1 line:2831 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y10 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property src_info {type:XDC file:1 line:2832 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y9 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property src_info {type:XDC file:1 line:2833 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y8 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property src_info {type:XDC file:1 line:2835 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y3 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property src_info {type:XDC file:1 line:2836 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property src_info {type:XDC file:1 line:2837 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property src_info {type:XDC file:1 line:2838 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property src_info {type:XDC file:1 line:2839 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y11 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property src_info {type:XDC file:1 line:2840 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y10 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property src_info {type:XDC file:1 line:2841 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y9 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property src_info {type:XDC file:1 line:2842 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y8 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property src_info {type:XDC file:1 line:2844 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHY_CONTROL_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
set_property src_info {type:XDC file:1 line:2845 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHY_CONTROL_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
set_property src_info {type:XDC file:1 line:2846 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHY_CONTROL_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]
set_property src_info {type:XDC file:1 line:2848 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_REF_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
set_property src_info {type:XDC file:1 line:2849 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_REF_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
set_property src_info {type:XDC file:1 line:2850 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_REF_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]
set_property src_info {type:XDC file:1 line:2852 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y43 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:XDC file:1 line:2853 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y31 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:XDC file:1 line:2854 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y19 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:XDC file:1 line:2855 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y7 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:XDC file:1 line:2856 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y143 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:XDC file:1 line:2857 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y131 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:XDC file:1 line:2858 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y119 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:XDC file:1 line:2859 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y107 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:XDC file:1 line:2861 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PLLE2_ADV_X1Y1 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/plle2_i}]
set_property src_info {type:XDC file:1 line:2862 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC MMCME2_ADV_X1Y1 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_mmcm.mmcm_i}]
set_property src_info {type:XDC file:1 line:2865 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] -setup 6
set_property src_info {type:XDC file:1 line:2869 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] -hold 5
set_property src_info {type:XDC file:1 line:2881 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]
set_property src_info {type:XDC file:1 line:2883 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] -setup 2 -start
set_property src_info {type:XDC file:1 line:2884 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] -hold 1 -start
set_property src_info {type:XDC file:1 line:2886 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hier -filter {IS_SEQUENTIAL && NAME =~ *temp_mon_enabled.u_tempmon/*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20
set_property src_info {type:XDC file:1 line:2887 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] -datapath_only 5
