--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Mar 09 08:52:00 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     blinking_led
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk]
            872 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.889ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_34__i6  (from clk +)
   Destination:    FD1S3AX    D              led_18  (to clk +)

   Delay:                  10.965ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

     10.965ns data_path count_34__i6 to led_18 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 988.889ns

 Path Details: count_34__i6 to led_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_34__i6 (from clk)
Route         2   e 1.002                                  count[6]
LUT4        ---     0.448              B to Z              i3_3_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i1_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         1   e 0.788                                  n248
LUT4        ---     0.448              A to Z              i99_4_lut
Route         1   e 0.788                                  n226
LUT4        ---     0.448              A to Z              i4_4_lut_adj_1
Route         1   e 0.788                                  n10
LUT4        ---     0.448              D to Z              i105_4_lut
Route        28   e 1.696                                  clk_enable_2
LUT4        ---     0.448              B to Z              i1_2_lut
Route         1   e 0.788                                  led_N_62
                  --------
                   10.965  (32.3% logic, 67.7% route), 8 logic levels.


Passed:  The following path meets requirements by 988.889ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_34__i7  (from clk +)
   Destination:    FD1S3AX    D              led_18  (to clk +)

   Delay:                  10.965ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

     10.965ns data_path count_34__i7 to led_18 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 988.889ns

 Path Details: count_34__i7 to led_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_34__i7 (from clk)
Route         2   e 1.002                                  count[7]
LUT4        ---     0.448              C to Z              i3_3_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i1_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         1   e 0.788                                  n248
LUT4        ---     0.448              A to Z              i99_4_lut
Route         1   e 0.788                                  n226
LUT4        ---     0.448              A to Z              i4_4_lut_adj_1
Route         1   e 0.788                                  n10
LUT4        ---     0.448              D to Z              i105_4_lut
Route        28   e 1.696                                  clk_enable_2
LUT4        ---     0.448              B to Z              i1_2_lut
Route         1   e 0.788                                  led_N_62
                  --------
                   10.965  (32.3% logic, 67.7% route), 8 logic levels.


Passed:  The following path meets requirements by 988.889ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_34__i8  (from clk +)
   Destination:    FD1S3AX    D              led_18  (to clk +)

   Delay:                  10.965ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

     10.965ns data_path count_34__i8 to led_18 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 988.889ns

 Path Details: count_34__i8 to led_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_34__i8 (from clk)
Route         2   e 1.002                                  count[8]
LUT4        ---     0.448              A to Z              i3_3_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i1_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         1   e 0.788                                  n248
LUT4        ---     0.448              A to Z              i99_4_lut
Route         1   e 0.788                                  n226
LUT4        ---     0.448              A to Z              i4_4_lut_adj_1
Route         1   e 0.788                                  n10
LUT4        ---     0.448              D to Z              i105_4_lut
Route        28   e 1.696                                  clk_enable_2
LUT4        ---     0.448              B to Z              i1_2_lut
Route         1   e 0.788                                  led_N_62
                  --------
                   10.965  (32.3% logic, 67.7% route), 8 logic levels.

Report: 11.111 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk]                     |  1000.000 ns|    11.111 ns|     8  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  872 paths, 73 nets, and 148 connections (94.3% coverage)


Peak memory: 77373440 bytes, TRCE: 2252800 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
