xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../SoftWare/Vivado/location/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../SoftWare/Vivado/location/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../SoftWare/Vivado/location/Vivado/2017.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_0,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
data_ram.v,verilog,xil_defaultlib,../../../../MiniMIPS32.srcs/sources_1/ip/data_ram/sim/data_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
