

================================================================
== Vivado HLS Report for 'reconstruct_complex_s'
================================================================
* Date:           Mon Aug  8 23:06:52 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       unoptimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.124|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  105|  105|  105|  105|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reconstruction  |  104|  104|         2|          -|          -|    52|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     52|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     39|    -|
|Register         |        -|      -|      16|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      16|     91|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln174_fu_107_p2   |     +    |      0|  0|  15|           7|           6|
    |i_fu_96_p2            |     +    |      0|  0|  15|           6|           1|
    |icmp_ln171_fu_90_p2   |   icmp   |      0|  0|  11|           6|           5|
    |tmp_last_V_fu_118_p2  |   icmp   |      0|  0|  11|           6|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  52|          25|          17|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |DNN_out_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm            |  21|          4|    1|          4|
    |i_0_reg_75           |   9|          2|    6|         12|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  39|          8|    8|         18|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  3|   0|    3|          0|
    |i_0_reg_75          |  6|   0|    6|          0|
    |i_reg_144           |  6|   0|    6|          0|
    |tmp_last_V_reg_159  |  1|   0|    1|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 16|   0|   16|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_start        |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_done         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_idle         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_ready        | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|y_L3_address0   | out |    7|  ap_memory |         y_L3         |     array    |
|y_L3_ce0        | out |    1|  ap_memory |         y_L3         |     array    |
|y_L3_q0         |  in |   32|  ap_memory |         y_L3         |     array    |
|y_L3_address1   | out |    7|  ap_memory |         y_L3         |     array    |
|y_L3_ce1        | out |    1|  ap_memory |         y_L3         |     array    |
|y_L3_q1         |  in |   32|  ap_memory |         y_L3         |     array    |
|DNN_out_TDATA   | out |   64|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TREADY  |  in |    1|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TVALID  | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
|DNN_out_TLAST   | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

