Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: data_memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "data_memory.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "data_memory"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : data_memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\CPUBuild\CPU\CPU\data_memory.v" into library work
Parsing module <data_memory>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <data_memory>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <data_memory>.
    Related source file is "C:\CPUBuild\CPU\CPU\data_memory.v".
    Found 32-bit register for signal <read_data>.
    Found 8192-bit register for signal <n0524[8191:0]>.
    Found 32-bit 256-to-1 multiplexer for signal <address[7]_mem_data[255][31]_wide_mux_261_OUT> created at line 36.
    Found 32-bit comparator lessequal for signal <n0001> created at line 34
    Summary:
	inferred 8224 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 257 Multiplexer(s).
Unit <data_memory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 32-bit register                                       : 1
 8192-bit register                                     : 1
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 257
 32-bit 2-to-1 multiplexer                             : 256
 32-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8224
 Flip-Flops                                            : 8224
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 257
 32-bit 2-to-1 multiplexer                             : 256
 32-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <data_memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block data_memory, actual ratio is 282.
Optimizing block <data_memory> to meet ratio 100 (+ 5) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <data_memory>, final ratio is 282.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8224
 Flip-Flops                                            : 8224

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : data_memory.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12550
#      GND                         : 1
#      LUT3                        : 21
#      LUT4                        : 5
#      LUT5                        : 264
#      LUT6                        : 10621
#      MUXCY                       : 5
#      MUXF7                       : 1088
#      MUXF8                       : 544
#      VCC                         : 1
# FlipFlops/Latches                : 8224
#      FD                          : 8192
#      FDE                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 67
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            8224  out of  11440    71%  
 Number of Slice LUTs:                10911  out of   5720   190% (*) 
    Number used as Logic:             10911  out of   5720   190% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10943
   Number with an unused Flip Flop:    2719  out of  10943    24%  
   Number with an unused LUT:            32  out of  10943     0%  
   Number of fully used LUT-FF pairs:  8192  out of  10943    74%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    102    98%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8224  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.015ns (Maximum Frequency: 249.069MHz)
   Minimum input arrival time before clock: 11.457ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.015ns (frequency: 249.069MHz)
  Total number of paths / destination ports: 16384 / 8224
-------------------------------------------------------------------------
Delay:               4.015ns (Levels of Logic = 7)
  Source:            mem_data_0_7616 (FF)
  Destination:       read_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem_data_0_7616 to read_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.580  mem_data_0_7616 (mem_data_0_7616)
     LUT6:I5->O            2   0.205   0.864  mem_data[255][31]_mem_data[255][31]_mux_260_OUT<7616>1 (mem_data[255][31]_mem_data[255][31]_mux_260_OUT<7616>)
     LUT6:I2->O            1   0.203   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_113 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_113)
     MUXF7:I1->O           1   0.140   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_10_f7_1 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_10_f72)
     MUXF8:I1->O           1   0.152   0.827  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_9_f8_0 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_9_f81)
     LUT6:I2->O            1   0.203   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_4 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_4)
     MUXF7:I1->O           1   0.140   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_3_f7 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_3_f7)
     MUXF8:I1->O           1   0.152   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_2_f8 (address[7]_mem_data[255][31]_wide_mux_261_OUT<0>)
     FDE:D                     0.102          read_data_0
    ----------------------------------------
    Total                      4.015ns (1.744ns logic, 2.271ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1120128 / 8256
-------------------------------------------------------------------------
Offset:              11.457ns (Levels of Logic = 16)
  Source:            address<8> (PAD)
  Destination:       read_data_0 (FF)
  Destination Clock: clk rising

  Data Path: address<8> to read_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  address_8_IBUF (address_8_IBUF)
     LUT5:I0->O            1   0.203   0.000  Mcompar_address[31]_GND_1_o_LessThan_3_o_lut<0> (Mcompar_address[31]_GND_1_o_LessThan_3_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<0> (Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<1> (Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<2> (Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<3> (Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<3>)
     MUXCY:CI->O         357   0.213   2.076  Mcompar_address[31]_GND_1_o_LessThan_3_o_cy<4> (address[31]_GND_1_o_LessThan_3_o)
     LUT5:I4->O           32   0.205   1.539  address[7]_address[31]_AND_512_o21 (address[7]_address[31]_AND_512_o2)
     LUT5:I1->O           32   0.203   1.656  address[7]_address[31]_AND_528_o1 (address[7]_address[31]_AND_528_o)
     LUT6:I0->O            2   0.203   0.864  mem_data[255][31]_mem_data[255][31]_mux_260_OUT<7647>1 (mem_data[255][31]_mem_data[255][31]_mux_260_OUT<7647>)
     LUT6:I2->O            1   0.203   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_11147 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_11147)
     MUXF7:I1->O           1   0.140   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_10_f7_121 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_10_f7122)
     MUXF8:I1->O           1   0.152   0.827  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_9_f8_96 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_9_f897)
     LUT6:I2->O            1   0.203   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_424 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_424)
     MUXF7:I1->O           1   0.140   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_3_f7_23 (Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_3_f724)
     MUXF8:I1->O           1   0.152   0.000  Mmux_address[7]_mem_data[255][31]_wide_mux_261_OUT_2_f8_23 (address[7]_mem_data[255][31]_wide_mux_261_OUT<31>)
     FDE:D                     0.102          read_data_31
    ----------------------------------------
    Total                     11.457ns (3.570ns logic, 7.887ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            read_data_31 (FF)
  Destination:       read_data<31> (PAD)
  Source Clock:      clk rising

  Data Path: read_data_31 to read_data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  read_data_31 (read_data_31)
     OBUF:I->O                 2.571          read_data_31_OBUF (read_data<31>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.015|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 103.00 secs
Total CPU time to Xst completion: 103.39 secs
 
--> 

Total memory usage is 218276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

