\doxysubsubsubsection{APB2 Peripheral Clock Enable Disable}
\label{group___r_c_c___a_p_b2___clock___enable___disable}\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}


Enable or disable the APB2 peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the APB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_p_b2___clock___enable___disable_gabcdcfe2178943b36539cd5edf8402c19} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_ga646c863666584ab4fca8fc93fe4112c5} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_ADCEN);\ \(\backslash\)}
\DoxyCodeLine{\ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_ADCEN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\label{group___r_c_c___a_p_b2___clock___enable___disable_gabe91adc2aacd167316a573d1101d50d2} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE@{\_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE@{\_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_PWR\_CLK\_DISABLE@{\_\_HAL\_RCC\_PWR\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_PWR\_CLK\_DISABLE@{\_\_HAL\_RCC\_PWR\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_PWR\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_gad3ec940a13a275a574d438af19f164c4} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SPI1EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SPI1EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\label{group___r_c_c___a_p_b2___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_gaf04a5f1f0d6d8577706022a866f4528e} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_gafc3ffcbb86e4913ae336ba094ca199e1} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SYSCFGEN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SYSCFGEN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\label{group___r_c_c___a_p_b2___clock___enable___disable_ga492911cce1e54350519e7793c897102b} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM14EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM14EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\label{group___r_c_c___a_p_b2___clock___enable___disable_ga4f23f7c1565e07731f200059c8ed4db9} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_ga9753b09f531d9d48d31abd4f74c26d26} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM16EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM16EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\label{group___r_c_c___a_p_b2___clock___enable___disable_ga6c046db26bd6495179e6171dc6caeff3} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_ga983ec0b6719bbf98e40818a8e6817c58} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM17EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM17EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\label{group___r_c_c___a_p_b2___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM1EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM1EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\label{group___r_c_c___a_p_b2___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN})}

\label{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_USART1EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_USART1EN);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\label{group___r_c_c___a_p_b2___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN})}

