
*** Running vivado
    with args -log Lab6ece433fall2021template.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab6ece433fall2021template.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab6ece433fall2021template.tcl -notrace
Command: synth_design -top Lab6ece433fall2021template -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24076 
WARNING: [Synth 8-2507] parameter declaration becomes local in RAM64x7bitsJJS with formal parameter declaration list [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/RAM64x7bits_template.v:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in Refreshing7SegNexysA7 with formal parameter declaration list [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/Refreshing7SegNexysA7.v:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in Refreshing7SegNexysA7 with formal parameter declaration list [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/Refreshing7SegNexysA7.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in SendChars2020Fall with formal parameter declaration list [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/SendChars2021Fall.v:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in SendChars2020Fall with formal parameter declaration list [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/SendChars2021Fall.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in SendChars2020Fall with formal parameter declaration list [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/SendChars2021Fall.v:20]
WARNING: [Synth 8-992] tx_data is already implicitly declared earlier [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:89]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1836.180 ; gain = 208.656 ; free physical = 1400 ; free virtual = 22036
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab6ece433fall2021template' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:19]
	Parameter RAMAddressSize bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk80Gen' [/home/skillet/git/ECE433/lab6/lab6.runs/synth_1/.Xil/Vivado-24050-skilletLaptop/realtime/clk80Gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk80Gen' (1#1) [/home/skillet/git/ECE433/lab6/lab6.runs/synth_1/.Xil/Vivado-24050-skilletLaptop/realtime/clk80Gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Debouncer2021fall' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/Debouncer2021fall.v:9]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter DelayState bound to: 1 - type: integer 
	Parameter TransitState bound to: 2 - type: integer 
	Parameter OutputState bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/DelayLoop.v:7]
	Parameter Divider bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop' (2#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/DelayLoop.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer2021fall' (3#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/Debouncer2021fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (4#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/PositiveClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'RAMAddressUpdate' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/new/UpdateAddress.v:6]
	Parameter addressBits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMAddressUpdate' (5#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/new/UpdateAddress.v:6]
WARNING: [Synth 8-689] width (7) of port connection 'RAMaddressUpdate' does not match port width (6) of module 'RAMAddressUpdate' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:64]
INFO: [Synth 8-6157] synthesizing module 'RAM64x7bitsJJS' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/RAM64x7bits_template.v:7]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter MemorySize bound to: 64 - type: integer 
	Parameter AddressBits bound to: 7 - type: integer 
	Parameter LineFeed bound to: 8'b00001010 
	Parameter CarriageReturn bound to: 8'b00001101 
	Parameter NUL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'RAM64x7bitsJJS' (6#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/RAM64x7bits_template.v:7]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/skillet/git/ECE433/lab6/lab6.runs/synth_1/.Xil/Vivado-24050-skilletLaptop/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (7#1) [/home/skillet/git/ECE433/lab6/lab6.runs/synth_1/.Xil/Vivado-24050-skilletLaptop/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 'addra' does not match port width (6) of module 'blk_mem_gen_0' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:75]
INFO: [Synth 8-6157] synthesizing module 'SendChars2020Fall' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/SendChars2021Fall.v:11]
	Parameter AddressBits bound to: 6 - type: integer 
	Parameter StartingAddress bound to: 6'b000000 
	Parameter NULL bound to: 0 - type: integer 
	Parameter No bound to: 1 - type: integer 
	Parameter Yes bound to: 0 - type: integer 
	Parameter InitialState bound to: 2'b00 
	Parameter TransmitState bound to: 2'b01 
	Parameter WaitState bound to: 2'b10 
	Parameter TransitState bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'SendChars2020Fall' (8#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/SendChars2021Fall.v:11]
WARNING: [Synth 8-689] width (8) of port connection 'data' does not match port width (7) of module 'SendChars2020Fall' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:84]
WARNING: [Synth 8-689] width (7) of port connection 'Address' does not match port width (6) of module 'SendChars2020Fall' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:84]
INFO: [Synth 8-6157] synthesizing module 'UARTmodulefall2021oneshots' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/UARTmodulefall2021oneshots.v:9]
	Parameter DataLength bound to: 8 - type: integer 
	Parameter BAUDRATE bound to: 20'b00001110000100000000 
	Parameter FREQUENCY bound to: 30'b000100110001001011010000000000 
INFO: [Synth 8-6157] synthesizing module 'BaudRateGenerator' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/BaudRateGenerator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BaudRateGenerator' (9#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/BaudRateGenerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/uart_tx.v:76]
INFO: [Synth 8-6157] synthesizing module 'kcuart_tx' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/kcuart_tx.v:91]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (10#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82303]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (11#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82303]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (12#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (13#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6157] synthesizing module 'MULT_AND' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42867]
INFO: [Synth 8-6155] done synthesizing module 'MULT_AND' (14#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42867]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (15#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'MUXF5' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42915]
INFO: [Synth 8-6155] done synthesizing module 'MUXF5' (16#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42915]
INFO: [Synth 8-6157] synthesizing module 'MUXF6' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42952]
INFO: [Synth 8-6155] done synthesizing module 'MUXF6' (17#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42952]
INFO: [Synth 8-6157] synthesizing module 'FDRS' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13742]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRS' (18#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13742]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (19#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000110010000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (19#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FDE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13609]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDE' (20#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13609]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0001010101000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (20#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b10010100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (20#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000110000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (21#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FD' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (22#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6155] done synthesizing module 'kcuart_tx' (23#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/kcuart_tx.v:91]
INFO: [Synth 8-6157] synthesizing module 'bbfifo_16x8' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/bbfifo_16x8.v:88]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0110011000000110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (23#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (23#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (23#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized6' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1011111110100000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (23#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (24#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b11000100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (24#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'bbfifo_16x8' (25#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/bbfifo_16x8.v:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (26#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/uart_tx.v:76]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/uart_rx.v:76]
INFO: [Synth 8-6157] synthesizing module 'kcuart_rx' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/kcuart_rx.v:88]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized7' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized7' (26#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b01010100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (26#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'kcuart_rx' (27#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/kcuart_rx.v:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (28#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/uart_rx.v:76]
INFO: [Synth 8-6155] done synthesizing module 'UARTmodulefall2021oneshots' (29#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/UARTmodulefall2021oneshots.v:9]
WARNING: [Synth 8-689] width (1) of port connection 'transmitted_bits' does not match port width (8) of module 'UARTmodulefall2021oneshots' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:94]
INFO: [Synth 8-6157] synthesizing module 'HEXto7Segment' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/BCDto7Segment.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HEXto7Segment' (30#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/BCDto7Segment.v:6]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDriverNexysA7' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/SevenSegDriverNexysA7.v:7]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DisplayMuxNexysA7' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/DisplayMuxNexysA7.v:7]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DisplayMuxNexysA7' (31#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/DisplayMuxNexysA7.v:7]
INFO: [Synth 8-6157] synthesizing module 'Refreshing7SegNexysA7' [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/Refreshing7SegNexysA7.v:6]
	Parameter Bits bound to: 8 - type: integer 
	Parameter Divider bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Refreshing7SegNexysA7' (32#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/Refreshing7SegNexysA7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDriverNexysA7' (33#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/SevenSegDriverNexysA7.v:7]
WARNING: [Synth 8-3848] Net rx in module/entity Lab6ece433fall2021template does not have driver. [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:94]
INFO: [Synth 8-6155] done synthesizing module 'Lab6ece433fall2021template' (34#1) [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/lab6ece433fall2021template.v:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.055 ; gain = 250.531 ; free physical = 1432 ; free virtual = 22069
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.898 ; gain = 265.375 ; free physical = 1427 ; free virtual = 22064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.898 ; gain = 265.375 ; free physical = 1427 ; free virtual = 22064
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.805 ; gain = 0.000 ; free physical = 1422 ; free virtual = 22058
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ROMunit'
Finished Parsing XDC File [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ROMunit'
Parsing XDC File [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/ip/clk80Gen/clk80Gen/clk80Gen_in_context.xdc] for cell 'ClockUnit'
Finished Parsing XDC File [/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/ip/clk80Gen/clk80Gen/clk80Gen_in_context.xdc] for cell 'ClockUnit'
Parsing XDC File [/home/skillet/git/ECE433/lab6/lab6.srcs/constrs_1/new/lab6.xdc]
Finished Parsing XDC File [/home/skillet/git/ECE433/lab6/lab6.srcs/constrs_1/new/lab6.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/skillet/git/ECE433/lab6/lab6.srcs/constrs_1/new/lab6.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab6ece433fall2021template_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab6ece433fall2021template_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.648 ; gain = 0.000 ; free physical = 1315 ; free virtual = 21952
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FD => FDRE: 4 instances
  FDE => FDRE: 26 instances
  FDR => FDRE: 2 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.648 ; gain = 0.000 ; free physical = 1315 ; free virtual = 21952
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ROMunit' at clock pin 'clka' is different from the actual clock period '12.500', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1406 ; free virtual = 22043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1406 ; free virtual = 22043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  /home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/ip/clk80Gen/clk80Gen/clk80Gen_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  /home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/ip/clk80Gen/clk80Gen/clk80Gen_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ROMunit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ClockUnit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1406 ; free virtual = 22043
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SendChars2020Fall'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            InitialState |                               00 |                               00
               WaitState |                               01 |                               10
            TransitState |                               10 |                               11
           TransmitState |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'SendChars2020Fall'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1396 ; free virtual = 22033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 65    
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 78    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab6ece433fall2021template 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module DelayLoop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debouncer2021fall 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module PositiveClockedOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RAMAddressUpdate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module RAM64x7bitsJJS 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 65    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module SendChars2020Fall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module BaudRateGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UARTmodulefall2021oneshots 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DisplayMuxNexysA7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module Refreshing7SegNexysA7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit4_reg[0] )
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit3_reg[0]' (FDR) to 'SevenSegUnit/DisplayInput/Digit3_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit4_reg[6] )
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[7]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegUnit/DisplayInput/Digit4_reg[7] )
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit3_reg[7]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit2_reg[7]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit1_reg[7]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit0_reg[7]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/sync_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/stop_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/start_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/edge_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/purge_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/strobe_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/data_loop[0].data_reg_0) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/data_loop[1].data_reg_0) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/data_loop[2].data_reg_0) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/data_loop[3].data_reg_0) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/data_loop[4].data_reg_0) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/data_loop[5].data_reg_0) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/data_loop[6].data_reg_0) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/data_loop[7].data_reg_0) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[0].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[1].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[2].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[3].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[4].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[5].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[6].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[7].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/kcuart/valid_loop[8].data_reg) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/buf_0/dp_flop) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/buf_0/count_width_loop[0].register_bit) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/buf_0/count_width_loop[1].register_bit) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/buf_0/count_width_loop[2].register_bit) is unused and will be removed from module Lab6ece433fall2021template.
WARNING: [Synth 8-3332] Sequential element (UART/ReceiveUnit/buf_0/count_width_loop[3].register_bit) is unused and will be removed from module Lab6ece433fall2021template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1374 ; free virtual = 22016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1256 ; free virtual = 21898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1256 ; free virtual = 21897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1254 ; free virtual = 21895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1253 ; free virtual = 21895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1253 ; free virtual = 21895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1253 ; free virtual = 21895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1253 ; free virtual = 21895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1253 ; free virtual = 21895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1253 ; free virtual = 21895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk80Gen      |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk80Gen      |     1|
|3     |CARRY4        |    25|
|4     |LUT1          |     6|
|5     |LUT2          |    45|
|6     |LUT3          |    53|
|7     |LUT4          |    48|
|8     |LUT5          |    42|
|9     |LUT6          |   205|
|10    |MULT_AND      |     3|
|11    |MUXCY         |     6|
|12    |MUXF5         |     2|
|13    |MUXF6         |     1|
|14    |MUXF7         |    56|
|15    |MUXF8         |    28|
|16    |SRL16E        |     9|
|17    |XORCY         |     7|
|18    |FD            |     1|
|19    |FDE           |     5|
|20    |FDR           |     1|
|21    |FDRE          |   416|
|22    |FDSE          |   208|
|23    |IBUF          |    13|
|24    |OBUF          |    19|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------+---------------------------+------+
|      |Instance             |Module                     |Cells |
+------+---------------------+---------------------------+------+
|1     |top                  |                           |  1208|
|2     |  Dig6               |HEXto7Segment              |     6|
|3     |  Dig7               |HEXto7Segment_0            |     6|
|4     |  NextDebounceUnit   |Debouncer2021fall          |    53|
|5     |    Timer            |DelayLoop_3                |    50|
|6     |  NextOneShot        |PositiveClockedOneShot     |     4|
|7     |  RAMUnit            |RAM64x7bitsJJS             |   683|
|8     |  SendCharsUnit      |SendChars2020Fall          |   165|
|9     |    OneShotUnit      |PositiveClockedOneShot_2   |     5|
|10    |    delaytime        |DelayLoop                  |    54|
|11    |  SevenSegUnit       |SevenSegDriverNexysA7      |   125|
|12    |    DisplayInput     |DisplayMuxNexysA7          |    57|
|13    |    Update           |Refreshing7SegNexysA7      |    68|
|14    |  UART               |UARTmodulefall2021oneshots |   101|
|15    |    BaudRateUnit     |BaudRateGenerator          |    31|
|16    |    TransmitUnit     |uart_tx                    |    65|
|17    |      buf_0          |bbfifo_16x8                |    28|
|18    |      kcuart         |kcuart_tx                  |    37|
|19    |    WriteOneShotUnit |PositiveClockedOneShot_1   |     5|
|20    |  UpdateAddress      |RAMAddressUpdate           |    24|
+------+---------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1253 ; free virtual = 21895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2062.617 ; gain = 265.375 ; free physical = 1303 ; free virtual = 21945
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2062.617 ; gain = 435.094 ; free physical = 1303 ; free virtual = 21945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.617 ; gain = 0.000 ; free physical = 1348 ; free virtual = 21990
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.617 ; gain = 0.000 ; free physical = 1326 ; free virtual = 21967
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances
  FD => FDRE: 1 instance 
  FDE => FDRE: 5 instances
  FDR => FDRE: 1 instance 
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2062.617 ; gain = 622.258 ; free physical = 1459 ; free virtual = 22100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.617 ; gain = 0.000 ; free physical = 1459 ; free virtual = 22100
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE433/lab6/lab6.runs/synth_1/Lab6ece433fall2021template.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab6ece433fall2021template_utilization_synth.rpt -pb Lab6ece433fall2021template_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 15:31:01 2021...
