{"vcs1":{"timestamp_begin":1730399996.762762359, "rt":1.89, "ut":0.51, "st":0.32}}
{"vcselab":{"timestamp_begin":1730399998.731278100, "rt":1.90, "ut":0.29, "st":0.17}}
{"link":{"timestamp_begin":1730400000.713837490, "rt":0.33, "ut":0.12, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730399996.139250504}
{"VCS_COMP_START_TIME": 1730399996.139250504}
{"VCS_COMP_END_TIME": 1730400008.772150854}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331704}}
{"stitch_vcselab": {"peak_mem": 223360}}
