 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:15:31 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_0.6V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[1] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[1] (in)                             0.000      0.000 r
  U162/Y (AND2X1)                      3081095.000
                                                  3081095.000 r
  U163/Y (INVX1)                       1068405.500
                                                  4149500.500 f
  U403/Y (NAND2X1)                     674372.500 4823873.000 r
  U404/Y (NAND2X1)                     2596498.000
                                                  7420371.000 f
  U405/Y (INVX1)                       -659183.500
                                                  6761187.500 r
  U406/Y (NAND2X1)                     2261452.500
                                                  9022640.000 f
  U148/Y (AND2X1)                      2810029.000
                                                  11832669.000 f
  U149/Y (INVX1)                       -564133.000
                                                  11268536.000 r
  U84/Y (AND2X1)                       2416928.000
                                                  13685464.000 r
  U85/Y (INVX1)                        1092204.000
                                                  14777668.000 f
  U409/Y (NAND2X1)                     1360652.000
                                                  16138320.000 r
  U411/Y (INVX1)                       1374786.000
                                                  17513106.000 f
  U412/Y (NAND2X1)                     673980.000 18187086.000 r
  U218/Y (AND2X1)                      2539716.000
                                                  20726802.000 r
  U219/Y (INVX1)                       1305404.000
                                                  22032206.000 f
  U425/Y (NAND2X1)                     952512.000 22984718.000 r
  U208/Y (AND2X1)                      2522700.000
                                                  25507418.000 r
  U209/Y (INVX1)                       1092282.000
                                                  26599700.000 f
  U118/Y (AND2X1)                      3518410.000
                                                  30118110.000 f
  U119/Y (INVX1)                       -547136.000
                                                  29570974.000 r
  U426/Y (NAND2X1)                     1528484.000
                                                  31099458.000 f
  U263/Y (XNOR2X1)                     8854934.000
                                                  39954392.000 f
  U262/Y (INVX1)                       -661964.000
                                                  39292428.000 r
  U427/Y (NAND2X1)                     2269584.000
                                                  41562012.000 f
  U428/Y (NAND2X1)                     1096520.000
                                                  42658532.000 r
  U442/Y (INVX1)                       1374780.000
                                                  44033312.000 f
  U126/Y (AND2X1)                      3518604.000
                                                  47551916.000 f
  U127/Y (INVX1)                       -547260.000
                                                  47004656.000 r
  U443/Y (NAND2X1)                     1528484.000
                                                  48533140.000 f
  U232/Y (XNOR2X1)                     8857404.000
                                                  57390544.000 f
  U233/Y (INVX1)                       -676532.000
                                                  56714012.000 r
  U444/Y (NAND2X1)                     1524440.000
                                                  58238452.000 f
  U122/Y (AND2X1)                      2810508.000
                                                  61048960.000 f
  U123/Y (INVX1)                       -547248.000
                                                  60501712.000 r
  U456/Y (NAND2X1)                     1523692.000
                                                  62025404.000 f
  U457/Y (NAND2X1)                     619268.000 62644672.000 r
  U458/Y (NOR2X1)                      1317300.000
                                                  63961972.000 f
  U476/Y (NAND2X1)                     902700.000 64864672.000 r
  U477/Y (NAND2X1)                     2731232.000
                                                  67595904.000 f
  out[0] (out)                            0.000   67595904.000 f
  data arrival time                               67595904.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -67595904.000
  -----------------------------------------------------------
  slack (MET)                                     132404096.000


1
