#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f7dfa904080 .scope module, "test" "test" 2 3;
 .timescale 0 0;
P_0x600000fe4000 .param/l "L" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x600000fe4040 .param/l "W" 0 2 5, +C4<00000000000000000000000000001000>;
v0x6000013e4a20_0 .var "clk", 0 0;
v0x6000013e4ab0_0 .var "data_in", 7 0;
v0x6000013e4b40_0 .net "data_out", 7 0, v0x6000013e4480_0;  1 drivers
v0x6000013e4bd0_0 .net "empty", 0 0, L_0x6000010e4000;  1 drivers
v0x6000013e4c60_0 .net "full", 0 0, L_0x600000ae4070;  1 drivers
v0x6000013e4cf0_0 .var "r_en", 0 0;
v0x6000013e4d80_0 .var "rstn", 0 0;
v0x6000013e4e10_0 .var "w_en", 0 0;
S_0x7f7dfa9041f0 .scope task, "drive" "drive" 2 40, 2 40 0, S_0x7f7dfa904080;
 .timescale 0 0;
v0x6000013e4000_0 .var/i "delay", 31 0;
E_0x6000034e4080 .event negedge, v0x6000013e4360_0;
TD_test.drive ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e4e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e4cf0_0, 0, 1;
    %fork t_1, S_0x7f7dfa9041f0;
    %fork t_2, S_0x7f7dfa9041f0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 10, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000034e4080;
    %delay 1, 0;
    %fork TD_test.push, S_0x7f7dfa904640;
    %join;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
t_2 ;
    %load/vec4 v0x6000013e4000_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 10, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000034e4080;
    %delay 1, 0;
    %fork TD_test.pop, S_0x7f7dfa9044d0;
    %join;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7f7dfa9041f0;
t_0 ;
    %end;
S_0x7f7dfa904360 .scope module, "fifo" "fifo1" 2 15, 3 6 0, S_0x7f7dfa904080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x6000014e4000 .param/l "L" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x6000014e4040 .param/l "W" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x6000014e4080 .param/l "WPTR" 1 3 14, +C4<00000000000000000000000000000011>;
L_0x600000ae4000 .functor XOR 1, L_0x6000010e40a0, L_0x6000010e4140, C4<0>, C4<0>;
L_0x600000ae4070 .functor AND 1, L_0x600000ae4000, L_0x6000010e4320, C4<1>, C4<1>;
v0x6000013e4090_0 .net *"_ivl_11", 2 0, L_0x6000010e4280;  1 drivers
v0x6000013e4120_0 .net *"_ivl_12", 0 0, L_0x6000010e4320;  1 drivers
v0x6000013e41b0_0 .net *"_ivl_3", 0 0, L_0x6000010e40a0;  1 drivers
v0x6000013e4240_0 .net *"_ivl_5", 0 0, L_0x6000010e4140;  1 drivers
v0x6000013e42d0_0 .net *"_ivl_9", 2 0, L_0x6000010e41e0;  1 drivers
v0x6000013e4360_0 .net "clk", 0 0, v0x6000013e4a20_0;  1 drivers
v0x6000013e43f0_0 .net "data_in", 7 0, v0x6000013e4ab0_0;  1 drivers
v0x6000013e4480_0 .var "data_out", 7 0;
v0x6000013e4510_0 .net "empty", 0 0, L_0x6000010e4000;  alias, 1 drivers
v0x6000013e45a0_0 .net "full", 0 0, L_0x600000ae4070;  alias, 1 drivers
v0x6000013e4630 .array "mem", 0 7, 7 0;
v0x6000013e46c0_0 .net "r_en", 0 0, v0x6000013e4cf0_0;  1 drivers
v0x6000013e4750_0 .var "r_ptr", 3 0;
v0x6000013e47e0_0 .net "rstn", 0 0, v0x6000013e4d80_0;  1 drivers
v0x6000013e4870_0 .net "w_en", 0 0, v0x6000013e4e10_0;  1 drivers
v0x6000013e4900_0 .var "w_ptr", 3 0;
v0x6000013e4990_0 .net "wrap", 0 0, L_0x600000ae4000;  1 drivers
E_0x6000034e41c0 .event posedge, v0x6000013e4360_0;
L_0x6000010e4000 .cmp/eq 4, v0x6000013e4900_0, v0x6000013e4750_0;
L_0x6000010e40a0 .part v0x6000013e4900_0, 3, 1;
L_0x6000010e4140 .part v0x6000013e4750_0, 3, 1;
L_0x6000010e41e0 .part v0x6000013e4900_0, 0, 3;
L_0x6000010e4280 .part v0x6000013e4750_0, 0, 3;
L_0x6000010e4320 .cmp/eq 3, L_0x6000010e41e0, L_0x6000010e4280;
S_0x7f7dfa9044d0 .scope task, "pop" "pop" 2 78, 2 78 0, S_0x7f7dfa904080;
 .timescale 0 0;
TD_test.pop ;
    %load/vec4 v0x6000013e4bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e4cf0_0, 0, 1;
    %vpi_call 2 82 "$display", "reading data_out: ", v0x6000013e4b40_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e4cf0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 85 "$display", "FIFO empty. cannot read" {0 0 0};
T_1.5 ;
    %end;
S_0x7f7dfa904640 .scope task, "push" "push" 2 62, 2 62 0, S_0x7f7dfa904080;
 .timescale 0 0;
TD_test.push ;
    %load/vec4 v0x6000013e4c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e4e10_0, 0, 1;
    %vpi_func 2 66 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x6000013e4ab0_0, 0, 8;
    %vpi_call 2 67 "$display", "writing data_in: ", v0x6000013e4ab0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e4e10_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 70 "$display", "FIFO full. cannot write" {0 0 0};
T_2.7 ;
    %end;
    .scope S_0x7f7dfa904360;
T_3 ;
    %wait E_0x6000034e41c0;
    %load/vec4 v0x6000013e47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013e4480_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000013e4900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000013e4750_0, 0;
T_3.0 ;
    %load/vec4 v0x6000013e4870_0;
    %load/vec4 v0x6000013e45a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000013e43f0_0;
    %load/vec4 v0x6000013e4900_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013e4630, 0, 4;
    %load/vec4 v0x6000013e4900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000013e4900_0, 0;
T_3.2 ;
    %load/vec4 v0x6000013e46c0_0;
    %load/vec4 v0x6000013e4510_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x6000013e4750_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x6000013e4630, 4;
    %assign/vec4 v0x6000013e4480_0, 0;
    %load/vec4 v0x6000013e4750_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000013e4750_0, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7dfa904080;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e4a20_0, 0, 1;
T_4.0 ;
    %delay 2, 0;
    %load/vec4 v0x6000013e4a20_0;
    %nor/r;
    %store/vec4 v0x6000013e4a20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7f7dfa904080;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e4e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e4cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e4d80_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e4d80_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x6000013e4000_0, 0, 32;
    %fork TD_test.drive, S_0x7f7dfa9041f0;
    %join;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x6000013e4000_0, 0, 32;
    %fork TD_test.drive, S_0x7f7dfa9041f0;
    %join;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f7dfa904080;
T_6 ;
    %vpi_call 2 94 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 94 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test1.v";
    "fifo1.v";
