0.6
2018.3
Dec  7 2018
00:33:28
D:/C/Arch/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sim_1/new/pipeline_tb.v,1650024587,verilog,,,,pipeline_tb,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab3/lab3.srcs/sources_1/new/ALU.v,1650114467,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab3/lab3.srcs/sources_1/new/ALUCtr.v,,ALU,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab3/lab3.srcs/sources_1/new/ALUCtr.v,1650117936,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab3/lab3.srcs/sources_1/new/Ctr.v,,ALUCtr,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab3/lab3.srcs/sources_1/new/Ctr.v,1650117045,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/InstMemory.v,,Ctr,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/Registers.v,1650024973,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Top.v,,Registers,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/dataMemory.v,1649558103,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/signext.v,,dataMemory,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/signext.v,1649558142,verilog,,D:/C/Arch/lab6/lab6.srcs/sim_1/new/pipeline_tb.v,,signext,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/InstMemory.v,1649558154,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux.v,,InstMemory,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux.v,1649558175,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux_s.v,,Mux,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux_s.v,1649558163,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/Registers.v,,Mux_s,,,,,,,,
D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Top.v,1650108874,verilog,,D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/dataMemory.v,,Top,,,,,,,,
