$date
	Thu Dec  8 23:45:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Test_Mezcladora $end
$var wire 1 ! T $end
$var wire 1 " V3 $end
$var wire 1 # V2 $end
$var wire 1 $ V1 $end
$var wire 1 % S $end
$var wire 1 & M $end
$var wire 1 ' B $end
$var reg 1 ( Clk $end
$var reg 1 ) IN $end
$var reg 1 * P1 $end
$var reg 1 + P2 $end
$var reg 1 , Reset $end
$var reg 1 - TOK $end
$var integer 32 . vectornum [31:0] $end
$scope module uut $end
$var wire 1 ' B $end
$var wire 1 ( Clk $end
$var wire 1 ) IN $end
$var wire 1 & M $end
$var wire 1 * P1 $end
$var wire 1 + P2 $end
$var wire 1 , Reset $end
$var wire 1 % S $end
$var wire 1 ! T $end
$var wire 1 - TOK $end
$var wire 1 # V2 $end
$var wire 1 " V3 $end
$var wire 1 $ V1 $end
$var reg 3 / EstPres [2:0] $end
$var reg 3 0 ProxEst [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#3000
$dumpvars
b0 0
b0 /
b0 .
x-
0,
x+
x*
x)
1(
0'
0&
0%
0$
0#
0"
x!
$end
#5000
0)
0-
0*
0+
0(
#10000
1(
#11000
b1 .
#15000
b1 0
1)
0(
#20000
1#
1$
b1 /
1(
#21000
b10 .
#25000
0)
0(
#30000
1(
#31000
b11 .
#35000
b10 0
1*
0(
#40000
1&
0!
1%
0$
b10 /
1(
#41000
b100 .
#45000
1+
0(
#50000
1(
#51000
b101 .
#55000
1"
b11 0
1-
0(
#60000
b100 0
0#
1!
b11 /
1"
1(
#61000
b110 .
#65000
b11 0
0-
0(
#70000
1(
#71000
b111 .
#75000
b100 0
1-
0(
#80000
1'
0"
0&
0%
x!
b100 /
1(
#81000
b1000 .
#85000
0-
0+
0(
#90000
1(
#91000
b1001 .
#95000
0*
1+
0(
#100000
1(
#101000
b1010 .
#105000
0'
b0 0
0+
0(
#110000
b0 /
1(
#111000
b1011 .
#115000
0(
#120000
1(
#121000
b1100 .
#125000
0(
#130000
1(
#131000
b1101 .
