INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.gen/sources_1/ip/tdpram_4096x32/sim/tdpram_4096x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdpram_4096x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-311] analyzing module dff
