Analysis & Elaboration report for FPGA
Tue Jun  3 22:05:19 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Tue Jun  3 22:05:18 2025               ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; FPGA                                            ;
; Top-level Entity Name              ; FPGA_TOP                                        ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
; UFM blocks                         ; N/A until Partition Merge                       ;
; ADC blocks                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; FPGA_TOP           ; FPGA               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Jun  3 22:04:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/FPGA/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram128kb_dp.v
    Info (12023): Found entity 1: RAM128KB_DP File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/FPGA/RAM128KB_DP.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_top.v
    Info (12023): Found entity 1: sasc_top File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
    Info (12023): Found entity 1: sasc_fifo4 File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_brg.v
    Info (12023): Found entity 1: sasc_brg File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_brg.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/uart.v
    Info (12023): Found entity 1: UART File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v
    Info (12023): Found entity 1: simple_spi_top File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/simple_spi/trunk/rtl/verilog/fifo4.v
    Info (12023): Found entity 1: fifo4 File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/spi.v
    Info (12023): Found entity 1: SPI File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/spi.v Line: 60
Error (10054): Verilog HDL File I/O error at riscv_top.v(17): can't open Verilog Design File "defines_chip.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 17
Error (10054): Verilog HDL File I/O error at riscv_top.v(18): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 18
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(137): text macro "HART_COUNT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 137
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(193): text macro "MASTERS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 193
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(207): text macro "SLAVES" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 207
Error (10170): Verilog HDL syntax error at riscv_top.v(225) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 225
Error (10170): Verilog HDL syntax error at riscv_top.v(311) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 311
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(313): text macro "RESET_VECTOR_BASE" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 313
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(313): text macro "RESET_VECTOR_DISP" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 313
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(319): text macro "DEBUG_SECURE_ENBL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 319
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(320): text macro "DEBUG_SECURE_CODE_0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 320
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(321): text macro "DEBUG_SECURE_CODE_1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 321
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(422): text macro "MASTERS_BIT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 422
Error (10170): Verilog HDL syntax error at riscv_top.v(431) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 431
Error (10170): Verilog HDL syntax error at riscv_top.v(433) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 433
Error (10170): Verilog HDL syntax error at riscv_top.v(434) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 434
Error (10170): Verilog HDL syntax error at riscv_top.v(438) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 438
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(461): text macro "SLAVE_MTIME" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 461
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(461): text macro "SLAVE_BASE_MTIME" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 461
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(462): text macro "SLAVE_SDRAM" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 462
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(462): text macro "SLAVE_BASE_SDRAM" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 462
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(463): text macro "SLAVE_RAMD" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 463
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(463): text macro "SLAVE_BASE_RAMD" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 463
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(464): text macro "SLAVE_RAMI" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 464
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(464): text macro "SLAVE_BASE_RAMI" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 464
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(465): text macro "SLAVE_GPIO" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 465
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(465): text macro "SLAVE_BASE_GPIO" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 465
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(466): text macro "SLAVE_UART" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 466
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(466): text macro "SLAVE_BASE_UART" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 466
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(467): text macro "SLAVE_INTGEN" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 467
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(467): text macro "SLAVE_BASE_INTGEN" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 467
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(468): text macro "SLAVE_I2C0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 468
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(468): text macro "SLAVE_BASE_I2C0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 468
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(469): text macro "SLAVE_I2C1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 469
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(469): text macro "SLAVE_BASE_I2C1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 469
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(470): text macro "SLAVE_SPI" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 470
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(470): text macro "SLAVE_BASE_SPI" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 470
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(472): text macro "SLAVE_MASK_MTIME" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 472
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(473): text macro "SLAVE_MASK_SDRAM" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 473
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(474): text macro "SLAVE_MASK_RAMD" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 474
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(475): text macro "SLAVE_MASK_RAMI" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 475
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(476): text macro "SLAVE_MASK_GPIO" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 476
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(477): text macro "SLAVE_MASK_UART" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 477
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(478): text macro "SLAVE_MASK_INTGEN" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 478
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(479): text macro "SLAVE_MASK_I2C0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 479
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(480): text macro "SLAVE_MASK_I2C1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 480
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(481): text macro "SLAVE_MASK_SPI" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 481
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(600): text macro "RAMD_SIZE" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 600
Critical Warning (10191): Verilog HDL Compiler Directive warning at riscv_top.v(650): text macro "RAMI_SIZE" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 650
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/riscv_top/riscv_top.v
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ram/ram_fpga.v
    Info (12023): Found entity 1: RAM_FPGA File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ram/ram_fpga.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/port/port.v
    Info (12023): Found entity 1: PORT File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/port/port.v Line: 40
Error (10054): Verilog HDL File I/O error at mmRISC.v(15): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v Line: 15
Error (10112): Ignored design unit "mmRISC" at mmRISC.v(20) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/mmrisc.v
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/csr_mtime.v
    Info (12023): Found entity 1: CSR_MTIME File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/bus_m_ahb.v
    Info (12023): Found entity 1: BUS_M_AHB File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/bus_m_ahb.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/int_gen/int_gen.v
    Info (12023): Found entity 1: INT_GEN File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/int_gen/int_gen.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v Line: 78
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199) File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 75
Warning (10335): Unrecognized synthesis attribute "enum_state" at //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c.v
    Info (12023): Found entity 1: I2C File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c.v Line: 55
Error (10054): Verilog HDL File I/O error at debug_top.v(90): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_top.v Line: 90
Error (10112): Ignored design unit "DEBUG_TOP" at debug_top.v(95) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_top.v Line: 95
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_top.v
Error (10054): Verilog HDL File I/O error at debug_dtm_jtag.v(28): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 28
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(81): text macro "JTAG_TAP_TEST_LOGIC_RESET" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 81
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(81) near text: ";";  expecting "@", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 81
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(89) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 89
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(89): text macro "JTAG_TAP_RUN_TEST_IDLE" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 89
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(89) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 89
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(90): text macro "JTAG_TAP_SELECT_DR_SCAN" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 90
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(90) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 90
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(92): text macro "JTAG_TAP_SELECT_IR_SCAN" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 92
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(92) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 92
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(92): text macro "JTAG_TAP_CAPTURE_DR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 92
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(93): text macro "JTAG_TAP_EXIT1_DR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 93
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(93) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 93
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(93): text macro "JTAG_TAP_SHIFT_DR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 93
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(94) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 94
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(95): text macro "JTAG_TAP_UPDATE_DR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 95
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(95) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 95
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(95): text macro "JTAG_TAP_PAUSE_DR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 95
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(96): text macro "JTAG_TAP_EXIT2_DR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 96
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(96) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 96
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(97) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 97
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(98) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 98
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(100) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 100
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(100): text macro "JTAG_TAP_CAPTURE_IR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 100
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(101): text macro "JTAG_TAP_EXIT1_IR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 101
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(101) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 101
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(101): text macro "JTAG_TAP_SHIFT_IR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 101
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(102) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 102
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(103): text macro "JTAG_TAP_UPDATE_IR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 103
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(103) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 103
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(103): text macro "JTAG_TAP_PAUSE_IR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 103
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(104): text macro "JTAG_TAP_EXIT2_IR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 104
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(104) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 104
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(105) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 105
Error (10170): Verilog HDL syntax error at debug_dtm_jtag.v(106) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 106
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_dtm_jtag.v
Error (10054): Verilog HDL File I/O error at debug_dm.v(94): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 94
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(227): text macro "DM_CONTROL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 227
Error (10170): Verilog HDL syntax error at debug_dm.v(227) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 227
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(228): text macro "DM_STATUS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 228
Error (10170): Verilog HDL syntax error at debug_dm.v(228) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 228
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(229): text macro "DM_HARTINFO" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 229
Error (10170): Verilog HDL syntax error at debug_dm.v(229) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 229
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(230): text macro "DM_HAWINDOWSEL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 230
Error (10170): Verilog HDL syntax error at debug_dm.v(230) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 230
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(231): text macro "DM_HAWINDOW" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 231
Error (10170): Verilog HDL syntax error at debug_dm.v(231) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 231
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(232): text macro "DM_AUTHDATA" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 232
Error (10170): Verilog HDL syntax error at debug_dm.v(232) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 232
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(233): text macro "DM_ABSTRACTCS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 233
Error (10170): Verilog HDL syntax error at debug_dm.v(233) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 233
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(234): text macro "DM_COMMAND" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 234
Error (10170): Verilog HDL syntax error at debug_dm.v(234) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 234
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(235): text macro "DM_HALTSUM0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 235
Error (10170): Verilog HDL syntax error at debug_dm.v(235) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 235
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(236): text macro "DM_HALTSUM1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 236
Error (10170): Verilog HDL syntax error at debug_dm.v(236) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 236
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(237): text macro "DM_HALTSUM2" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 237
Error (10170): Verilog HDL syntax error at debug_dm.v(237) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 237
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(238): text macro "DM_HALTSUM3" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 238
Error (10170): Verilog HDL syntax error at debug_dm.v(238) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 238
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(239): text macro "DM_SBCS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 239
Error (10170): Verilog HDL syntax error at debug_dm.v(239) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 239
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(240): text macro "DM_SBADDRESS_0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 240
Error (10170): Verilog HDL syntax error at debug_dm.v(240) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 240
Critical Warning (10191): Verilog HDL Compiler Directive warning at debug_dm.v(241): text macro "DM_SBDATA_0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 241
Error (10170): Verilog HDL syntax error at debug_dm.v(241) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 241
Error (10112): Ignored design unit "DEBUG_DM" at debug_dm.v(99) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 99
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_dm.v
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_cdc.v
    Info (12023): Found entity 1: DEBUG_CDC File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_cdc.v Line: 14
Error (10054): Verilog HDL File I/O error at cpu_top.v(15): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 15
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_top.v(319): text macro "TRG_CH_BUS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 319
Error (10112): Ignored design unit "CPU_TOP" at cpu_top.v(20) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_top.v
Error (10054): Verilog HDL File I/O error at cpu_pipeline.v(75): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 75
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(666): text macro "ALU_CSR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 666
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(666): text macro "CSR_FFLAGS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 666
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(666) near text: ")";  expecting "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 666
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(667): text macro "CSR_FRM" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 667
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(668): text macro "CSR_FCSR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 668
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(832): text macro "STATE_ID_RESET" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 832
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(832) near text: ";";  expecting "@", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 832
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(835): text macro "STATE_ID_DECODE_TARGET" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 835
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(836) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 836
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(889) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 889
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(894): text macro "STATE_ID_DEBUG_MODE" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 894
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(894) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 894
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(939) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 939
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1023) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1023
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1031): text macro "DBG_CAUSE_RESETHALT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1031
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1031) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1031
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1032) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1032
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1045) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1045
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1052): text macro "STATE_ID_DECODE_NORMAL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1052
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1052) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1052
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1062) near text: "begin";  expecting an identifier ("begin" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1062
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1078): text macro "STATE_ID_STBY_MODE" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1078
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1086) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1086
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1095): text macro "STATE_ID_DECODE" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1095
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1096) near text: "begin";  expecting an identifier ("begin" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1096
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1122): text macro "DBG_CAUSE_HALTREQ" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1122
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1207): text macro "MCAUSE_BREAK_POINT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1207
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1216): text macro "DBG_CAUSE_BREAKPOINT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1216
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1238): text macro "MCAUSE_INSTR_ACCESS_FAULT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1238
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1255): text macro "MCAUSE_ILLEGAL_INSTRUCTION" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1255
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1272): text macro "MCAUSE_ENVIRONMENT_CALL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1272
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1286): text macro "DBG_CAUSE_EBRREK" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1286
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1355): text macro "MCAUSE_ST_AMO_ADDR_MISALIGN" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1355
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1356): text macro "MCAUSE_LD_ADDR_MISALIGN" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1356
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1357) near text: "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1357
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1375): text macro "MCAUSE_ST_AMO_ACCESS_FAULT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1375
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1376): text macro "MCAUSE_LD_ACCESS_FAULT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1376
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1377) near text: "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1377
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1393): text macro "ALU_GPR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1393
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1393) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1393
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1394): text macro "ALU_IMM" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1394
Error (10170): Verilog HDL syntax error at cpu_pipeline.v(1394) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1394
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_pipeline.v(1397): text macro "ALUFUNC_ADD" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1397
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_pipeline.v
Error (10054): Verilog HDL File I/O error at cpu_fpu32.v(79): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fpu32.v Line: 79
Error (10112): Ignored design unit "CPU_FPU32" at cpu_fpu32.v(89) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fpu32.v Line: 89
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_fpu32.v
Error (10054): Verilog HDL File I/O error at cpu_fetch.v(123): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 123
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_fetch.v(447): text macro "CODE_NON" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 447
Error (10170): Verilog HDL syntax error at cpu_fetch.v(447) near text: ";";  expecting "@", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 447
Error (10170): Verilog HDL syntax error at cpu_fetch.v(452) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 452
Error (10170): Verilog HDL syntax error at cpu_fetch.v(455) near text: ";";  expecting "@", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 455
Error (10170): Verilog HDL syntax error at cpu_fetch.v(460) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 460
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_fetch.v(472): text macro "CODE_32L" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 472
Error (10170): Verilog HDL syntax error at cpu_fetch.v(472) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 472
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_fetch.v(472): text macro "CODE_16W" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 472
Error (10170): Verilog HDL syntax error at cpu_fetch.v(473) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 473
Error (10170): Verilog HDL syntax error at cpu_fetch.v(480) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 480
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_fetch.v(482): text macro "CODE_32H" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 482
Error (10170): Verilog HDL syntax error at cpu_fetch.v(483) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 483
Error (10170): Verilog HDL syntax error at cpu_fetch.v(493) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 493
Error (10170): Verilog HDL syntax error at cpu_fetch.v(494) near text: "}";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 494
Error (10170): Verilog HDL syntax error at cpu_fetch.v(494) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 494
Error (10170): Verilog HDL syntax error at cpu_fetch.v(498) near text: "}";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 498
Error (10170): Verilog HDL syntax error at cpu_fetch.v(498) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 498
Error (10170): Verilog HDL syntax error at cpu_fetch.v(499) near text: "}";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 499
Error (10170): Verilog HDL syntax error at cpu_fetch.v(499) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 499
Error (10170): Verilog HDL syntax error at cpu_fetch.v(504) near text: "}";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 504
Error (10170): Verilog HDL syntax error at cpu_fetch.v(504) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 504
Error (10170): Verilog HDL syntax error at cpu_fetch.v(505) near text: "}";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 505
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_fetch.v
Error (10054): Verilog HDL File I/O error at cpu_debug.v(13): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 13
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_debug.v(68): text macro "TRG_CH_BUS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 68
Error (10170): Verilog HDL syntax error at cpu_debug.v(198) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 198
Error (10170): Verilog HDL syntax error at cpu_debug.v(198) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 198
Error (10170): Verilog HDL syntax error at cpu_debug.v(213) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 213
Error (10170): Verilog HDL syntax error at cpu_debug.v(213) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 213
Error (10170): Verilog HDL syntax error at cpu_debug.v(228) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 228
Error (10170): Verilog HDL syntax error at cpu_debug.v(228) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 228
Error (10170): Verilog HDL syntax error at cpu_debug.v(264) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 264
Error (10170): Verilog HDL syntax error at cpu_debug.v(264) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 264
Error (10170): Verilog HDL syntax error at cpu_debug.v(274) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 274
Error (10170): Verilog HDL syntax error at cpu_debug.v(274) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 274
Error (10170): Verilog HDL syntax error at cpu_debug.v(290) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 290
Error (10170): Verilog HDL syntax error at cpu_debug.v(290) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 290
Error (10170): Verilog HDL syntax error at cpu_debug.v(304) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 304
Error (10170): Verilog HDL syntax error at cpu_debug.v(304) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 304
Error (10170): Verilog HDL syntax error at cpu_debug.v(400) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 400
Error (10170): Verilog HDL syntax error at cpu_debug.v(400) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 400
Error (10170): Verilog HDL syntax error at cpu_debug.v(415) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 415
Error (10170): Verilog HDL syntax error at cpu_debug.v(415) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 415
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_debug.v
Error (10054): Verilog HDL File I/O error at cpu_datapath.v(13): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 13
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(208): text macro "ALU_MSK" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 208
Error (10170): Verilog HDL syntax error at cpu_datapath.v(208) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 208
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(208): text macro "ALU_GPR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 208
Error (10170): Verilog HDL syntax error at cpu_datapath.v(208) near text: "==";  expecting "<=", or "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 208
Error (10170): Verilog HDL syntax error at cpu_datapath.v(210) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 210
Error (10170): Verilog HDL syntax error at cpu_datapath.v(210) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 210
Error (10170): Verilog HDL syntax error at cpu_datapath.v(210) near text: "==";  expecting "<=", or "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 210
Error (10170): Verilog HDL syntax error at cpu_datapath.v(212) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 212
Error (10170): Verilog HDL syntax error at cpu_datapath.v(212) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 212
Error (10170): Verilog HDL syntax error at cpu_datapath.v(212) near text: "==";  expecting "<=", or "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 212
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(239): text macro "ALUFUNC_BUSX" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 239
Error (10170): Verilog HDL syntax error at cpu_datapath.v(239) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 239
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(240): text macro "ALUFUNC_BUSY" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 240
Error (10170): Verilog HDL syntax error at cpu_datapath.v(240) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 240
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(241): text macro "ALUFUNC_ADD" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 241
Error (10170): Verilog HDL syntax error at cpu_datapath.v(241) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 241
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(242): text macro "ALUFUNC_SUB" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 242
Error (10170): Verilog HDL syntax error at cpu_datapath.v(242) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 242
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(243): text macro "ALUFUNC_SLL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 243
Error (10170): Verilog HDL syntax error at cpu_datapath.v(243) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 243
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(244): text macro "ALUFUNC_SLLI" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 244
Error (10170): Verilog HDL syntax error at cpu_datapath.v(244) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 244
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(245): text macro "ALUFUNC_SLT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 245
Error (10170): Verilog HDL syntax error at cpu_datapath.v(245) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 245
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(249): text macro "ALUFUNC_SLTU" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 249
Error (10170): Verilog HDL syntax error at cpu_datapath.v(249) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 249
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(250): text macro "ALUFUNC_XOR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 250
Error (10170): Verilog HDL syntax error at cpu_datapath.v(250) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 250
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(251): text macro "ALUFUNC_SRL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 251
Error (10170): Verilog HDL syntax error at cpu_datapath.v(251) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 251
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_datapath.v(252): text macro "ALUFUNC_SRLI" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 252
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_datapath.v
Error (10054): Verilog HDL File I/O error at cpu_csr_int.v(45): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 45
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(121): text macro "CSR_MINTCFGSENSE0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 121
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(151): text macro "CSR_MINTPENDING0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 151
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(179): text macro "CSR_MINTCFGENABLE0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 179
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(216): text macro "CSR_MINTCFGPRIORITY0" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 216
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(526): text macro "CSR_MINTCURLVL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 526
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(526) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 526
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(530) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 530
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(530) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 530
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(534) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 534
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(549): text macro "CSR_MINTPRELVL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 549
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(549) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 549
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(553) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 553
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(553) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 553
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(557) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 557
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(567) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 567
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(570): text macro "CSR_MINTCFGENABLE1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 570
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(572): text macro "CSR_MINTCFGSENSE1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 572
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(574): text macro "CSR_MINTPENDING1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 574
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(576): text macro "CSR_MINTCFGPRIORITY1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 576
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(577): text macro "CSR_MINTCFGPRIORITY2" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 577
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(578): text macro "CSR_MINTCFGPRIORITY3" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 578
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(579): text macro "CSR_MINTCFGPRIORITY4" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 579
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(580): text macro "CSR_MINTCFGPRIORITY5" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 580
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(581): text macro "CSR_MINTCFGPRIORITY6" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 581
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_int.v(582): text macro "CSR_MINTCFGPRIORITY7" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 582
Error (10170): Verilog HDL syntax error at cpu_csr_int.v(585) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 585
Error (10112): Ignored design unit "CPU_CSR_INT" at cpu_csr_int.v(50) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 50
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr_int.v
Error (10054): Verilog HDL File I/O error at cpu_csr_dbg.v(77): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 77
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(126): text macro "TRG_CH_BUS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 126
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(243): text macro "DBG_CAUSE_BREAKPOINT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 243
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(243) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 243
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(244): text macro "DBG_CAUSE_EBRREK" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 244
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(244) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 244
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(245): text macro "DBG_CAUSE_RESETHALT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 245
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(245) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 245
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(246): text macro "DBG_CAUSE_HALTREQ" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 246
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(246) near text: ":";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 246
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(247): text macro "DBG_CAUSE_STEPREQ" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 247
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(247) near text: ":";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 247
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(271): text macro "CSR_DCSR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 271
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(271) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 271
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(272): text macro "CSR_DPC" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 272
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(272) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 272
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(273): text macro "CSR_TSELECT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 273
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(273) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 273
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(274): text macro "CSR_TDATA1" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 274
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(274) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 274
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(275): text macro "CSR_TDATA2" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 275
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(275) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 275
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(276) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 276
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(277) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 277
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(278) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 278
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(279) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 279
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(280) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 280
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(426): text macro "TRG_CH_ALL_BIT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 426
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(432) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 432
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(436): text macro "TRG_CH_ALL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 436
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(436) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 436
Error (10170): Verilog HDL syntax error at cpu_csr_dbg.v(440) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 440
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr_dbg.v
Error (10054): Verilog HDL File I/O error at cpu_csr.v(163): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 163
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(269): text macro "CSR_MINTCURLVL" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 269
Error (10170): Verilog HDL syntax error at cpu_csr.v(269) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 269
Error (10170): Verilog HDL syntax error at cpu_csr.v(275) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 275
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(281): text macro "CSR_TSELECT" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 281
Error (10170): Verilog HDL syntax error at cpu_csr.v(281) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 281
Error (10170): Verilog HDL syntax error at cpu_csr.v(287) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 287
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(293): text macro "CSR_FFLAGS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 293
Error (10170): Verilog HDL syntax error at cpu_csr.v(293) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 293
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(294): text macro "CSR_FRM" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 294
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(295): text macro "CSR_FCSR" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 295
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(296): text macro "CSR_FPU32CONV" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 296
Error (10170): Verilog HDL syntax error at cpu_csr.v(302) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 302
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(341): text macro "MVENDORID" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 341
Error (10170): Verilog HDL syntax error at cpu_csr.v(341) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 341
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(347): text macro "MARCHID" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 347
Error (10170): Verilog HDL syntax error at cpu_csr.v(347) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 347
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(353): text macro "MIMPID" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 353
Error (10170): Verilog HDL syntax error at cpu_csr.v(353) near text: ";";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 353
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(381): text macro "CSR_MSTATUS" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 381
Error (10170): Verilog HDL syntax error at cpu_csr.v(381) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 381
Error (10170): Verilog HDL syntax error at cpu_csr.v(389) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 389
Error (10170): Verilog HDL syntax error at cpu_csr.v(389) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 389
Error (10170): Verilog HDL syntax error at cpu_csr.v(397) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 397
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(423): text macro "MISA_N" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 423
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(424): text macro "MISA_M" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 424
Error (10170): Verilog HDL syntax error at cpu_csr.v(425) near text: "|";  expecting "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 425
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(425): text macro "MISA_I" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 425
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(429): text macro "MISA_C" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 429
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(433): text macro "MISA_32" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 433
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(449): text macro "CSR_MIE" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 449
Error (10170): Verilog HDL syntax error at cpu_csr.v(449) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 449
Error (10170): Verilog HDL syntax error at cpu_csr.v(453) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 453
Error (10170): Verilog HDL syntax error at cpu_csr.v(453) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 453
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpu_csr.v(474): text macro "CSR_MTVEC" is undefined File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 474
Error (10170): Verilog HDL syntax error at cpu_csr.v(474) near text: ")";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 474
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr.v
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/chip/slaves_ahb.v
    Info (12023): Found entity 1: SLAVES_AHB File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/chip/slaves_ahb.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_sdram/logic/ahb_lite_sdram.v
    Info (12023): Found entity 1: ahb_lite_sdram File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_top.v
    Info (12023): Found entity 1: AHB_MATRIX File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_slave_port.v
    Info (12023): Found entity 1: AHB_SLAVE_PORT File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_master_port.v
    Info (12023): Found entity 1: AHB_MASTER_PORT File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_interconnect.v
    Info (12023): Found entity 1: AHB_INTERCONNECT File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_interconnect.v Line: 16
Error (10170): Verilog HDL syntax error at ahb_arb.v(71) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 71
Error (10170): Verilog HDL syntax error at ahb_arb.v(71) near text: "'";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 71
Error (10170): Verilog HDL syntax error at ahb_arb.v(91) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 91
Error (10170): Verilog HDL syntax error at ahb_arb.v(91) near text: "'";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 91
Error (10170): Verilog HDL syntax error at ahb_arb.v(92) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 92
Error (10170): Verilog HDL syntax error at ahb_arb.v(92) near text: "'";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 92
Error (10170): Verilog HDL syntax error at ahb_arb.v(97) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 97
Error (10170): Verilog HDL syntax error at ahb_arb.v(97) near text: "'";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 97
Error (10170): Verilog HDL syntax error at ahb_arb.v(101) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 101
Error (10170): Verilog HDL syntax error at ahb_arb.v(101) near text: "'";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 101
Error (10170): Verilog HDL syntax error at ahb_arb.v(142) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 142
Error (10170): Verilog HDL syntax error at ahb_arb.v(142) near text: "'";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 142
Error (10112): Ignored design unit "AHB_ARB" at ahb_arb.v(16) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 16
Error (10112): Ignored design unit "AHB_ARB_RB" at ahb_arb.v(208) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 208
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_arb.v
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_sys.v
    Info (12023): Found entity 1: MCS4_SYS File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_sys.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_shifter.v
    Info (12023): Found entity 1: MCS4_SHIFTER File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_shifter.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_rom_fpga.v
    Info (12023): Found entity 1: MCS4_ROM File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_rom_fpga.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_ram.v
    Info (12023): Found entity 1: MCS4_RAM File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_cpu_core.v
    Info (12023): Found entity 1: MCS4_CPU_CORE File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_core.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_cpu_chip.v
    Info (12023): Found entity 1: MCS4_CPU_CHIP File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_chip.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/key_printer.v
    Info (12023): Found entity 1: KEY_PRINTER File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/key_printer.v Line: 86
Error (10054): Verilog HDL File I/O error at fpga_top.v(254): can't open Verilog Design File "defines_chip.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 254
Error (10054): Verilog HDL File I/O error at fpga_top.v(255): can't open Verilog Design File "defines_core.v" File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 255
Error (10644): Verilog HDL error at fpga_top.v(424): this block requires a name File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 424
Error (10644): Verilog HDL error at fpga_top.v(429): this block requires a name File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 429
Error (10644): Verilog HDL error at fpga_top.v(434): this block requires a name File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 434
Error (10644): Verilog HDL error at fpga_top.v(440): this block requires a name File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 440
Error (10112): Ignored design unit "FPGA_TOP" at fpga_top.v(260) due to previous errors File: //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 260
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/fpga_top/fpga_top.v
Info (144001): Generated suppressed messages file //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/FPGA/output_files/FPGA.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 199 errors, 165 warnings
    Error: Peak virtual memory: 4754 megabytes
    Error: Processing ended: Tue Jun  3 22:05:19 2025
    Error: Elapsed time: 00:00:26
    Error: Total CPU time (on all processors): 00:00:33


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/FPGA/output_files/FPGA.map.smsg.


