[{"DBLP title": "FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory.", "DBLP authors": ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.10", "OA papers": [{"PaperId": "https://openalex.org/W2055818721", "PaperTitle": "FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", "Year": 2012, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"]}]}, {"DBLP title": "Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access.", "DBLP authors": ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi R. Iyer"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.11", "OA papers": [{"PaperId": "https://openalex.org/W1993099545", "PaperTitle": "Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", "Year": 2012, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Utah": 4.0, "Nvidia (United Kingdom)": 1.0, "Intel (United States)": 2.0}, "Authors": ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"]}]}, {"DBLP title": "Transactional Memory Architecture and Implementation for IBM System Z.", "DBLP authors": ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.12", "OA papers": [{"PaperId": "https://openalex.org/W2087476542", "PaperTitle": "Transactional Memory Architecture and Implementation for IBM System Z", "Year": 2012, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"[IBM Systems and Technology Group, Poughkeepsie, NY, USA]": 2.0, "IBM (United States)": 1.0}, "Authors": ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"]}]}, {"DBLP title": "Warped-DMR: Light-weight Error Detection for GPGPU.", "DBLP authors": ["Hyeran Jeon", "Murali Annavaram"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.13", "OA papers": [{"PaperId": "https://openalex.org/W2043051266", "PaperTitle": "Warped-DMR: Light-weight Error Detection for GPGPU", "Year": 2012, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Hyeran Jeon", "Murali Annavaram"]}]}, {"DBLP title": "The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults.", "DBLP authors": ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.14", "OA papers": [{"PaperId": "https://openalex.org/W2060416441", "PaperTitle": "The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.3333333333333333, "University of Rennes": 0.3333333333333333, "University of Cyprus": 0.3333333333333333}, "Authors": ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"]}]}, {"DBLP title": "NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures.", "DBLP authors": ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.15", "OA papers": [{"PaperId": "https://openalex.org/W2061010230", "PaperTitle": "NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", "Year": 2012, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"University of Cyprus": 4.0}, "Authors": ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"]}]}, {"DBLP title": "Cache-Conscious Wavefront Scheduling.", "DBLP authors": ["Timothy G. Rogers", "Mike O'Connor", "Tor M. Aamodt"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.16", "OA papers": [{"PaperId": "https://openalex.org/W2047060659", "PaperTitle": "Cache-Conscious Wavefront Scheduling", "Year": 2012, "CitationCount": 342, "EstimatedCitation": 342, "Affiliations": {"University of British Columbia": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Timothy T. Rogers", "Mike O'Connor", "Tor M. Aamodt"]}]}, {"DBLP title": "Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability.", "DBLP authors": ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.17", "OA papers": [{"PaperId": "https://openalex.org/W2085567179", "PaperTitle": "Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Yongjun Park", "Jason Y. Park", "Hyunchul Park", "Scott Mahlke"]}]}, {"DBLP title": "Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor.", "DBLP authors": ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.18", "OA papers": [{"PaperId": "https://openalex.org/W2084110734", "PaperTitle": "Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", "Year": 2012, "CitationCount": 105, "EstimatedCitation": 105, "Affiliations": {"The University of Texas at Austin": 2.0, "Nvidia (United Kingdom)": 2.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"]}]}, {"DBLP title": "Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation.", "DBLP authors": ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.19", "OA papers": [{"PaperId": "https://openalex.org/W2106329447", "PaperTitle": "Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", "Year": 2012, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"Georgia Institute of Technology": 2.0, "Nvidia (United Kingdom)": 1.0, "NEC Labs America": 1.0}, "Authors": ["Haicheng Wu", "Gregory Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"]}]}, {"DBLP title": "KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity.", "DBLP authors": ["Daniel Wong", "Murali Annavaram"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.20", "OA papers": [{"PaperId": "https://openalex.org/W1997025365", "PaperTitle": "KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity", "Year": 2012, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Daniel Fu Keung Wong", "Murali Annavaram"]}]}, {"DBLP title": "Rethinking DRAM Power Modes for Energy Proportionality.", "DBLP authors": ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.21", "OA papers": [{"PaperId": "https://openalex.org/W2031961381", "PaperTitle": "Rethinking DRAM Power Modes for Energy Proportionality", "Year": 2012, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Stanford University": 3.0, "Rambus (United States)": 2.0, "Duke University": 1.0}, "Authors": ["Malladi Krishna T", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin R. Lee", "Mark Horowitz"]}]}, {"DBLP title": "CoScale: Coordinating CPU and Memory System DVFS in Server Systems.", "DBLP authors": ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.22", "OA papers": [{"PaperId": "https://openalex.org/W1979979548", "PaperTitle": "CoScale: Coordinating CPU and Memory System DVFS in Server Systems", "Year": 2012, "CitationCount": 163, "EstimatedCitation": 163, "Affiliations": {"Rutgers, The State University of New Jersey": 4.5, "University of Michigan\u2013Ann Arbor": 0.5}, "Authors": ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"]}]}, {"DBLP title": "Predicting Performance Impact of DVFS for Realistic Memory Systems.", "DBLP authors": ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.23", "OA papers": [{"PaperId": "https://openalex.org/W2086724906", "PaperTitle": "Predicting Performance Impact of DVFS for Realistic Memory Systems", "Year": 2012, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"The University of Texas at Austin": 2.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"]}]}, {"DBLP title": "Vector Extensions for Decision Support DBMS Acceleration.", "DBLP authors": ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.24", "OA papers": [{"PaperId": "https://openalex.org/W1993795298", "PaperTitle": "Vector Extensions for Decision Support DBMS Acceleration", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Barcelona Supercomputing Center": 5.0}, "Authors": ["Timothy Hayes", "Oscar Palomar", "Osman Unsal", "Adrian Cristal", "Mateo Valero"]}]}, {"DBLP title": "NOC-Out: Microarchitecting a Scale-Out Processor.", "DBLP authors": ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.25", "OA papers": [{"PaperId": "https://openalex.org/W2125269644", "PaperTitle": "NOC-Out: Microarchitecting a Scale-Out Processor", "Year": 2012, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {}, "Authors": ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"]}]}, {"DBLP title": "SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads.", "DBLP authors": ["Islam Atta", "Pinar T\u00f6z\u00fcn", "Anastasia Ailamaki", "Andreas Moshovos"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.26", "OA papers": [{"PaperId": "https://openalex.org/W2070328746", "PaperTitle": "SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"[Ecole Polytech. Fed. de Lausanne, Lausanne, Switzerland]": 2.0, "University of Toronto": 2.0}, "Authors": ["Islam Atta", "Pinar T\u00f6z\u00fcn", "Anastasia Ailamaki", "Andreas Moshovos"]}]}, {"DBLP title": "Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks.", "DBLP authors": ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonz\u00e1lez", "Pradip Bose"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.27", "OA papers": [{"PaperId": "https://openalex.org/W1988005842", "PaperTitle": "Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Barcelona Supercomputing Center": 2.0, "IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta S. Gupta", "Marc Gonzalez", "Pradip Bose"]}]}, {"DBLP title": "AUDIT: Stress Testing the Automatic Way.", "DBLP authors": ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.28", "OA papers": [{"PaperId": "https://openalex.org/W2023304380", "PaperTitle": "AUDIT: Stress Testing the Automatic Way", "Year": 2012, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"The University of Texas at Austin": 2.0, "Advanced Micro Devices (United States)": 5.0}, "Authors": ["Young-Taek Kim", "Lizy K. John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William L. Bircher", "Madhu Saravana Sibi Govindan"]}]}, {"DBLP title": "Accurate Fine-Grained Processor Power Proxies.", "DBLP authors": ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.29", "OA papers": [{"PaperId": "https://openalex.org/W2024946198", "PaperTitle": "Accurate Fine-Grained Processor Power Proxies", "Year": 2012, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"AMD": 1.0, "IBM": 6.0, "Purdue University System": 0.5, "IBM System and Technology Group, USA": 0.5}, "Authors": ["Wei Huang", "Charles R. Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S Floyd", "Karthick Rajamani", "Malcolm S. Allen-Ware", "Bishop Brock"]}]}, {"DBLP title": "Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design.", "DBLP authors": ["Moinuddin K. Qureshi", "Gabriel H. Loh"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.30", "OA papers": [{"PaperId": "https://openalex.org/W2082982763", "PaperTitle": "Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design", "Year": 2012, "CitationCount": 185, "EstimatedCitation": 185, "Affiliations": {"Georgia Institute of Technology": 1.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Moinuddin K. Qureshi", "Gabe H. Loh"]}]}, {"DBLP title": "A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch.", "DBLP authors": ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike O'Connor", "Mithuna Thottethodi"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.31", "OA papers": [{"PaperId": "https://openalex.org/W1979978831", "PaperTitle": "A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", "Year": 2012, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Georgia Institute of Technology": 2.0, "Advanced Micro Devices (United States)": 2.0, "Purdue University System": 1.0}, "Authors": ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike O'Connor", "Mithuna Thottethodi"]}]}, {"DBLP title": "CoLT: Coalesced Large-Reach TLBs.", "DBLP authors": ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.32", "OA papers": [{"PaperId": "https://openalex.org/W2004807638", "PaperTitle": "CoLT: Coalesced Large-Reach TLBs", "Year": 2012, "CitationCount": 142, "EstimatedCitation": 142, "Affiliations": {"Rutgers, The State University of New Jersey": 3.0, "Intel (United States)": 1.0}, "Authors": ["Binh Thai Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"]}]}, {"DBLP title": "NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers.", "DBLP authors": ["Lizhong Chen", "Timothy Mark Pinkston"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.33", "OA papers": [{"PaperId": "https://openalex.org/W2010840089", "PaperTitle": "NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers", "Year": 2012, "CitationCount": 122, "EstimatedCitation": 122, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Lizhong Chen", "Timothy Mark Pinkston"]}]}, {"DBLP title": "Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance.", "DBLP authors": ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.34", "OA papers": [{"PaperId": "https://openalex.org/W2116036846", "PaperTitle": "Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Ohio University Lancaster": 2.0, "University of Arizona": 1.0}, "Authors": ["Randy S. Morris", "Avinash Kodi", "Ahmed Louri"]}]}, {"DBLP title": "Addressing End-to-End Memory Access Latency in NoC-Based Multicores.", "DBLP authors": ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.35", "OA papers": [{"PaperId": "https://openalex.org/W2061537881", "PaperTitle": "Addressing End-to-End Memory Access Latency in NoC-Based Multicores", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Akbar Sharifi", "Emre Kultursay", "Mahmut Kandemir", "Chita R. Das"]}]}, {"DBLP title": "MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP.", "DBLP authors": ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.36", "OA papers": [{"PaperId": "https://openalex.org/W1980242590", "PaperTitle": "MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", "Year": 2012, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"The University of Texas at Austin": 3.0, "HPS": 1.0, "Intel (United States)": 1.0}, "Authors": ["Khubaib", "M. Suleman", "Milad Hashemi", "Christopher B. Wilkerson", "Yale N. Patt"]}]}, {"DBLP title": "Composite Cores: Pushing Heterogeneity Into a Core.", "DBLP authors": ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.37", "OA papers": [{"PaperId": "https://openalex.org/W2013281054", "PaperTitle": "Composite Cores: Pushing Heterogeneity Into a Core", "Year": 2012, "CitationCount": 129, "EstimatedCitation": 129, "Affiliations": {"University of Michigan\u2013Ann Arbor": 7.0}, "Authors": ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott Mahlke"]}]}, {"DBLP title": "Control-Flow Decoupling.", "DBLP authors": ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.38", "OA papers": [{"PaperId": "https://openalex.org/W2035472111", "PaperTitle": "Control-Flow Decoupling", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"North Carolina State University": 3.0}, "Authors": ["Rami Mohammad Al Sheikh", "James Tuck", "Eric Rotenberg"]}]}, {"DBLP title": "Spatiotemporal Coherence Tracking.", "DBLP authors": ["Mohammad Alisafaee"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.39", "OA papers": [{"PaperId": "https://openalex.org/W1997319712", "PaperTitle": "Spatiotemporal Coherence Tracking", "Year": 2012, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Mohammad Alisafaee"]}]}, {"DBLP title": "Predicting Coherence Communication by Tracking Synchronization Points at Run Time.", "DBLP authors": ["Socrates Demetriades", "Sangyeun Cho"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.40", "OA papers": [{"PaperId": "https://openalex.org/W2082301131", "PaperTitle": "Predicting Coherence Communication by Tracking Synchronization Points at Run Time", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Pittsburgh": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Socrates Demetriades", "Sangyeun Cho"]}]}, {"DBLP title": "Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically.", "DBLP authors": ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.41", "OA papers": [{"PaperId": "https://openalex.org/W2104966361", "PaperTitle": "Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"]}]}, {"DBLP title": "Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy.", "DBLP authors": ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.42", "OA papers": [{"PaperId": "https://openalex.org/W2091583059", "PaperTitle": "Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", "Year": 2012, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Rochester": 3.0, "Simon Fraser University": 3.0}, "Authors": ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"]}]}, {"DBLP title": "Improving Cache Management Policies Using Dynamic Reuse Distances.", "DBLP authors": ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.43", "OA papers": [{"PaperId": "https://openalex.org/W2109432325", "PaperTitle": "Improving Cache Management Policies Using Dynamic Reuse Distances", "Year": 2012, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"University of California, Irvine": 5.0, "Barcelona Supercomputing Center": 1.0}, "Authors": ["Nam Duong", "Dali Zhao", "Tae-Su Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"]}]}, {"DBLP title": "Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem.", "DBLP authors": ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moret\u00f3", "Alex Ram\u00edrez", "Francisco J. Cazorla"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.44", "OA papers": [{"PaperId": "https://openalex.org/W2164767739", "PaperTitle": "Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Barcelona Supercomputing Center": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Petar Radojkovi\u0107", "Paul A. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"]}]}, {"DBLP title": "Inferred Models for Dynamic and Sparse Hardware-Software Spaces.", "DBLP authors": ["Weidan Wu", "Benjamin C. Lee"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.45", "OA papers": [{"PaperId": "https://openalex.org/W2123004270", "PaperTitle": "Inferred Models for Dynamic and Sparse Hardware-Software Spaces", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Duke University": 2.0}, "Authors": ["Weidan Wu", "Benjamin R. Lee"]}]}, {"DBLP title": "SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations.", "DBLP authors": ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.46", "OA papers": [{"PaperId": "https://openalex.org/W2038999733", "PaperTitle": "SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"]}]}, {"DBLP title": "Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization.", "DBLP authors": ["Alain Ketterlin", "Philippe Clauss"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.47", "OA papers": [{"PaperId": "https://openalex.org/W1965693583", "PaperTitle": "Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization", "Year": 2012, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.0, "University of Strasbourg": 1.0}, "Authors": ["Alain Ketterlin", "Philippe Clauss"]}]}, {"DBLP title": "Neural Acceleration for General-Purpose Approximate Programs.", "DBLP authors": ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.48", "OA papers": [{"PaperId": "https://openalex.org/W2187230075", "PaperTitle": "Neural Acceleration for General-Purpose Approximate Programs", "Year": 2012, "CitationCount": 546, "EstimatedCitation": 546, "Affiliations": {"University of Washington": 3.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"]}]}, {"DBLP title": "Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator.", "DBLP authors": ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "year": 2012, "doi": "https://doi.org/10.1109/MICRO.2012.49", "OA papers": [{"PaperId": "https://openalex.org/W2083826366", "PaperTitle": "Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"IBM Research - Zurich": 3.0, "IBM (United States)": 1.0, "IBM Research and Development Labs, Haifa, Israel": 1.0, "IBM Research - Haifa": 1.0}, "Authors": ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"]}]}]