module data_mem(clk,R_Wb,Addr,Din,Dout);
	input clk,R_Wb;
	input [15:0] Addr,Din;
	output [15:0] Dout;
	
	reg [15:0] datamem[4095:0];
	
	initial
	begin 
		$readmemh("D:\\VHDL_Programs\\Processor\\pipeline_processor\\Memory\\instr_mem.mem", datamem);
	end 
	
	always@(posedge clk)
	begin
		if (R_Wb)	Dout = datamem[Addr]; 
		else	datamem[Addr] = Din;  
	end
	
endmodule 