// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_out_proc24 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        img_0_data_stream_0_V_din,
        img_0_data_stream_0_V_full_n,
        img_0_data_stream_0_V_write,
        img_0_data_stream_1_V_din,
        img_0_data_stream_1_V_full_n,
        img_0_data_stream_1_V_write,
        img_0_data_stream_2_V_din,
        img_0_data_stream_2_V_full_n,
        img_0_data_stream_2_V_write,
        im_V,
        re_V,
        zoom_factor_V
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state28 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [7:0] img_0_data_stream_0_V_din;
input   img_0_data_stream_0_V_full_n;
output   img_0_data_stream_0_V_write;
output  [7:0] img_0_data_stream_1_V_din;
input   img_0_data_stream_1_V_full_n;
output   img_0_data_stream_1_V_write;
output  [7:0] img_0_data_stream_2_V_din;
input   img_0_data_stream_2_V_full_n;
output   img_0_data_stream_2_V_write;
input  [17:0] im_V;
input  [17:0] re_V;
input  [17:0] zoom_factor_V;

reg ap_done;
reg ap_idle;
reg start_write;
reg img_0_data_stream_0_V_write;
reg img_0_data_stream_1_V_write;
reg img_0_data_stream_2_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    img_0_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter25;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln26_reg_5927;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter24_reg;
reg    img_0_data_stream_1_V_blk_n;
reg    img_0_data_stream_2_V_blk_n;
reg   [5:0] indvar_flatten_reg_235;
reg   [2:0] p_Val2_s_reg_246;
reg   [3:0] p_Val2_1_reg_257;
reg    ap_block_state1;
wire   [35:0] r_V_fu_299_p2;
reg   [35:0] r_V_reg_5831;
wire   [0:0] p_Result_2_fu_305_p3;
reg   [0:0] p_Result_2_reg_5838;
reg   [17:0] p_Val2_4_reg_5844;
reg   [0:0] p_Result_3_reg_5849;
wire   [0:0] xor_ln779_fu_339_p2;
reg   [0:0] xor_ln779_reg_5854;
wire   [0:0] xor_ln785_1_fu_345_p2;
reg   [0:0] xor_ln785_1_reg_5859;
wire  signed [35:0] sext_ln728_fu_359_p1;
reg  signed [35:0] sext_ln728_reg_5865;
wire   [34:0] r_V_3_fu_375_p2;
reg   [34:0] r_V_3_reg_5870;
wire   [0:0] p_Result_11_fu_382_p3;
reg   [0:0] p_Result_11_reg_5880;
wire   [0:0] grp_fu_268_p3;
reg   [0:0] p_Result_12_reg_5886;
wire   [0:0] xor_ln779_1_fu_398_p2;
reg   [0:0] xor_ln779_1_reg_5891;
wire   [0:0] xor_ln785_5_fu_404_p2;
reg   [0:0] xor_ln785_5_reg_5896;
wire  signed [18:0] sext_ln703_8_fu_410_p1;
reg  signed [18:0] sext_ln703_8_reg_5902;
wire   [30:0] r_V_2_fu_5682_p2;
reg   [30:0] r_V_2_reg_5907;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
reg    ap_block_state27_pp0_stage0_iter25;
reg    ap_block_pp0_stage0_11001;
reg   [30:0] r_V_2_reg_5907_pp0_iter1_reg;
wire   [29:0] trunc_ln703_fu_446_p1;
reg   [29:0] trunc_ln703_reg_5912;
reg   [0:0] tmp_12_reg_5917;
reg   [0:0] tmp_12_reg_5917_pp0_iter1_reg;
reg   [0:0] tmp_14_reg_5922;
reg   [0:0] tmp_14_reg_5922_pp0_iter1_reg;
wire   [0:0] icmp_ln26_fu_463_p2;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter1_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter2_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter3_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter4_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter5_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter6_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter7_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter8_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter9_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter10_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter11_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter12_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter13_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter14_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter15_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter16_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter17_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter18_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter19_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter20_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter21_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter22_reg;
reg   [0:0] icmp_ln26_reg_5927_pp0_iter23_reg;
wire   [5:0] add_ln26_fu_469_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln28_fu_475_p2;
reg   [0:0] icmp_ln28_reg_5936;
reg   [0:0] icmp_ln28_reg_5936_pp0_iter1_reg;
wire   [3:0] select_ln746_fu_481_p3;
reg   [3:0] select_ln746_reg_5946;
reg   [3:0] select_ln746_reg_5946_pp0_iter1_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter2_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter3_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter4_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter5_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter6_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter7_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter8_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter9_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter10_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter11_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter12_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter13_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter14_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter15_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter16_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter17_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter18_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter19_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter20_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter21_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter22_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter23_reg;
reg   [3:0] select_ln746_reg_5946_pp0_iter24_reg;
wire   [1:0] trunc_ln746_1_fu_495_p1;
reg   [1:0] trunc_ln746_1_reg_5951;
reg   [0:0] tmp_15_reg_5956;
wire   [2:0] select_ln26_fu_507_p3;
reg   [13:0] tmp_1_reg_5966;
reg   [13:0] tmp_1_reg_5966_pp0_iter1_reg;
reg   [13:0] tmp_1_reg_5966_pp0_iter2_reg;
reg   [13:0] tmp_1_reg_5966_pp0_iter3_reg;
wire   [0:0] icmp_ln414_16_fu_579_p2;
reg   [0:0] icmp_ln414_16_reg_5971;
reg   [0:0] icmp_ln414_16_reg_5971_pp0_iter1_reg;
reg   [0:0] icmp_ln414_16_reg_5971_pp0_iter2_reg;
reg   [0:0] icmp_ln414_16_reg_5971_pp0_iter3_reg;
wire   [3:0] col_fu_585_p2;
wire   [29:0] ret_V_1_fu_591_p2;
reg   [29:0] ret_V_1_reg_5981;
reg   [14:0] trunc_ln708_s_reg_5986;
reg   [0:0] p_Result_9_reg_5991;
wire   [30:0] mul_ln1118_12_fu_5691_p2;
reg   [30:0] mul_ln1118_12_reg_5996;
wire   [29:0] trunc_ln703_1_fu_632_p1;
reg   [29:0] trunc_ln703_1_reg_6002;
reg   [0:0] tmp_17_reg_6007;
wire   [0:0] select_ln746_7_fu_653_p3;
reg   [0:0] select_ln746_7_reg_6012;
wire   [0:0] xor_ln746_fu_658_p2;
reg   [0:0] xor_ln746_reg_6018;
wire  signed [15:0] p_Val2_14_fu_760_p2;
reg  signed [15:0] p_Val2_14_reg_6023;
wire   [0:0] carry_6_fu_780_p2;
reg   [0:0] carry_6_reg_6028;
wire   [0:0] p_Result_10_fu_786_p3;
reg   [0:0] p_Result_10_reg_6034;
reg   [0:0] Range2_all_ones_5_reg_6039;
wire   [0:0] and_ln786_4_fu_820_p2;
reg   [0:0] and_ln786_4_reg_6046;
wire   [17:0] p_Val2_5_fu_844_p2;
reg   [17:0] p_Val2_5_reg_6051;
wire   [0:0] carry_2_fu_863_p2;
reg   [0:0] carry_2_reg_6057;
reg   [0:0] p_Result_4_reg_6064;
wire   [17:0] imag_top_V_fu_951_p3;
reg  signed [17:0] imag_top_V_reg_6070;
wire   [17:0] imag_btm_V_fu_1136_p3;
reg  signed [17:0] imag_btm_V_reg_6075;
wire   [17:0] real_top_V_fu_1196_p3;
reg  signed [17:0] real_top_V_reg_6080;
wire   [17:0] real_btm_V_fu_1333_p3;
reg  signed [17:0] real_btm_V_reg_6085;
wire  signed [35:0] r_V_4_fu_5699_p2;
reg  signed [35:0] r_V_4_reg_6090;
reg   [0:0] p_Result_14_reg_6097;
wire   [14:0] trunc_ln414_2_fu_1354_p1;
reg   [14:0] trunc_ln414_2_reg_6104;
reg   [1:0] p_Result_106_i_reg_6109;
reg   [2:0] p_Result_107_i_reg_6114;
wire  signed [35:0] r_V_1_fu_5709_p2;
reg  signed [35:0] r_V_1_reg_6120;
wire   [14:0] trunc_ln414_1_fu_1381_p1;
reg   [14:0] trunc_ln414_1_reg_6125;
wire   [17:0] p_Val2_19_fu_1414_p2;
reg   [17:0] p_Val2_19_reg_6130;
wire   [0:0] and_ln781_4_fu_1498_p2;
reg   [0:0] and_ln781_4_reg_6136;
wire   [0:0] xor_ln785_8_fu_1516_p2;
reg   [0:0] xor_ln785_8_reg_6141;
wire   [0:0] and_ln786_9_fu_1527_p2;
reg   [0:0] and_ln786_9_reg_6146;
wire   [0:0] underflow_4_fu_1545_p2;
reg   [0:0] underflow_4_reg_6151;
wire   [0:0] or_ln340_12_fu_1550_p2;
reg   [0:0] or_ln340_12_reg_6156;
wire   [17:0] p_Val2_9_fu_1601_p2;
reg   [17:0] p_Val2_9_reg_6161;
wire   [0:0] carry_4_fu_1621_p2;
reg   [0:0] carry_4_reg_6167;
wire   [0:0] p_Result_7_fu_1627_p3;
reg   [0:0] p_Result_7_reg_6172;
wire   [0:0] Range1_all_ones_1_fu_1661_p2;
reg   [0:0] Range1_all_ones_1_reg_6177;
wire   [0:0] Range1_all_zeros_1_fu_1667_p2;
reg   [0:0] Range1_all_zeros_1_reg_6182;
wire   [0:0] and_ln781_1_fu_1701_p2;
reg   [0:0] and_ln781_1_reg_6187;
wire   [0:0] xor_ln785_3_fu_1707_p2;
reg   [0:0] xor_ln785_3_reg_6192;
wire   [0:0] and_ln786_2_fu_1713_p2;
reg   [0:0] and_ln786_2_reg_6198;
wire   [0:0] underflow_1_fu_1731_p2;
reg   [0:0] underflow_1_reg_6203;
reg   [0:0] p_Result_17_reg_6209;
wire   [17:0] p_Val2_22_fu_1783_p2;
reg   [17:0] p_Val2_22_reg_6216;
reg   [0:0] p_Result_18_reg_6222;
wire  signed [17:0] p_Val2_24_fu_1844_p3;
reg  signed [17:0] p_Val2_24_reg_6229;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter8_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter9_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter10_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter11_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter12_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter13_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter14_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter15_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter16_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter17_reg;
reg  signed [17:0] p_Val2_24_reg_6229_pp0_iter18_reg;
wire  signed [17:0] p_Val2_25_fu_1894_p3;
reg  signed [17:0] p_Val2_25_reg_6237;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter8_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter9_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter10_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter11_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter12_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter13_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter14_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter15_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter16_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter17_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter18_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter19_reg;
reg  signed [17:0] p_Val2_25_reg_6237_pp0_iter20_reg;
wire  signed [17:0] select_ln340_34_fu_1972_p3;
reg  signed [17:0] select_ln340_34_reg_6245;
wire  signed [17:0] select_ln340_35_fu_2046_p3;
reg  signed [17:0] select_ln340_35_reg_6250;
wire   [18:0] add_ln1192_fu_2062_p2;
reg   [18:0] add_ln1192_reg_6255;
wire  signed [35:0] mul_ln1118_fu_5716_p2;
reg  signed [35:0] mul_ln1118_reg_6260;
reg   [0:0] tmp_59_reg_6267;
wire   [14:0] trunc_ln414_3_fu_2078_p1;
reg   [14:0] trunc_ln414_3_reg_6274;
reg   [1:0] p_Result_119_i_reg_6279;
reg   [2:0] p_Result_120_i_reg_6284;
wire  signed [35:0] mul_ln1118_1_fu_5726_p2;
reg  signed [35:0] mul_ln1118_1_reg_6290;
reg   [0:0] tmp_64_reg_6297;
wire   [14:0] trunc_ln414_4_fu_2109_p1;
reg   [14:0] trunc_ln414_4_reg_6304;
reg   [1:0] p_Result_124_i_reg_6309;
reg   [2:0] p_Result_125_i_reg_6314;
wire  signed [37:0] mul_ln1118_2_fu_5736_p2;
reg  signed [37:0] mul_ln1118_2_reg_6320;
reg   [0:0] tmp_69_reg_6327;
wire   [14:0] trunc_ln414_5_fu_2140_p1;
reg   [14:0] trunc_ln414_5_reg_6334;
reg   [3:0] p_Result_129_i_reg_6339;
reg   [4:0] p_Result_130_i_reg_6344;
wire   [17:0] add_ln415_fu_2191_p2;
reg   [17:0] add_ln415_reg_6350;
wire   [0:0] and_ln781_5_fu_2275_p2;
reg   [0:0] and_ln781_5_reg_6356;
wire   [0:0] xor_ln785_10_fu_2293_p2;
reg   [0:0] xor_ln785_10_reg_6361;
wire   [0:0] and_ln786_14_fu_2304_p2;
reg   [0:0] and_ln786_14_reg_6366;
wire   [0:0] and_ln786_15_fu_2322_p2;
reg   [0:0] and_ln786_15_reg_6371;
wire   [0:0] or_ln340_18_fu_2327_p2;
reg   [0:0] or_ln340_18_reg_6376;
wire   [17:0] add_ln415_1_fu_2363_p2;
reg   [17:0] add_ln415_1_reg_6381;
wire   [0:0] and_ln781_6_fu_2447_p2;
reg   [0:0] and_ln781_6_reg_6387;
wire   [0:0] xor_ln785_12_fu_2465_p2;
reg   [0:0] xor_ln785_12_reg_6392;
wire   [0:0] and_ln786_16_fu_2476_p2;
reg   [0:0] and_ln786_16_reg_6397;
wire   [0:0] and_ln786_17_fu_2494_p2;
reg   [0:0] and_ln786_17_reg_6402;
wire   [0:0] or_ln340_21_fu_2499_p2;
reg   [0:0] or_ln340_21_reg_6407;
wire   [17:0] add_ln415_2_fu_2535_p2;
reg   [17:0] add_ln415_2_reg_6412;
wire   [0:0] and_ln781_7_fu_2619_p2;
reg   [0:0] and_ln781_7_reg_6418;
wire   [0:0] xor_ln785_14_fu_2637_p2;
reg   [0:0] xor_ln785_14_reg_6423;
wire   [0:0] and_ln786_18_fu_2648_p2;
reg   [0:0] and_ln786_18_reg_6428;
wire   [0:0] and_ln786_19_fu_2666_p2;
reg   [0:0] and_ln786_19_reg_6433;
wire   [0:0] or_ln340_24_fu_2671_p2;
reg   [0:0] or_ln340_24_reg_6438;
wire   [17:0] select_ln340_36_fu_2698_p3;
reg   [17:0] select_ln340_36_reg_6443;
wire  signed [17:0] select_ln340_37_fu_2727_p3;
reg  signed [17:0] select_ln340_37_reg_6448;
wire   [17:0] select_ln340_38_fu_2756_p3;
reg   [17:0] select_ln340_38_reg_6454;
wire  signed [19:0] sext_ln703_26_fu_2764_p1;
reg  signed [19:0] sext_ln703_26_reg_6459;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter12_reg;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter13_reg;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter14_reg;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter15_reg;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter16_reg;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter17_reg;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter18_reg;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter19_reg;
reg  signed [19:0] sext_ln703_26_reg_6459_pp0_iter20_reg;
wire  signed [19:0] rhs_V_1_fu_2767_p1;
reg  signed [19:0] rhs_V_1_reg_6465;
reg  signed [19:0] rhs_V_1_reg_6465_pp0_iter12_reg;
reg  signed [19:0] rhs_V_1_reg_6465_pp0_iter13_reg;
reg  signed [19:0] rhs_V_1_reg_6465_pp0_iter14_reg;
reg  signed [19:0] rhs_V_1_reg_6465_pp0_iter15_reg;
reg  signed [19:0] rhs_V_1_reg_6465_pp0_iter16_reg;
reg  signed [19:0] rhs_V_1_reg_6465_pp0_iter17_reg;
reg  signed [19:0] rhs_V_1_reg_6465_pp0_iter18_reg;
wire   [0:0] icmp_ln1497_fu_2792_p2;
reg   [0:0] icmp_ln1497_reg_6471;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter12_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter13_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter14_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter15_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter16_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter17_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter18_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter19_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter20_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter21_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter22_reg;
reg   [0:0] icmp_ln1497_reg_6471_pp0_iter23_reg;
wire   [17:0] add_ln703_fu_2826_p2;
reg   [17:0] add_ln703_reg_6478;
wire   [0:0] and_ln785_16_fu_2867_p2;
reg   [0:0] and_ln785_16_reg_6484;
wire   [0:0] and_ln786_20_fu_2891_p2;
reg   [0:0] and_ln786_20_reg_6490;
wire   [17:0] add_ln703_1_fu_2937_p2;
reg   [17:0] add_ln703_1_reg_6497;
wire   [0:0] and_ln785_17_fu_2978_p2;
reg   [0:0] and_ln785_17_reg_6503;
wire   [0:0] and_ln786_21_fu_3002_p2;
reg   [0:0] and_ln786_21_reg_6509;
wire  signed [17:0] select_ln340_39_fu_3035_p3;
reg  signed [17:0] select_ln340_39_reg_6516;
wire  signed [17:0] select_ln340_40_fu_3070_p3;
reg  signed [17:0] select_ln340_40_reg_6521;
wire   [18:0] add_ln1192_4_fu_3086_p2;
reg   [18:0] add_ln1192_4_reg_6526;
wire  signed [35:0] mul_ln1118_3_fu_5746_p2;
reg  signed [35:0] mul_ln1118_3_reg_6531;
reg   [0:0] tmp_79_reg_6538;
wire   [14:0] trunc_ln414_6_fu_3102_p1;
reg   [14:0] trunc_ln414_6_reg_6545;
reg   [1:0] p_Result_119_i_1_reg_6550;
reg   [2:0] p_Result_120_i_1_reg_6555;
wire  signed [35:0] mul_ln1118_4_fu_5756_p2;
reg  signed [35:0] mul_ln1118_4_reg_6561;
reg   [0:0] tmp_84_reg_6568;
wire   [14:0] trunc_ln414_7_fu_3133_p1;
reg   [14:0] trunc_ln414_7_reg_6575;
reg   [1:0] p_Result_124_i_1_reg_6580;
reg   [2:0] p_Result_125_i_1_reg_6585;
wire  signed [37:0] mul_ln1118_5_fu_5766_p2;
reg  signed [37:0] mul_ln1118_5_reg_6591;
reg   [0:0] tmp_89_reg_6598;
wire   [14:0] trunc_ln414_8_fu_3164_p1;
reg   [14:0] trunc_ln414_8_reg_6605;
reg   [3:0] p_Result_129_i_1_reg_6610;
reg   [4:0] p_Result_130_i_1_reg_6615;
wire   [17:0] add_ln415_3_fu_3215_p2;
reg   [17:0] add_ln415_3_reg_6621;
wire   [0:0] and_ln781_8_fu_3299_p2;
reg   [0:0] and_ln781_8_reg_6627;
wire   [0:0] xor_ln785_18_fu_3317_p2;
reg   [0:0] xor_ln785_18_reg_6632;
wire   [0:0] and_ln786_22_fu_3328_p2;
reg   [0:0] and_ln786_22_reg_6637;
wire   [0:0] and_ln786_23_fu_3346_p2;
reg   [0:0] and_ln786_23_reg_6642;
wire   [0:0] or_ln340_31_fu_3351_p2;
reg   [0:0] or_ln340_31_reg_6647;
wire   [17:0] add_ln415_4_fu_3387_p2;
reg   [17:0] add_ln415_4_reg_6652;
wire   [0:0] and_ln781_9_fu_3471_p2;
reg   [0:0] and_ln781_9_reg_6658;
wire   [0:0] xor_ln785_20_fu_3489_p2;
reg   [0:0] xor_ln785_20_reg_6663;
wire   [0:0] and_ln786_24_fu_3500_p2;
reg   [0:0] and_ln786_24_reg_6668;
wire   [0:0] and_ln786_25_fu_3518_p2;
reg   [0:0] and_ln786_25_reg_6673;
wire   [0:0] or_ln340_34_fu_3523_p2;
reg   [0:0] or_ln340_34_reg_6678;
wire   [17:0] add_ln415_5_fu_3559_p2;
reg   [17:0] add_ln415_5_reg_6683;
wire   [0:0] and_ln781_10_fu_3643_p2;
reg   [0:0] and_ln781_10_reg_6689;
wire   [0:0] xor_ln785_22_fu_3661_p2;
reg   [0:0] xor_ln785_22_reg_6694;
wire   [0:0] and_ln786_26_fu_3672_p2;
reg   [0:0] and_ln786_26_reg_6699;
wire   [0:0] and_ln786_27_fu_3690_p2;
reg   [0:0] and_ln786_27_reg_6704;
wire   [0:0] or_ln340_37_fu_3695_p2;
reg   [0:0] or_ln340_37_reg_6709;
wire   [0:0] icmp_ln1497_1_fu_3812_p2;
reg   [0:0] icmp_ln1497_1_reg_6714;
reg   [0:0] icmp_ln1497_1_reg_6714_pp0_iter16_reg;
reg   [0:0] icmp_ln1497_1_reg_6714_pp0_iter17_reg;
reg   [0:0] icmp_ln1497_1_reg_6714_pp0_iter18_reg;
reg   [0:0] icmp_ln1497_1_reg_6714_pp0_iter19_reg;
reg   [0:0] icmp_ln1497_1_reg_6714_pp0_iter20_reg;
reg   [0:0] icmp_ln1497_1_reg_6714_pp0_iter21_reg;
reg   [0:0] icmp_ln1497_1_reg_6714_pp0_iter22_reg;
reg   [0:0] icmp_ln1497_1_reg_6714_pp0_iter23_reg;
wire   [17:0] trunc_ln1192_2_fu_3824_p1;
reg   [17:0] trunc_ln1192_2_reg_6720;
reg   [0:0] tmp_95_reg_6725;
reg   [1:0] p_Result_112_i_2_reg_6731;
wire   [19:0] sub_ln1193_5_fu_3873_p2;
reg   [19:0] sub_ln1193_5_reg_6737;
wire   [17:0] trunc_ln1192_3_fu_3879_p1;
reg   [17:0] trunc_ln1192_3_reg_6742;
wire  signed [17:0] select_ln340_44_fu_3973_p3;
reg  signed [17:0] select_ln340_44_reg_6747;
wire  signed [17:0] select_ln340_45_fu_4097_p3;
reg  signed [17:0] select_ln340_45_reg_6753;
wire  signed [35:0] mul_ln1118_6_fu_5776_p2;
reg  signed [35:0] mul_ln1118_6_reg_6759;
reg   [0:0] tmp_99_reg_6766;
wire   [14:0] trunc_ln414_9_fu_4115_p1;
reg   [14:0] trunc_ln414_9_reg_6773;
reg   [1:0] p_Result_119_i_2_reg_6778;
reg   [2:0] p_Result_120_i_2_reg_6783;
wire  signed [35:0] mul_ln1118_7_fu_5786_p2;
reg  signed [35:0] mul_ln1118_7_reg_6789;
reg   [0:0] tmp_104_reg_6796;
wire   [14:0] trunc_ln414_10_fu_4146_p1;
reg   [14:0] trunc_ln414_10_reg_6803;
reg   [1:0] p_Result_124_i_2_reg_6808;
reg   [2:0] p_Result_125_i_2_reg_6813;
wire   [18:0] add_ln1192_8_fu_4173_p2;
reg   [18:0] add_ln1192_8_reg_6819;
wire   [17:0] add_ln415_6_fu_4209_p2;
reg   [17:0] add_ln415_6_reg_6824;
wire   [0:0] and_ln781_11_fu_4293_p2;
reg   [0:0] and_ln781_11_reg_6830;
wire   [0:0] xor_ln785_26_fu_4311_p2;
reg   [0:0] xor_ln785_26_reg_6835;
wire   [0:0] and_ln786_30_fu_4322_p2;
reg   [0:0] and_ln786_30_reg_6840;
wire   [0:0] and_ln786_31_fu_4340_p2;
reg   [0:0] and_ln786_31_reg_6845;
wire   [0:0] or_ln340_44_fu_4345_p2;
reg   [0:0] or_ln340_44_reg_6850;
wire   [17:0] add_ln415_7_fu_4381_p2;
reg   [17:0] add_ln415_7_reg_6855;
wire   [0:0] and_ln781_12_fu_4465_p2;
reg   [0:0] and_ln781_12_reg_6861;
wire   [0:0] xor_ln785_28_fu_4483_p2;
reg   [0:0] xor_ln785_28_reg_6866;
wire   [0:0] and_ln786_32_fu_4494_p2;
reg   [0:0] and_ln786_32_reg_6871;
wire   [0:0] and_ln786_33_fu_4512_p2;
reg   [0:0] and_ln786_33_reg_6876;
wire   [0:0] or_ln340_47_fu_4517_p2;
reg   [0:0] or_ln340_47_reg_6881;
wire  signed [37:0] mul_ln1118_8_fu_5796_p2;
reg  signed [37:0] mul_ln1118_8_reg_6886;
reg   [0:0] tmp_109_reg_6893;
wire   [14:0] trunc_ln414_11_fu_4533_p1;
reg   [14:0] trunc_ln414_11_reg_6900;
reg   [3:0] p_Result_129_i_2_reg_6905;
reg   [4:0] p_Result_130_i_2_reg_6910;
wire  signed [17:0] select_ln340_47_fu_4604_p3;
reg  signed [17:0] select_ln340_47_reg_6916;
wire   [17:0] add_ln415_8_fu_4642_p2;
reg   [17:0] add_ln415_8_reg_6921;
wire   [0:0] and_ln781_13_fu_4726_p2;
reg   [0:0] and_ln781_13_reg_6927;
wire   [0:0] xor_ln785_30_fu_4744_p2;
reg   [0:0] xor_ln785_30_reg_6932;
wire   [0:0] and_ln786_34_fu_4755_p2;
reg   [0:0] and_ln786_34_reg_6937;
wire   [0:0] and_ln786_35_fu_4773_p2;
reg   [0:0] and_ln786_35_reg_6942;
wire   [0:0] or_ln340_50_fu_4778_p2;
reg   [0:0] or_ln340_50_reg_6947;
wire  signed [18:0] sext_ln703_20_fu_4784_p1;
reg  signed [18:0] sext_ln703_20_reg_6952;
wire   [0:0] icmp_ln1497_2_fu_4808_p2;
reg   [0:0] icmp_ln1497_2_reg_6957;
reg   [0:0] icmp_ln1497_2_reg_6957_pp0_iter20_reg;
reg   [0:0] icmp_ln1497_2_reg_6957_pp0_iter21_reg;
reg   [0:0] icmp_ln1497_2_reg_6957_pp0_iter22_reg;
reg   [0:0] icmp_ln1497_2_reg_6957_pp0_iter23_reg;
reg   [0:0] tmp_115_reg_6962;
wire   [17:0] add_ln703_4_fu_4841_p2;
reg   [17:0] add_ln703_4_reg_6968;
reg   [0:0] tmp_116_reg_6974;
reg   [1:0] p_Result_112_i_3_reg_6980;
wire   [17:0] select_ln340_49_fu_4967_p3;
reg   [17:0] select_ln340_49_reg_6986;
reg   [17:0] select_ln340_49_reg_6986_pp0_iter21_reg;
wire   [19:0] sub_ln1193_8_fu_4991_p2;
reg   [19:0] sub_ln1193_8_reg_6991;
wire   [17:0] trunc_ln1192_5_fu_4997_p1;
reg   [17:0] trunc_ln1192_5_reg_6996;
wire   [17:0] select_ln340_50_fu_5117_p3;
reg   [17:0] select_ln340_50_reg_7001;
wire  signed [35:0] mul_ln1118_9_fu_5806_p2;
reg  signed [35:0] mul_ln1118_9_reg_7006;
reg   [0:0] tmp_119_reg_7013;
wire   [14:0] trunc_ln414_12_fu_5135_p1;
reg   [14:0] trunc_ln414_12_reg_7020;
reg   [1:0] p_Result_119_i_3_reg_7025;
reg   [2:0] p_Result_120_i_3_reg_7030;
wire  signed [35:0] mul_ln1118_10_fu_5816_p2;
reg  signed [35:0] mul_ln1118_10_reg_7036;
reg   [0:0] tmp_124_reg_7043;
wire   [14:0] trunc_ln414_13_fu_5166_p1;
reg   [14:0] trunc_ln414_13_reg_7050;
reg   [1:0] p_Result_124_i_3_reg_7055;
reg   [2:0] p_Result_125_i_3_reg_7060;
wire   [17:0] add_ln415_9_fu_5217_p2;
reg   [17:0] add_ln415_9_reg_7066;
wire   [0:0] and_ln781_14_fu_5301_p2;
reg   [0:0] and_ln781_14_reg_7072;
wire   [0:0] xor_ln785_34_fu_5319_p2;
reg   [0:0] xor_ln785_34_reg_7077;
wire   [0:0] and_ln786_38_fu_5330_p2;
reg   [0:0] and_ln786_38_reg_7082;
wire   [0:0] and_ln786_39_fu_5348_p2;
reg   [0:0] and_ln786_39_reg_7087;
wire   [0:0] or_ln340_57_fu_5353_p2;
reg   [0:0] or_ln340_57_reg_7092;
wire   [17:0] add_ln415_10_fu_5389_p2;
reg   [17:0] add_ln415_10_reg_7097;
wire   [0:0] and_ln781_15_fu_5473_p2;
reg   [0:0] and_ln781_15_reg_7103;
wire   [0:0] xor_ln785_36_fu_5491_p2;
reg   [0:0] xor_ln785_36_reg_7108;
wire   [0:0] and_ln786_40_fu_5502_p2;
reg   [0:0] and_ln786_40_reg_7113;
wire   [0:0] and_ln786_41_fu_5520_p2;
reg   [0:0] and_ln786_41_reg_7118;
wire   [0:0] or_ln340_60_fu_5525_p2;
reg   [0:0] or_ln340_60_reg_7123;
wire   [2:0] tmp_131_fu_5665_p3;
reg   [2:0] tmp_131_reg_7128;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_132_fu_5673_p1;
reg   [34:0] grp_fu_268_p1;
wire   [34:0] shl_ln_fu_275_p3;
wire   [32:0] shl_ln1118_1_fu_287_p3;
wire  signed [35:0] sext_ln1118_fu_283_p1;
wire  signed [35:0] sext_ln1118_3_fu_295_p1;
wire   [0:0] tmp_7_fu_331_p3;
wire   [32:0] rhs_V_fu_351_p3;
wire   [33:0] shl_ln1118_2_fu_363_p3;
wire  signed [34:0] sext_ln1118_4_fu_371_p1;
wire   [0:0] tmp_10_fu_390_p3;
wire  signed [17:0] sext_ln703_8_fu_410_p0;
wire   [1:0] trunc_ln746_fu_414_p1;
wire   [0:0] p_Result_8_fu_426_p3;
wire   [16:0] shl_ln1_fu_418_p3;
wire   [16:0] p_Val2_11_fu_434_p3;
wire   [2:0] add_ln26_1_fu_489_p2;
wire   [1:0] trunc_ln746_2_fu_515_p1;
wire   [0:0] p_Result_s_fu_527_p3;
wire   [0:0] tmp_27_fu_535_p3;
wire   [0:0] overflow_fu_543_p2;
wire   [16:0] trunc_ln2_fu_519_p3;
wire   [16:0] select_ln340_27_fu_549_p3;
wire   [2:0] trunc_ln414_fu_567_p1;
wire   [14:0] tmp_4_fu_571_p3;
wire   [16:0] shl_ln746_mid1_fu_614_p3;
wire   [16:0] select_ln340_26_fu_621_p3;
wire   [29:0] xor_ln1193_1_fu_642_p2;
wire   [14:0] trunc_ln708_15_mid1_fu_664_p4;
wire   [14:0] select_ln746_3_fu_674_p3;
wire   [0:0] tmp_18_fu_684_p3;
wire   [0:0] tmp_19_fu_698_p3;
wire   [0:0] tmp_21_fu_705_p3;
wire   [0:0] tmp_23_fu_719_p3;
wire   [29:0] select_ln746_1_fu_647_p3;
wire   [0:0] select_ln746_5_fu_712_p3;
wire   [13:0] trunc_ln718_1_fu_732_p1;
wire   [14:0] tmp_s_fu_736_p3;
wire   [0:0] icmp_ln414_2_fu_744_p2;
wire   [0:0] and_ln700_12_fu_750_p2;
wire   [15:0] zext_ln402_fu_756_p1;
wire  signed [15:0] sext_ln746_fu_680_p1;
wire   [0:0] tmp_42_fu_766_p3;
wire   [0:0] select_ln746_4_fu_692_p3;
wire   [0:0] xor_ln416_4_fu_774_p2;
wire   [0:0] xor_ln416_5_fu_802_p2;
wire   [0:0] select_ln746_6_fu_726_p3;
wire   [0:0] or_ln416_1_fu_808_p2;
wire   [0:0] or_ln416_fu_814_p2;
wire   [13:0] trunc_ln718_fu_826_p1;
wire   [0:0] icmp_ln414_fu_829_p2;
wire   [0:0] and_ln414_fu_835_p2;
wire   [17:0] zext_ln415_1_fu_840_p1;
wire   [0:0] tmp_fu_849_p3;
wire   [0:0] xor_ln416_2_fu_857_p2;
wire   [0:0] xor_ln785_4_fu_883_p2;
wire   [0:0] or_ln785_3_fu_887_p2;
wire   [0:0] and_ln781_2_fu_879_p2;
wire   [0:0] and_ln786_5_fu_897_p2;
wire   [0:0] or_ln786_9_fu_901_p2;
wire   [0:0] xor_ln786_2_fu_907_p2;
wire   [0:0] underflow_2_fu_913_p2;
wire   [0:0] overflow_4_fu_892_p2;
wire   [0:0] or_ln340_8_fu_924_p2;
wire   [0:0] or_ln340_6_fu_918_p2;
wire  signed [17:0] sext_ln415_1_fu_876_p1;
wire   [0:0] or_ln340_7_fu_929_p2;
wire   [17:0] select_ln340_3_fu_935_p3;
wire   [17:0] select_ln388_2_fu_943_p3;
wire   [13:0] trunc_ln718_2_fu_959_p1;
wire   [0:0] icmp_ln414_3_fu_962_p2;
wire   [16:0] tmp_5_fu_973_p4;
wire   [0:0] and_ln414_1_fu_968_p2;
wire   [0:0] tmp_45_fu_990_p3;
wire   [0:0] xor_ln416_fu_997_p2;
wire   [1:0] tmp_8_fu_1015_p4;
wire   [0:0] carry_8_fu_1003_p2;
wire   [0:0] Range1_all_ones_3_fu_1024_p2;
wire   [0:0] Range1_all_zeros_2_fu_1030_p2;
wire   [0:0] Range2_all_ones_3_fu_1008_p3;
wire   [0:0] and_ln779_2_fu_1044_p2;
wire   [0:0] deleted_zeros_2_fu_1036_p3;
wire   [0:0] xor_ln785_6_fu_1063_p2;
wire   [0:0] or_ln785_4_fu_1069_p2;
wire   [0:0] deleted_ones_2_fu_1049_p3;
wire   [0:0] and_ln781_3_fu_1057_p2;
wire   [0:0] and_ln786_7_fu_1080_p2;
wire   [0:0] or_ln786_10_fu_1086_p2;
wire   [0:0] xor_ln786_3_fu_1092_p2;
wire   [0:0] underflow_3_fu_1098_p2;
wire   [0:0] overflow_5_fu_1075_p2;
wire   [0:0] or_ln340_11_fu_1109_p2;
wire   [0:0] or_ln340_9_fu_1103_p2;
wire   [17:0] p_Val2_16_fu_982_p3;
wire   [0:0] or_ln340_10_fu_1114_p2;
wire   [17:0] select_ln340_4_fu_1120_p3;
wire   [17:0] select_ln388_3_fu_1128_p3;
wire   [14:0] trunc_ln708_11_fu_1144_p3;
wire   [15:0] zext_ln415_fu_1155_p1;
wire  signed [15:0] sext_ln718_fu_1151_p1;
wire  signed [15:0] p_Val2_2_fu_1158_p2;
wire   [0:0] tmp_29_fu_1168_p3;
wire   [0:0] p_Result_1_fu_1182_p3;
wire   [0:0] carry_fu_1176_p2;
wire   [0:0] or_ln786_7_fu_1190_p2;
wire  signed [17:0] sext_ln415_fu_1164_p1;
wire   [1:0] p_Result_84_i_fu_1204_p4;
wire   [2:0] p_Result_85_i_fu_1219_p4;
wire   [0:0] Range1_all_ones_fu_1228_p2;
wire   [0:0] Range1_all_zeros_fu_1234_p2;
wire   [0:0] Range2_all_ones_fu_1213_p2;
wire   [0:0] and_ln779_fu_1247_p2;
wire   [0:0] deleted_zeros_fu_1240_p3;
wire   [0:0] xor_ln785_fu_1264_p2;
wire   [0:0] or_ln785_fu_1270_p2;
wire   [0:0] deleted_ones_fu_1252_p3;
wire   [0:0] and_ln781_fu_1259_p2;
wire   [0:0] and_ln786_fu_1280_p2;
wire   [0:0] or_ln786_fu_1285_p2;
wire   [0:0] xor_ln786_fu_1291_p2;
wire   [0:0] underflow_fu_1297_p2;
wire   [0:0] overflow_1_fu_1275_p2;
wire   [0:0] or_ln340_2_fu_1308_p2;
wire   [0:0] or_ln340_fu_1302_p2;
wire   [0:0] or_ln340_1_fu_1313_p2;
wire   [17:0] select_ln340_fu_1319_p3;
wire   [17:0] select_ln388_fu_1326_p3;
wire   [0:0] icmp_ln414_4_fu_1400_p2;
wire   [0:0] and_ln700_13_fu_1405_p2;
wire   [17:0] zext_ln415_3_fu_1410_p1;
wire   [17:0] p_Val2_18_fu_1384_p4;
wire   [0:0] tmp_50_fu_1420_p3;
wire   [0:0] p_Result_15_fu_1393_p3;
wire   [0:0] xor_ln416_6_fu_1428_p2;
wire   [0:0] carry_10_fu_1434_p2;
wire   [0:0] Range1_all_ones_4_fu_1453_p2;
wire   [0:0] Range1_all_zeros_3_fu_1458_p2;
wire   [0:0] tmp_52_fu_1471_p3;
wire   [0:0] Range2_all_ones_4_fu_1448_p2;
wire   [0:0] xor_ln779_3_fu_1478_p2;
wire   [0:0] and_ln779_3_fu_1484_p2;
wire   [0:0] deleted_zeros_3_fu_1463_p3;
wire   [0:0] p_Result_16_fu_1440_p3;
wire   [0:0] xor_ln785_7_fu_1504_p2;
wire   [0:0] or_ln785_5_fu_1510_p2;
wire   [0:0] deleted_ones_3_fu_1490_p3;
wire   [0:0] or_ln786_11_fu_1533_p2;
wire   [0:0] xor_ln786_4_fu_1539_p2;
wire   [0:0] overflow_6_fu_1521_p2;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_fu_1556_p2;
wire   [0:0] p_Result_5_fu_1560_p3;
wire   [0:0] icmp_ln414_1_fu_1586_p2;
wire   [0:0] and_ln700_11_fu_1591_p2;
wire   [17:0] zext_ln415_2_fu_1597_p1;
wire   [17:0] p_Val2_8_fu_1568_p4;
wire   [0:0] tmp_39_fu_1607_p3;
wire   [0:0] p_Result_6_fu_1578_p3;
wire   [0:0] xor_ln416_3_fu_1615_p2;
wire   [1:0] tmp_3_fu_1635_p4;
wire   [2:0] tmp_6_fu_1651_p4;
wire   [0:0] tmp_41_fu_1673_p3;
wire   [0:0] Range2_all_ones_1_fu_1645_p2;
wire   [0:0] xor_ln779_2_fu_1681_p2;
wire   [0:0] and_ln779_1_fu_1687_p2;
wire   [0:0] deleted_ones_1_fu_1693_p3;
wire   [0:0] or_ln786_8_fu_1719_p2;
wire   [0:0] xor_ln786_1_fu_1725_p2;
wire   [0:0] or_ln340_14_fu_1737_p2;
wire   [0:0] or_ln340_13_fu_1741_p2;
wire   [17:0] select_ln340_5_fu_1746_p3;
wire   [17:0] select_ln388_4_fu_1752_p3;
wire  signed [17:0] p_Val2_20_fu_1758_p3;
wire  signed [18:0] lhs_V_fu_1766_p1;
wire   [18:0] ret_V_2_fu_1770_p2;
wire  signed [17:0] p_Val2_22_fu_1783_p1;
wire   [0:0] deleted_zeros_1_fu_1796_p3;
wire   [0:0] xor_ln785_2_fu_1801_p2;
wire   [0:0] or_ln785_1_fu_1807_p2;
wire   [0:0] overflow_2_fu_1812_p2;
wire   [0:0] or_ln340_5_fu_1822_p2;
wire   [0:0] or_ln340_3_fu_1817_p2;
wire   [0:0] or_ln340_4_fu_1826_p2;
wire   [17:0] select_ln340_1_fu_1831_p3;
wire   [17:0] select_ln388_1_fu_1838_p3;
wire   [0:0] xor_ln786_5_fu_1856_p2;
wire   [0:0] xor_ln340_1_fu_1870_p2;
wire   [0:0] xor_ln340_fu_1866_p2;
wire   [0:0] underflow_5_fu_1861_p2;
wire   [0:0] or_ln340_15_fu_1875_p2;
wire   [17:0] select_ln340_6_fu_1880_p3;
wire   [17:0] select_ln388_5_fu_1887_p3;
wire   [0:0] tmp_56_fu_1914_p3;
wire   [0:0] tmp_55_fu_1906_p3;
wire   [0:0] xor_ln786_6_fu_1922_p2;
wire   [0:0] xor_ln340_3_fu_1940_p2;
wire   [0:0] xor_ln340_2_fu_1934_p2;
wire   [0:0] and_ln786_12_fu_1928_p2;
wire   [16:0] trunc_ln700_fu_1852_p1;
wire   [16:0] select_ln388_6_fu_1960_p3;
wire   [0:0] or_ln340_16_fu_1946_p2;
wire   [17:0] select_ln340_7_fu_1952_p3;
wire   [17:0] zext_ln388_fu_1968_p1;
wire   [0:0] tmp_58_fu_1988_p3;
wire   [0:0] tmp_57_fu_1980_p3;
wire   [0:0] xor_ln786_7_fu_1996_p2;
wire   [0:0] xor_ln340_5_fu_2014_p2;
wire   [0:0] xor_ln340_4_fu_2008_p2;
wire   [0:0] and_ln786_13_fu_2002_p2;
wire   [16:0] trunc_ln700_1_fu_1902_p1;
wire   [16:0] select_ln388_7_fu_2034_p3;
wire   [0:0] or_ln340_17_fu_2020_p2;
wire   [17:0] select_ln340_8_fu_2026_p3;
wire   [17:0] zext_ln388_1_fu_2042_p1;
wire  signed [18:0] sext_ln703_1_fu_2058_p1;
wire  signed [18:0] sext_ln703_fu_2054_p1;
wire   [0:0] icmp_ln414_5_fu_2177_p2;
wire   [0:0] and_ln700_fu_2182_p2;
wire   [17:0] zext_ln415_4_fu_2187_p1;
wire   [17:0] trunc_ln4_fu_2161_p4;
wire   [0:0] tmp_61_fu_2197_p3;
wire   [0:0] tmp_60_fu_2170_p3;
wire   [0:0] xor_ln416_7_fu_2205_p2;
wire   [0:0] and_ln416_fu_2211_p2;
wire   [0:0] icmp_ln879_1_fu_2230_p2;
wire   [0:0] icmp_ln768_fu_2235_p2;
wire   [0:0] tmp_63_fu_2248_p3;
wire   [0:0] icmp_ln879_fu_2225_p2;
wire   [0:0] xor_ln779_4_fu_2255_p2;
wire   [0:0] and_ln779_4_fu_2261_p2;
wire   [0:0] select_ln777_fu_2240_p3;
wire   [0:0] tmp_62_fu_2217_p3;
wire   [0:0] xor_ln785_9_fu_2281_p2;
wire   [0:0] or_ln785_6_fu_2287_p2;
wire   [0:0] select_ln416_fu_2267_p3;
wire   [0:0] or_ln786_12_fu_2310_p2;
wire   [0:0] xor_ln786_8_fu_2316_p2;
wire   [0:0] and_ln785_fu_2298_p2;
wire   [0:0] icmp_ln414_6_fu_2349_p2;
wire   [0:0] and_ln700_1_fu_2354_p2;
wire   [17:0] zext_ln415_5_fu_2359_p1;
wire   [17:0] trunc_ln708_1_fu_2333_p4;
wire   [0:0] tmp_66_fu_2369_p3;
wire   [0:0] tmp_65_fu_2342_p3;
wire   [0:0] xor_ln416_8_fu_2377_p2;
wire   [0:0] and_ln416_1_fu_2383_p2;
wire   [0:0] icmp_ln879_3_fu_2402_p2;
wire   [0:0] icmp_ln768_1_fu_2407_p2;
wire   [0:0] tmp_68_fu_2420_p3;
wire   [0:0] icmp_ln879_2_fu_2397_p2;
wire   [0:0] xor_ln779_5_fu_2427_p2;
wire   [0:0] and_ln779_5_fu_2433_p2;
wire   [0:0] select_ln777_1_fu_2412_p3;
wire   [0:0] tmp_67_fu_2389_p3;
wire   [0:0] xor_ln785_11_fu_2453_p2;
wire   [0:0] or_ln785_7_fu_2459_p2;
wire   [0:0] select_ln416_1_fu_2439_p3;
wire   [0:0] or_ln786_13_fu_2482_p2;
wire   [0:0] xor_ln786_9_fu_2488_p2;
wire   [0:0] and_ln785_1_fu_2470_p2;
wire   [0:0] icmp_ln414_7_fu_2521_p2;
wire   [0:0] and_ln700_2_fu_2526_p2;
wire   [17:0] zext_ln415_6_fu_2531_p1;
wire   [17:0] trunc_ln708_2_fu_2505_p4;
wire   [0:0] tmp_71_fu_2541_p3;
wire   [0:0] tmp_70_fu_2514_p3;
wire   [0:0] xor_ln416_9_fu_2549_p2;
wire   [0:0] and_ln416_2_fu_2555_p2;
wire   [0:0] icmp_ln879_5_fu_2574_p2;
wire   [0:0] icmp_ln768_2_fu_2579_p2;
wire   [0:0] tmp_73_fu_2592_p3;
wire   [0:0] icmp_ln879_4_fu_2569_p2;
wire   [0:0] xor_ln779_6_fu_2599_p2;
wire   [0:0] and_ln779_6_fu_2605_p2;
wire   [0:0] select_ln777_2_fu_2584_p3;
wire   [0:0] tmp_72_fu_2561_p3;
wire   [0:0] xor_ln785_13_fu_2625_p2;
wire   [0:0] or_ln785_8_fu_2631_p2;
wire   [0:0] select_ln416_2_fu_2611_p3;
wire   [0:0] or_ln786_14_fu_2654_p2;
wire   [0:0] xor_ln786_10_fu_2660_p2;
wire   [0:0] and_ln785_2_fu_2642_p2;
wire   [0:0] or_ln340_19_fu_2677_p2;
wire   [0:0] or_ln340_20_fu_2681_p2;
wire   [17:0] select_ln340_9_fu_2686_p3;
wire   [17:0] select_ln388_8_fu_2692_p3;
wire   [0:0] or_ln340_22_fu_2706_p2;
wire   [0:0] or_ln340_23_fu_2710_p2;
wire   [17:0] select_ln340_10_fu_2715_p3;
wire   [17:0] select_ln388_9_fu_2721_p3;
wire   [0:0] or_ln340_25_fu_2735_p2;
wire   [0:0] or_ln340_26_fu_2739_p2;
wire   [17:0] select_ln340_11_fu_2744_p3;
wire   [17:0] select_ln388_10_fu_2750_p3;
wire  signed [18:0] sext_ln703_2_fu_2770_p1;
wire  signed [18:0] sext_ln703_3_fu_2773_p1;
wire   [18:0] add_ln1192_1_fu_2776_p2;
wire   [1:0] tmp_74_fu_2782_p4;
wire  signed [18:0] sub_ln1193_fu_2798_p2;
wire  signed [19:0] sext_ln703_4_fu_2808_p1;
wire   [19:0] add_ln1192_2_fu_2812_p2;
wire   [17:0] trunc_ln1192_fu_2804_p1;
wire   [1:0] p_Result_112_i_1_fu_2839_p4;
wire   [0:0] tmp_76_fu_2831_p3;
wire   [0:0] icmp_ln785_fu_2849_p2;
wire   [0:0] tmp_75_fu_2818_p3;
wire   [0:0] or_ln785_9_fu_2855_p2;
wire   [0:0] xor_ln785_15_fu_2861_p2;
wire   [0:0] icmp_ln786_fu_2879_p2;
wire   [0:0] xor_ln786_11_fu_2873_p2;
wire   [0:0] or_ln786_1_fu_2885_p2;
wire  signed [18:0] sext_ln703_5_fu_2897_p1;
wire   [18:0] sub_ln1193_1_fu_2900_p2;
wire  signed [19:0] sext_ln703_6_fu_2906_p1;
wire  signed [19:0] sext_ln703_7_fu_2910_p1;
wire   [19:0] sub_ln1193_2_fu_2913_p2;
wire   [19:0] add_ln1192_3_fu_2923_p2;
wire   [17:0] trunc_ln1192_1_fu_2919_p1;
wire   [1:0] tmp_9_fu_2950_p4;
wire   [0:0] tmp_78_fu_2942_p3;
wire   [0:0] icmp_ln785_1_fu_2960_p2;
wire   [0:0] tmp_77_fu_2929_p3;
wire   [0:0] or_ln785_10_fu_2966_p2;
wire   [0:0] xor_ln785_16_fu_2972_p2;
wire   [0:0] icmp_ln786_1_fu_2990_p2;
wire   [0:0] xor_ln786_12_fu_2984_p2;
wire   [0:0] or_ln786_2_fu_2996_p2;
wire   [0:0] xor_ln340_6_fu_3012_p2;
wire   [0:0] or_ln340_27_fu_3008_p2;
wire   [0:0] or_ln340_28_fu_3017_p2;
wire   [17:0] select_ln340_12_fu_3022_p3;
wire   [17:0] select_ln388_11_fu_3029_p3;
wire   [0:0] xor_ln340_7_fu_3047_p2;
wire   [0:0] or_ln340_29_fu_3043_p2;
wire   [0:0] or_ln340_30_fu_3052_p2;
wire   [17:0] select_ln340_13_fu_3057_p3;
wire   [17:0] select_ln388_12_fu_3064_p3;
wire  signed [18:0] sext_ln703_10_fu_3082_p1;
wire  signed [18:0] sext_ln703_9_fu_3078_p1;
wire   [0:0] icmp_ln414_8_fu_3201_p2;
wire   [0:0] and_ln700_3_fu_3206_p2;
wire   [17:0] zext_ln415_7_fu_3211_p1;
wire   [17:0] trunc_ln708_3_fu_3185_p4;
wire   [0:0] tmp_81_fu_3221_p3;
wire   [0:0] tmp_80_fu_3194_p3;
wire   [0:0] xor_ln416_10_fu_3229_p2;
wire   [0:0] and_ln416_3_fu_3235_p2;
wire   [0:0] icmp_ln879_7_fu_3254_p2;
wire   [0:0] icmp_ln768_3_fu_3259_p2;
wire   [0:0] tmp_83_fu_3272_p3;
wire   [0:0] icmp_ln879_6_fu_3249_p2;
wire   [0:0] xor_ln779_7_fu_3279_p2;
wire   [0:0] and_ln779_7_fu_3285_p2;
wire   [0:0] select_ln777_3_fu_3264_p3;
wire   [0:0] tmp_82_fu_3241_p3;
wire   [0:0] xor_ln785_17_fu_3305_p2;
wire   [0:0] or_ln785_11_fu_3311_p2;
wire   [0:0] select_ln416_3_fu_3291_p3;
wire   [0:0] or_ln786_15_fu_3334_p2;
wire   [0:0] xor_ln786_13_fu_3340_p2;
wire   [0:0] and_ln785_3_fu_3322_p2;
wire   [0:0] icmp_ln414_9_fu_3373_p2;
wire   [0:0] and_ln700_4_fu_3378_p2;
wire   [17:0] zext_ln415_8_fu_3383_p1;
wire   [17:0] trunc_ln708_4_fu_3357_p4;
wire   [0:0] tmp_86_fu_3393_p3;
wire   [0:0] tmp_85_fu_3366_p3;
wire   [0:0] xor_ln416_11_fu_3401_p2;
wire   [0:0] and_ln416_4_fu_3407_p2;
wire   [0:0] icmp_ln879_9_fu_3426_p2;
wire   [0:0] icmp_ln768_4_fu_3431_p2;
wire   [0:0] tmp_88_fu_3444_p3;
wire   [0:0] icmp_ln879_8_fu_3421_p2;
wire   [0:0] xor_ln779_8_fu_3451_p2;
wire   [0:0] and_ln779_8_fu_3457_p2;
wire   [0:0] select_ln777_4_fu_3436_p3;
wire   [0:0] tmp_87_fu_3413_p3;
wire   [0:0] xor_ln785_19_fu_3477_p2;
wire   [0:0] or_ln785_12_fu_3483_p2;
wire   [0:0] select_ln416_4_fu_3463_p3;
wire   [0:0] or_ln786_16_fu_3506_p2;
wire   [0:0] xor_ln786_14_fu_3512_p2;
wire   [0:0] and_ln785_4_fu_3494_p2;
wire   [0:0] icmp_ln414_10_fu_3545_p2;
wire   [0:0] and_ln700_5_fu_3550_p2;
wire   [17:0] zext_ln415_9_fu_3555_p1;
wire   [17:0] trunc_ln708_5_fu_3529_p4;
wire   [0:0] tmp_91_fu_3565_p3;
wire   [0:0] tmp_90_fu_3538_p3;
wire   [0:0] xor_ln416_12_fu_3573_p2;
wire   [0:0] and_ln416_5_fu_3579_p2;
wire   [0:0] icmp_ln879_11_fu_3598_p2;
wire   [0:0] icmp_ln768_5_fu_3603_p2;
wire   [0:0] tmp_93_fu_3616_p3;
wire   [0:0] icmp_ln879_10_fu_3593_p2;
wire   [0:0] xor_ln779_9_fu_3623_p2;
wire   [0:0] and_ln779_9_fu_3629_p2;
wire   [0:0] select_ln777_5_fu_3608_p3;
wire   [0:0] tmp_92_fu_3585_p3;
wire   [0:0] xor_ln785_21_fu_3649_p2;
wire   [0:0] or_ln785_13_fu_3655_p2;
wire   [0:0] select_ln416_5_fu_3635_p3;
wire   [0:0] or_ln786_17_fu_3678_p2;
wire   [0:0] xor_ln786_15_fu_3684_p2;
wire   [0:0] and_ln785_5_fu_3666_p2;
wire   [0:0] or_ln340_32_fu_3701_p2;
wire   [0:0] or_ln340_33_fu_3705_p2;
wire   [17:0] select_ln340_14_fu_3710_p3;
wire   [17:0] select_ln388_13_fu_3716_p3;
wire   [0:0] or_ln340_35_fu_3730_p2;
wire   [0:0] or_ln340_36_fu_3734_p2;
wire   [17:0] select_ln340_15_fu_3739_p3;
wire   [17:0] select_ln388_14_fu_3745_p3;
wire   [0:0] or_ln340_38_fu_3759_p2;
wire   [0:0] or_ln340_39_fu_3763_p2;
wire   [17:0] select_ln340_16_fu_3768_p3;
wire   [17:0] select_ln388_15_fu_3774_p3;
wire   [17:0] select_ln340_41_fu_3722_p3;
wire  signed [17:0] select_ln340_42_fu_3751_p3;
wire  signed [18:0] sext_ln703_11_fu_3788_p1;
wire  signed [18:0] sext_ln703_12_fu_3792_p1;
wire   [18:0] add_ln1192_5_fu_3796_p2;
wire   [1:0] tmp_94_fu_3802_p4;
wire  signed [18:0] sub_ln1193_3_fu_3818_p2;
wire  signed [19:0] sext_ln703_13_fu_3828_p1;
wire   [19:0] add_ln1192_6_fu_3832_p2;
wire   [17:0] select_ln340_43_fu_3780_p3;
wire  signed [18:0] sext_ln703_14_fu_3855_p1;
wire   [18:0] sub_ln1193_4_fu_3859_p2;
wire  signed [19:0] sext_ln703_15_fu_3865_p1;
wire  signed [19:0] sext_ln703_16_fu_3869_p1;
wire   [17:0] add_ln703_2_fu_3883_p2;
wire   [0:0] tmp_96_fu_3887_p3;
wire   [0:0] icmp_ln785_2_fu_3895_p2;
wire   [0:0] or_ln785_14_fu_3900_p2;
wire   [0:0] xor_ln785_23_fu_3906_p2;
wire   [0:0] icmp_ln786_2_fu_3923_p2;
wire   [0:0] xor_ln786_16_fu_3917_p2;
wire   [0:0] or_ln786_3_fu_3928_p2;
wire   [0:0] and_ln786_28_fu_3934_p2;
wire   [0:0] and_ln785_18_fu_3911_p2;
wire   [0:0] xor_ln340_8_fu_3945_p2;
wire   [0:0] or_ln340_40_fu_3939_p2;
wire   [0:0] or_ln340_41_fu_3951_p2;
wire   [17:0] select_ln340_17_fu_3957_p3;
wire   [17:0] select_ln388_16_fu_3965_p3;
wire   [19:0] add_ln1192_7_fu_3981_p2;
wire   [17:0] add_ln703_3_fu_3993_p2;
wire   [1:0] tmp_11_fu_4005_p4;
wire   [0:0] tmp_98_fu_3997_p3;
wire   [0:0] icmp_ln785_3_fu_4015_p2;
wire   [0:0] tmp_97_fu_3985_p3;
wire   [0:0] or_ln785_15_fu_4021_p2;
wire   [0:0] xor_ln785_24_fu_4027_p2;
wire   [0:0] icmp_ln786_3_fu_4045_p2;
wire   [0:0] xor_ln786_17_fu_4039_p2;
wire   [0:0] or_ln786_4_fu_4051_p2;
wire   [0:0] and_ln786_29_fu_4057_p2;
wire   [0:0] and_ln785_19_fu_4033_p2;
wire   [0:0] xor_ln340_9_fu_4069_p2;
wire   [0:0] or_ln340_42_fu_4063_p2;
wire   [0:0] or_ln340_43_fu_4075_p2;
wire   [17:0] select_ln340_18_fu_4081_p3;
wire   [17:0] select_ln388_17_fu_4089_p3;
wire  signed [18:0] sext_ln703_19_fu_4170_p1;
wire  signed [18:0] sext_ln703_18_fu_4167_p1;
wire   [0:0] icmp_ln414_11_fu_4195_p2;
wire   [0:0] and_ln700_6_fu_4200_p2;
wire   [17:0] zext_ln415_10_fu_4205_p1;
wire   [17:0] trunc_ln708_6_fu_4179_p4;
wire   [0:0] tmp_101_fu_4215_p3;
wire   [0:0] tmp_100_fu_4188_p3;
wire   [0:0] xor_ln416_13_fu_4223_p2;
wire   [0:0] and_ln416_6_fu_4229_p2;
wire   [0:0] icmp_ln879_13_fu_4248_p2;
wire   [0:0] icmp_ln768_6_fu_4253_p2;
wire   [0:0] tmp_103_fu_4266_p3;
wire   [0:0] icmp_ln879_12_fu_4243_p2;
wire   [0:0] xor_ln779_10_fu_4273_p2;
wire   [0:0] and_ln779_10_fu_4279_p2;
wire   [0:0] select_ln777_6_fu_4258_p3;
wire   [0:0] tmp_102_fu_4235_p3;
wire   [0:0] xor_ln785_25_fu_4299_p2;
wire   [0:0] or_ln785_16_fu_4305_p2;
wire   [0:0] select_ln416_6_fu_4285_p3;
wire   [0:0] or_ln786_18_fu_4328_p2;
wire   [0:0] xor_ln786_18_fu_4334_p2;
wire   [0:0] and_ln785_6_fu_4316_p2;
wire   [0:0] icmp_ln414_12_fu_4367_p2;
wire   [0:0] and_ln700_7_fu_4372_p2;
wire   [17:0] zext_ln415_11_fu_4377_p1;
wire   [17:0] trunc_ln708_7_fu_4351_p4;
wire   [0:0] tmp_106_fu_4387_p3;
wire   [0:0] tmp_105_fu_4360_p3;
wire   [0:0] xor_ln416_14_fu_4395_p2;
wire   [0:0] and_ln416_7_fu_4401_p2;
wire   [0:0] icmp_ln879_15_fu_4420_p2;
wire   [0:0] icmp_ln768_7_fu_4425_p2;
wire   [0:0] tmp_108_fu_4438_p3;
wire   [0:0] icmp_ln879_14_fu_4415_p2;
wire   [0:0] xor_ln779_11_fu_4445_p2;
wire   [0:0] and_ln779_11_fu_4451_p2;
wire   [0:0] select_ln777_7_fu_4430_p3;
wire   [0:0] tmp_107_fu_4407_p3;
wire   [0:0] xor_ln785_27_fu_4471_p2;
wire   [0:0] or_ln785_17_fu_4477_p2;
wire   [0:0] select_ln416_7_fu_4457_p3;
wire   [0:0] or_ln786_19_fu_4500_p2;
wire   [0:0] xor_ln786_19_fu_4506_p2;
wire   [0:0] and_ln785_7_fu_4488_p2;
wire   [0:0] or_ln340_45_fu_4554_p2;
wire   [0:0] or_ln340_46_fu_4558_p2;
wire   [17:0] select_ln340_19_fu_4563_p3;
wire   [17:0] select_ln388_18_fu_4569_p3;
wire   [0:0] or_ln340_48_fu_4583_p2;
wire   [0:0] or_ln340_49_fu_4587_p2;
wire   [17:0] select_ln340_20_fu_4592_p3;
wire   [17:0] select_ln388_19_fu_4598_p3;
wire   [0:0] icmp_ln414_13_fu_4628_p2;
wire   [0:0] and_ln700_8_fu_4633_p2;
wire   [17:0] zext_ln415_12_fu_4638_p1;
wire   [17:0] trunc_ln708_8_fu_4612_p4;
wire   [0:0] tmp_111_fu_4648_p3;
wire   [0:0] tmp_110_fu_4621_p3;
wire   [0:0] xor_ln416_15_fu_4656_p2;
wire   [0:0] and_ln416_8_fu_4662_p2;
wire   [0:0] icmp_ln879_17_fu_4681_p2;
wire   [0:0] icmp_ln768_8_fu_4686_p2;
wire   [0:0] tmp_113_fu_4699_p3;
wire   [0:0] icmp_ln879_16_fu_4676_p2;
wire   [0:0] xor_ln779_12_fu_4706_p2;
wire   [0:0] and_ln779_12_fu_4712_p2;
wire   [0:0] select_ln777_8_fu_4691_p3;
wire   [0:0] tmp_112_fu_4668_p3;
wire   [0:0] xor_ln785_29_fu_4732_p2;
wire   [0:0] or_ln785_18_fu_4738_p2;
wire   [0:0] select_ln416_8_fu_4718_p3;
wire   [0:0] or_ln786_20_fu_4761_p2;
wire   [0:0] xor_ln786_20_fu_4767_p2;
wire   [0:0] and_ln785_8_fu_4749_p2;
wire   [17:0] select_ln340_46_fu_4575_p3;
wire  signed [18:0] sext_ln703_21_fu_4788_p1;
wire   [18:0] add_ln1192_9_fu_4792_p2;
wire   [1:0] tmp_114_fu_4798_p4;
wire  signed [18:0] sub_ln1193_6_fu_4814_p2;
wire  signed [19:0] sext_ln703_22_fu_4824_p1;
wire   [19:0] add_ln1192_10_fu_4828_p2;
wire   [17:0] trunc_ln1192_4_fu_4820_p1;
wire   [0:0] or_ln340_51_fu_4864_p2;
wire   [0:0] or_ln340_52_fu_4868_p2;
wire   [17:0] select_ln340_21_fu_4873_p3;
wire   [17:0] select_ln388_20_fu_4879_p3;
wire   [0:0] icmp_ln785_4_fu_4893_p2;
wire   [0:0] or_ln785_19_fu_4898_p2;
wire   [0:0] xor_ln785_31_fu_4903_p2;
wire   [0:0] icmp_ln786_4_fu_4919_p2;
wire   [0:0] xor_ln786_21_fu_4914_p2;
wire   [0:0] or_ln786_5_fu_4924_p2;
wire   [0:0] and_ln786_36_fu_4930_p2;
wire   [0:0] and_ln785_20_fu_4908_p2;
wire   [0:0] xor_ln340_10_fu_4941_p2;
wire   [0:0] or_ln340_53_fu_4935_p2;
wire   [0:0] or_ln340_54_fu_4947_p2;
wire   [17:0] select_ln340_22_fu_4953_p3;
wire   [17:0] select_ln388_21_fu_4960_p3;
wire   [17:0] select_ln340_48_fu_4885_p3;
wire  signed [18:0] sext_ln703_23_fu_4975_p1;
wire   [18:0] sub_ln1193_7_fu_4979_p2;
wire  signed [19:0] sext_ln703_24_fu_4984_p1;
wire  signed [19:0] sext_ln703_25_fu_4988_p1;
wire   [19:0] add_ln1192_11_fu_5001_p2;
wire   [17:0] add_ln703_5_fu_5013_p2;
wire   [1:0] tmp_13_fu_5025_p4;
wire   [0:0] tmp_118_fu_5017_p3;
wire   [0:0] icmp_ln785_5_fu_5035_p2;
wire   [0:0] tmp_117_fu_5005_p3;
wire   [0:0] or_ln785_20_fu_5041_p2;
wire   [0:0] xor_ln785_32_fu_5047_p2;
wire   [0:0] icmp_ln786_5_fu_5065_p2;
wire   [0:0] xor_ln786_22_fu_5059_p2;
wire   [0:0] or_ln786_6_fu_5071_p2;
wire   [0:0] and_ln786_37_fu_5077_p2;
wire   [0:0] and_ln785_21_fu_5053_p2;
wire   [0:0] xor_ln340_11_fu_5089_p2;
wire   [0:0] or_ln340_55_fu_5083_p2;
wire   [0:0] or_ln340_56_fu_5095_p2;
wire   [17:0] select_ln340_23_fu_5101_p3;
wire   [17:0] select_ln388_22_fu_5109_p3;
wire   [0:0] icmp_ln414_14_fu_5203_p2;
wire   [0:0] and_ln700_9_fu_5208_p2;
wire   [17:0] zext_ln415_13_fu_5213_p1;
wire   [17:0] trunc_ln708_9_fu_5187_p4;
wire   [0:0] tmp_121_fu_5223_p3;
wire   [0:0] tmp_120_fu_5196_p3;
wire   [0:0] xor_ln416_16_fu_5231_p2;
wire   [0:0] and_ln416_9_fu_5237_p2;
wire   [0:0] icmp_ln879_19_fu_5256_p2;
wire   [0:0] icmp_ln768_9_fu_5261_p2;
wire   [0:0] tmp_123_fu_5274_p3;
wire   [0:0] icmp_ln879_18_fu_5251_p2;
wire   [0:0] xor_ln779_13_fu_5281_p2;
wire   [0:0] and_ln779_13_fu_5287_p2;
wire   [0:0] select_ln777_9_fu_5266_p3;
wire   [0:0] tmp_122_fu_5243_p3;
wire   [0:0] xor_ln785_33_fu_5307_p2;
wire   [0:0] or_ln785_21_fu_5313_p2;
wire   [0:0] select_ln416_9_fu_5293_p3;
wire   [0:0] or_ln786_21_fu_5336_p2;
wire   [0:0] xor_ln786_23_fu_5342_p2;
wire   [0:0] and_ln785_9_fu_5324_p2;
wire   [0:0] icmp_ln414_15_fu_5375_p2;
wire   [0:0] and_ln700_10_fu_5380_p2;
wire   [17:0] zext_ln415_14_fu_5385_p1;
wire   [17:0] trunc_ln708_10_fu_5359_p4;
wire   [0:0] tmp_126_fu_5395_p3;
wire   [0:0] tmp_125_fu_5368_p3;
wire   [0:0] xor_ln416_17_fu_5403_p2;
wire   [0:0] and_ln416_10_fu_5409_p2;
wire   [0:0] icmp_ln879_21_fu_5428_p2;
wire   [0:0] icmp_ln768_10_fu_5433_p2;
wire   [0:0] tmp_128_fu_5446_p3;
wire   [0:0] icmp_ln879_20_fu_5423_p2;
wire   [0:0] xor_ln779_14_fu_5453_p2;
wire   [0:0] and_ln779_14_fu_5459_p2;
wire   [0:0] select_ln777_10_fu_5438_p3;
wire   [0:0] tmp_127_fu_5415_p3;
wire   [0:0] xor_ln785_35_fu_5479_p2;
wire   [0:0] or_ln785_22_fu_5485_p2;
wire   [0:0] select_ln416_10_fu_5465_p3;
wire   [0:0] or_ln786_22_fu_5508_p2;
wire   [0:0] xor_ln786_24_fu_5514_p2;
wire   [0:0] and_ln785_10_fu_5496_p2;
wire   [0:0] or_ln340_58_fu_5531_p2;
wire   [0:0] or_ln340_59_fu_5535_p2;
wire   [17:0] select_ln340_24_fu_5540_p3;
wire   [17:0] select_ln388_23_fu_5546_p3;
wire   [0:0] or_ln340_61_fu_5560_p2;
wire   [0:0] or_ln340_62_fu_5564_p2;
wire   [17:0] select_ln340_25_fu_5569_p3;
wire   [17:0] select_ln388_24_fu_5575_p3;
wire   [17:0] select_ln340_52_fu_5581_p3;
wire   [17:0] select_ln340_51_fu_5552_p3;
wire  signed [18:0] sext_ln703_27_fu_5593_p1;
wire  signed [18:0] sext_ln703_28_fu_5589_p1;
wire   [18:0] add_ln1192_12_fu_5597_p2;
wire   [1:0] tmp_129_fu_5603_p4;
wire   [0:0] icmp_ln1497_3_fu_5613_p2;
wire   [0:0] xor_ln1497_fu_5627_p2;
wire   [0:0] and_ln1497_fu_5632_p2;
wire   [1:0] select_ln1497_fu_5637_p3;
wire   [1:0] select_ln1497_1_fu_5645_p3;
wire   [0:0] and_ln1497_1_fu_5656_p2;
wire   [0:0] and_ln1497_2_fu_5660_p2;
wire   [2:0] p_s_fu_5619_p3;
wire   [2:0] zext_ln1497_fu_5652_p1;
wire   [13:0] r_V_2_fu_5682_p0;
wire   [16:0] r_V_2_fu_5682_p1;
wire   [16:0] mul_ln1118_12_fu_5691_p0;
wire   [13:0] mul_ln1118_12_fu_5691_p1;
wire  signed [17:0] mul_ln1118_fu_5716_p0;
wire  signed [35:0] sext_ln1116_fu_2068_p1;
wire  signed [17:0] mul_ln1118_fu_5716_p1;
wire  signed [17:0] mul_ln1118_1_fu_5726_p0;
wire  signed [35:0] sext_ln1116_1_fu_2099_p1;
wire  signed [17:0] mul_ln1118_1_fu_5726_p1;
wire  signed [18:0] mul_ln1118_2_fu_5736_p0;
wire  signed [37:0] sext_ln1116_2_fu_2130_p1;
wire  signed [18:0] mul_ln1118_2_fu_5736_p1;
wire  signed [17:0] mul_ln1118_3_fu_5746_p0;
wire  signed [35:0] sext_ln1116_3_fu_3092_p1;
wire  signed [17:0] mul_ln1118_3_fu_5746_p1;
wire  signed [17:0] mul_ln1118_4_fu_5756_p0;
wire  signed [35:0] sext_ln1116_4_fu_3123_p1;
wire  signed [17:0] mul_ln1118_4_fu_5756_p1;
wire  signed [18:0] mul_ln1118_5_fu_5766_p0;
wire  signed [37:0] sext_ln1116_5_fu_3154_p1;
wire  signed [18:0] mul_ln1118_5_fu_5766_p1;
wire  signed [17:0] mul_ln1118_6_fu_5776_p0;
wire  signed [35:0] sext_ln1116_6_fu_4105_p1;
wire  signed [17:0] mul_ln1118_6_fu_5776_p1;
wire  signed [17:0] mul_ln1118_7_fu_5786_p0;
wire  signed [35:0] sext_ln1116_7_fu_4136_p1;
wire  signed [17:0] mul_ln1118_7_fu_5786_p1;
wire  signed [18:0] mul_ln1118_8_fu_5796_p0;
wire  signed [37:0] sext_ln1116_8_fu_4523_p1;
wire  signed [18:0] mul_ln1118_8_fu_5796_p1;
wire  signed [17:0] mul_ln1118_9_fu_5806_p0;
wire  signed [35:0] sext_ln1116_9_fu_5125_p1;
wire  signed [17:0] mul_ln1118_9_fu_5806_p1;
wire  signed [17:0] mul_ln1118_10_fu_5816_p0;
wire  signed [35:0] sext_ln1116_10_fu_5156_p1;
wire  signed [17:0] mul_ln1118_10_fu_5816_p1;
wire    ap_CS_fsm_state28;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [30:0] mul_ln1118_12_fu_5691_p00;
wire   [30:0] r_V_2_fu_5682_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
end

video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1_U1(
    .din0(r_V_2_fu_5682_p0),
    .din1(r_V_2_fu_5682_p1),
    .dout(r_V_2_fu_5682_p2)
);

video_mandelbrot_generator_mul_mul_17ns_14ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 31 ))
video_mandelbrot_generator_mul_mul_17ns_14ns_31_1_1_U2(
    .din0(mul_ln1118_12_fu_5691_p0),
    .din1(mul_ln1118_12_fu_5691_p1),
    .dout(mul_ln1118_12_fu_5691_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3(
    .din0(imag_btm_V_reg_6075),
    .din1(imag_top_V_reg_6070),
    .dout(r_V_4_fu_5699_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4(
    .din0(real_top_V_reg_6080),
    .din1(real_btm_V_reg_6085),
    .dout(r_V_1_fu_5709_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5(
    .din0(mul_ln1118_fu_5716_p0),
    .din1(mul_ln1118_fu_5716_p1),
    .dout(mul_ln1118_fu_5716_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U6(
    .din0(mul_ln1118_1_fu_5726_p0),
    .din1(mul_ln1118_1_fu_5726_p1),
    .dout(mul_ln1118_1_fu_5726_p2)
);

video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 38 ))
video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U7(
    .din0(mul_ln1118_2_fu_5736_p0),
    .din1(mul_ln1118_2_fu_5736_p1),
    .dout(mul_ln1118_2_fu_5736_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U8(
    .din0(mul_ln1118_3_fu_5746_p0),
    .din1(mul_ln1118_3_fu_5746_p1),
    .dout(mul_ln1118_3_fu_5746_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U9(
    .din0(mul_ln1118_4_fu_5756_p0),
    .din1(mul_ln1118_4_fu_5756_p1),
    .dout(mul_ln1118_4_fu_5756_p2)
);

video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 38 ))
video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U10(
    .din0(mul_ln1118_5_fu_5766_p0),
    .din1(mul_ln1118_5_fu_5766_p1),
    .dout(mul_ln1118_5_fu_5766_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U11(
    .din0(mul_ln1118_6_fu_5776_p0),
    .din1(mul_ln1118_6_fu_5776_p1),
    .dout(mul_ln1118_6_fu_5776_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U12(
    .din0(mul_ln1118_7_fu_5786_p0),
    .din1(mul_ln1118_7_fu_5786_p1),
    .dout(mul_ln1118_7_fu_5786_p2)
);

video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 38 ))
video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U13(
    .din0(mul_ln1118_8_fu_5796_p0),
    .din1(mul_ln1118_8_fu_5796_p1),
    .dout(mul_ln1118_8_fu_5796_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U14(
    .din0(mul_ln1118_9_fu_5806_p0),
    .din1(mul_ln1118_9_fu_5806_p1),
    .dout(mul_ln1118_9_fu_5806_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U15(
    .din0(mul_ln1118_10_fu_5816_p0),
    .din1(mul_ln1118_10_fu_5816_p1),
    .dout(mul_ln1118_10_fu_5816_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln26_fu_463_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state3)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter25 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_fu_463_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_235 <= add_ln26_fu_469_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_235 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_fu_463_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_1_reg_257 <= col_fu_585_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_1_reg_257 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_fu_463_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_s_reg_246 <= select_ln26_fu_507_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_246 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Range1_all_ones_1_reg_6177 <= Range1_all_ones_1_fu_1661_p2;
        Range1_all_zeros_1_reg_6182 <= Range1_all_zeros_1_fu_1667_p2;
        and_ln781_1_reg_6187 <= and_ln781_1_fu_1701_p2;
        and_ln786_2_reg_6198 <= and_ln786_2_fu_1713_p2;
        carry_4_reg_6167 <= carry_4_fu_1621_p2;
        p_Result_17_reg_6209 <= ret_V_2_fu_1770_p2[32'd18];
        p_Result_18_reg_6222 <= p_Val2_22_fu_1783_p2[32'd17];
        p_Result_7_reg_6172 <= p_Val2_9_fu_1601_p2[32'd17];
        p_Val2_22_reg_6216 <= p_Val2_22_fu_1783_p2;
        p_Val2_9_reg_6161 <= p_Val2_9_fu_1601_p2;
        underflow_1_reg_6203 <= underflow_1_fu_1731_p2;
        xor_ln785_3_reg_6192 <= xor_ln785_3_fu_1707_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Range2_all_ones_5_reg_6039 <= select_ln746_1_fu_647_p3[32'd29];
        and_ln786_4_reg_6046 <= and_ln786_4_fu_820_p2;
        carry_6_reg_6028 <= carry_6_fu_780_p2;
        p_Result_10_reg_6034 <= p_Val2_14_fu_760_p2[32'd15];
        p_Val2_14_reg_6023 <= p_Val2_14_fu_760_p2;
        select_ln746_7_reg_6012 <= select_ln746_7_fu_653_p3;
        xor_ln746_reg_6018 <= xor_ln746_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1192_4_reg_6526 <= add_ln1192_4_fu_3086_p2;
        select_ln340_39_reg_6516 <= select_ln340_39_fu_3035_p3;
        select_ln340_40_reg_6521 <= select_ln340_40_fu_3070_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1192_8_reg_6819 <= add_ln1192_8_fu_4173_p2;
        mul_ln1118_6_reg_6759 <= mul_ln1118_6_fu_5776_p2;
        mul_ln1118_7_reg_6789 <= mul_ln1118_7_fu_5786_p2;
        p_Result_119_i_2_reg_6778 <= {{mul_ln1118_6_fu_5776_p2[35:34]}};
        p_Result_120_i_2_reg_6783 <= {{mul_ln1118_6_fu_5776_p2[35:33]}};
        p_Result_124_i_2_reg_6808 <= {{mul_ln1118_7_fu_5786_p2[35:34]}};
        p_Result_125_i_2_reg_6813 <= {{mul_ln1118_7_fu_5786_p2[35:33]}};
        tmp_104_reg_6796 <= mul_ln1118_7_fu_5786_p2[32'd35];
        tmp_99_reg_6766 <= mul_ln1118_6_fu_5776_p2[32'd35];
        trunc_ln414_10_reg_6803 <= trunc_ln414_10_fu_4146_p1;
        trunc_ln414_9_reg_6773 <= trunc_ln414_9_fu_4115_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1192_reg_6255 <= add_ln1192_fu_2062_p2;
        p_Val2_24_reg_6229 <= p_Val2_24_fu_1844_p3;
        p_Val2_25_reg_6237 <= p_Val2_25_fu_1894_p3;
        select_ln340_34_reg_6245 <= select_ln340_34_fu_1972_p3;
        select_ln340_35_reg_6250 <= select_ln340_35_fu_2046_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter22_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln415_10_reg_7097 <= add_ln415_10_fu_5389_p2;
        add_ln415_9_reg_7066 <= add_ln415_9_fu_5217_p2;
        and_ln781_14_reg_7072 <= and_ln781_14_fu_5301_p2;
        and_ln781_15_reg_7103 <= and_ln781_15_fu_5473_p2;
        and_ln786_38_reg_7082 <= and_ln786_38_fu_5330_p2;
        and_ln786_39_reg_7087 <= and_ln786_39_fu_5348_p2;
        and_ln786_40_reg_7113 <= and_ln786_40_fu_5502_p2;
        and_ln786_41_reg_7118 <= and_ln786_41_fu_5520_p2;
        or_ln340_57_reg_7092 <= or_ln340_57_fu_5353_p2;
        or_ln340_60_reg_7123 <= or_ln340_60_fu_5525_p2;
        xor_ln785_34_reg_7077 <= xor_ln785_34_fu_5319_p2;
        xor_ln785_36_reg_7108 <= xor_ln785_36_fu_5491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln415_1_reg_6381 <= add_ln415_1_fu_2363_p2;
        add_ln415_2_reg_6412 <= add_ln415_2_fu_2535_p2;
        add_ln415_reg_6350 <= add_ln415_fu_2191_p2;
        and_ln781_5_reg_6356 <= and_ln781_5_fu_2275_p2;
        and_ln781_6_reg_6387 <= and_ln781_6_fu_2447_p2;
        and_ln781_7_reg_6418 <= and_ln781_7_fu_2619_p2;
        and_ln786_14_reg_6366 <= and_ln786_14_fu_2304_p2;
        and_ln786_15_reg_6371 <= and_ln786_15_fu_2322_p2;
        and_ln786_16_reg_6397 <= and_ln786_16_fu_2476_p2;
        and_ln786_17_reg_6402 <= and_ln786_17_fu_2494_p2;
        and_ln786_18_reg_6428 <= and_ln786_18_fu_2648_p2;
        and_ln786_19_reg_6433 <= and_ln786_19_fu_2666_p2;
        or_ln340_18_reg_6376 <= or_ln340_18_fu_2327_p2;
        or_ln340_21_reg_6407 <= or_ln340_21_fu_2499_p2;
        or_ln340_24_reg_6438 <= or_ln340_24_fu_2671_p2;
        xor_ln785_10_reg_6361 <= xor_ln785_10_fu_2293_p2;
        xor_ln785_12_reg_6392 <= xor_ln785_12_fu_2465_p2;
        xor_ln785_14_reg_6423 <= xor_ln785_14_fu_2637_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln415_3_reg_6621 <= add_ln415_3_fu_3215_p2;
        add_ln415_4_reg_6652 <= add_ln415_4_fu_3387_p2;
        add_ln415_5_reg_6683 <= add_ln415_5_fu_3559_p2;
        and_ln781_10_reg_6689 <= and_ln781_10_fu_3643_p2;
        and_ln781_8_reg_6627 <= and_ln781_8_fu_3299_p2;
        and_ln781_9_reg_6658 <= and_ln781_9_fu_3471_p2;
        and_ln786_22_reg_6637 <= and_ln786_22_fu_3328_p2;
        and_ln786_23_reg_6642 <= and_ln786_23_fu_3346_p2;
        and_ln786_24_reg_6668 <= and_ln786_24_fu_3500_p2;
        and_ln786_25_reg_6673 <= and_ln786_25_fu_3518_p2;
        and_ln786_26_reg_6699 <= and_ln786_26_fu_3672_p2;
        and_ln786_27_reg_6704 <= and_ln786_27_fu_3690_p2;
        or_ln340_31_reg_6647 <= or_ln340_31_fu_3351_p2;
        or_ln340_34_reg_6678 <= or_ln340_34_fu_3523_p2;
        or_ln340_37_reg_6709 <= or_ln340_37_fu_3695_p2;
        xor_ln785_18_reg_6632 <= xor_ln785_18_fu_3317_p2;
        xor_ln785_20_reg_6663 <= xor_ln785_20_fu_3489_p2;
        xor_ln785_22_reg_6694 <= xor_ln785_22_fu_3661_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln415_6_reg_6824 <= add_ln415_6_fu_4209_p2;
        add_ln415_7_reg_6855 <= add_ln415_7_fu_4381_p2;
        and_ln781_11_reg_6830 <= and_ln781_11_fu_4293_p2;
        and_ln781_12_reg_6861 <= and_ln781_12_fu_4465_p2;
        and_ln786_30_reg_6840 <= and_ln786_30_fu_4322_p2;
        and_ln786_31_reg_6845 <= and_ln786_31_fu_4340_p2;
        and_ln786_32_reg_6871 <= and_ln786_32_fu_4494_p2;
        and_ln786_33_reg_6876 <= and_ln786_33_fu_4512_p2;
        mul_ln1118_8_reg_6886 <= mul_ln1118_8_fu_5796_p2;
        or_ln340_44_reg_6850 <= or_ln340_44_fu_4345_p2;
        or_ln340_47_reg_6881 <= or_ln340_47_fu_4517_p2;
        p_Result_129_i_2_reg_6905 <= {{mul_ln1118_8_fu_5796_p2[37:34]}};
        p_Result_130_i_2_reg_6910 <= {{mul_ln1118_8_fu_5796_p2[37:33]}};
        tmp_109_reg_6893 <= mul_ln1118_8_fu_5796_p2[32'd37];
        trunc_ln414_11_reg_6900 <= trunc_ln414_11_fu_4533_p1;
        xor_ln785_26_reg_6835 <= xor_ln785_26_fu_4311_p2;
        xor_ln785_28_reg_6866 <= xor_ln785_28_fu_4483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln415_8_reg_6921 <= add_ln415_8_fu_4642_p2;
        add_ln703_4_reg_6968 <= add_ln703_4_fu_4841_p2;
        and_ln781_13_reg_6927 <= and_ln781_13_fu_4726_p2;
        and_ln786_34_reg_6937 <= and_ln786_34_fu_4755_p2;
        and_ln786_35_reg_6942 <= and_ln786_35_fu_4773_p2;
        icmp_ln1497_2_reg_6957 <= icmp_ln1497_2_fu_4808_p2;
        or_ln340_50_reg_6947 <= or_ln340_50_fu_4778_p2;
        p_Result_112_i_3_reg_6980 <= {{add_ln1192_10_fu_4828_p2[19:18]}};
        select_ln340_47_reg_6916 <= select_ln340_47_fu_4604_p3;
        sext_ln703_20_reg_6952 <= sext_ln703_20_fu_4784_p1;
        tmp_115_reg_6962 <= add_ln1192_10_fu_4828_p2[32'd19];
        tmp_116_reg_6974 <= add_ln703_4_fu_4841_p2[32'd17];
        xor_ln785_30_reg_6932 <= xor_ln785_30_fu_4744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_1_reg_6497 <= add_ln703_1_fu_2937_p2;
        add_ln703_reg_6478 <= add_ln703_fu_2826_p2;
        and_ln785_16_reg_6484 <= and_ln785_16_fu_2867_p2;
        and_ln785_17_reg_6503 <= and_ln785_17_fu_2978_p2;
        and_ln786_20_reg_6490 <= and_ln786_20_fu_2891_p2;
        and_ln786_21_reg_6509 <= and_ln786_21_fu_3002_p2;
        icmp_ln1497_reg_6471 <= icmp_ln1497_fu_2792_p2;
        rhs_V_1_reg_6465 <= rhs_V_1_fu_2767_p1;
        sext_ln703_26_reg_6459 <= sext_ln703_26_fu_2764_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln781_4_reg_6136 <= and_ln781_4_fu_1498_p2;
        and_ln786_9_reg_6146 <= and_ln786_9_fu_1527_p2;
        or_ln340_12_reg_6156 <= or_ln340_12_fu_1550_p2;
        p_Val2_19_reg_6130 <= p_Val2_19_fu_1414_p2;
        r_V_1_reg_6120 <= r_V_1_fu_5709_p2;
        trunc_ln414_1_reg_6125 <= trunc_ln414_1_fu_1381_p1;
        underflow_4_reg_6151 <= underflow_4_fu_1545_p2;
        xor_ln785_8_reg_6141 <= xor_ln785_8_fu_1516_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        carry_2_reg_6057 <= carry_2_fu_863_p2;
        imag_btm_V_reg_6075 <= imag_btm_V_fu_1136_p3;
        imag_top_V_reg_6070 <= imag_top_V_fu_951_p3;
        p_Result_4_reg_6064 <= p_Val2_5_fu_844_p2[32'd17];
        p_Val2_5_reg_6051 <= p_Val2_5_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1497_1_reg_6714 <= icmp_ln1497_1_fu_3812_p2;
        p_Result_112_i_2_reg_6731 <= {{add_ln1192_6_fu_3832_p2[19:18]}};
        sub_ln1193_5_reg_6737 <= sub_ln1193_5_fu_3873_p2;
        tmp_95_reg_6725 <= add_ln1192_6_fu_3832_p2[32'd19];
        trunc_ln1192_2_reg_6720 <= trunc_ln1192_2_fu_3824_p1;
        trunc_ln1192_3_reg_6742 <= trunc_ln1192_3_fu_3879_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln1497_1_reg_6714_pp0_iter16_reg <= icmp_ln1497_1_reg_6714;
        icmp_ln1497_1_reg_6714_pp0_iter17_reg <= icmp_ln1497_1_reg_6714_pp0_iter16_reg;
        icmp_ln1497_1_reg_6714_pp0_iter18_reg <= icmp_ln1497_1_reg_6714_pp0_iter17_reg;
        icmp_ln1497_1_reg_6714_pp0_iter19_reg <= icmp_ln1497_1_reg_6714_pp0_iter18_reg;
        icmp_ln1497_1_reg_6714_pp0_iter20_reg <= icmp_ln1497_1_reg_6714_pp0_iter19_reg;
        icmp_ln1497_1_reg_6714_pp0_iter21_reg <= icmp_ln1497_1_reg_6714_pp0_iter20_reg;
        icmp_ln1497_1_reg_6714_pp0_iter22_reg <= icmp_ln1497_1_reg_6714_pp0_iter21_reg;
        icmp_ln1497_1_reg_6714_pp0_iter23_reg <= icmp_ln1497_1_reg_6714_pp0_iter22_reg;
        icmp_ln1497_2_reg_6957_pp0_iter20_reg <= icmp_ln1497_2_reg_6957;
        icmp_ln1497_2_reg_6957_pp0_iter21_reg <= icmp_ln1497_2_reg_6957_pp0_iter20_reg;
        icmp_ln1497_2_reg_6957_pp0_iter22_reg <= icmp_ln1497_2_reg_6957_pp0_iter21_reg;
        icmp_ln1497_2_reg_6957_pp0_iter23_reg <= icmp_ln1497_2_reg_6957_pp0_iter22_reg;
        icmp_ln1497_reg_6471_pp0_iter12_reg <= icmp_ln1497_reg_6471;
        icmp_ln1497_reg_6471_pp0_iter13_reg <= icmp_ln1497_reg_6471_pp0_iter12_reg;
        icmp_ln1497_reg_6471_pp0_iter14_reg <= icmp_ln1497_reg_6471_pp0_iter13_reg;
        icmp_ln1497_reg_6471_pp0_iter15_reg <= icmp_ln1497_reg_6471_pp0_iter14_reg;
        icmp_ln1497_reg_6471_pp0_iter16_reg <= icmp_ln1497_reg_6471_pp0_iter15_reg;
        icmp_ln1497_reg_6471_pp0_iter17_reg <= icmp_ln1497_reg_6471_pp0_iter16_reg;
        icmp_ln1497_reg_6471_pp0_iter18_reg <= icmp_ln1497_reg_6471_pp0_iter17_reg;
        icmp_ln1497_reg_6471_pp0_iter19_reg <= icmp_ln1497_reg_6471_pp0_iter18_reg;
        icmp_ln1497_reg_6471_pp0_iter20_reg <= icmp_ln1497_reg_6471_pp0_iter19_reg;
        icmp_ln1497_reg_6471_pp0_iter21_reg <= icmp_ln1497_reg_6471_pp0_iter20_reg;
        icmp_ln1497_reg_6471_pp0_iter22_reg <= icmp_ln1497_reg_6471_pp0_iter21_reg;
        icmp_ln1497_reg_6471_pp0_iter23_reg <= icmp_ln1497_reg_6471_pp0_iter22_reg;
        icmp_ln26_reg_5927_pp0_iter10_reg <= icmp_ln26_reg_5927_pp0_iter9_reg;
        icmp_ln26_reg_5927_pp0_iter11_reg <= icmp_ln26_reg_5927_pp0_iter10_reg;
        icmp_ln26_reg_5927_pp0_iter12_reg <= icmp_ln26_reg_5927_pp0_iter11_reg;
        icmp_ln26_reg_5927_pp0_iter13_reg <= icmp_ln26_reg_5927_pp0_iter12_reg;
        icmp_ln26_reg_5927_pp0_iter14_reg <= icmp_ln26_reg_5927_pp0_iter13_reg;
        icmp_ln26_reg_5927_pp0_iter15_reg <= icmp_ln26_reg_5927_pp0_iter14_reg;
        icmp_ln26_reg_5927_pp0_iter16_reg <= icmp_ln26_reg_5927_pp0_iter15_reg;
        icmp_ln26_reg_5927_pp0_iter17_reg <= icmp_ln26_reg_5927_pp0_iter16_reg;
        icmp_ln26_reg_5927_pp0_iter18_reg <= icmp_ln26_reg_5927_pp0_iter17_reg;
        icmp_ln26_reg_5927_pp0_iter19_reg <= icmp_ln26_reg_5927_pp0_iter18_reg;
        icmp_ln26_reg_5927_pp0_iter20_reg <= icmp_ln26_reg_5927_pp0_iter19_reg;
        icmp_ln26_reg_5927_pp0_iter21_reg <= icmp_ln26_reg_5927_pp0_iter20_reg;
        icmp_ln26_reg_5927_pp0_iter22_reg <= icmp_ln26_reg_5927_pp0_iter21_reg;
        icmp_ln26_reg_5927_pp0_iter23_reg <= icmp_ln26_reg_5927_pp0_iter22_reg;
        icmp_ln26_reg_5927_pp0_iter24_reg <= icmp_ln26_reg_5927_pp0_iter23_reg;
        icmp_ln26_reg_5927_pp0_iter2_reg <= icmp_ln26_reg_5927_pp0_iter1_reg;
        icmp_ln26_reg_5927_pp0_iter3_reg <= icmp_ln26_reg_5927_pp0_iter2_reg;
        icmp_ln26_reg_5927_pp0_iter4_reg <= icmp_ln26_reg_5927_pp0_iter3_reg;
        icmp_ln26_reg_5927_pp0_iter5_reg <= icmp_ln26_reg_5927_pp0_iter4_reg;
        icmp_ln26_reg_5927_pp0_iter6_reg <= icmp_ln26_reg_5927_pp0_iter5_reg;
        icmp_ln26_reg_5927_pp0_iter7_reg <= icmp_ln26_reg_5927_pp0_iter6_reg;
        icmp_ln26_reg_5927_pp0_iter8_reg <= icmp_ln26_reg_5927_pp0_iter7_reg;
        icmp_ln26_reg_5927_pp0_iter9_reg <= icmp_ln26_reg_5927_pp0_iter8_reg;
        icmp_ln414_16_reg_5971_pp0_iter2_reg <= icmp_ln414_16_reg_5971_pp0_iter1_reg;
        icmp_ln414_16_reg_5971_pp0_iter3_reg <= icmp_ln414_16_reg_5971_pp0_iter2_reg;
        p_Val2_24_reg_6229_pp0_iter10_reg <= p_Val2_24_reg_6229_pp0_iter9_reg;
        p_Val2_24_reg_6229_pp0_iter11_reg <= p_Val2_24_reg_6229_pp0_iter10_reg;
        p_Val2_24_reg_6229_pp0_iter12_reg <= p_Val2_24_reg_6229_pp0_iter11_reg;
        p_Val2_24_reg_6229_pp0_iter13_reg <= p_Val2_24_reg_6229_pp0_iter12_reg;
        p_Val2_24_reg_6229_pp0_iter14_reg <= p_Val2_24_reg_6229_pp0_iter13_reg;
        p_Val2_24_reg_6229_pp0_iter15_reg <= p_Val2_24_reg_6229_pp0_iter14_reg;
        p_Val2_24_reg_6229_pp0_iter16_reg <= p_Val2_24_reg_6229_pp0_iter15_reg;
        p_Val2_24_reg_6229_pp0_iter17_reg <= p_Val2_24_reg_6229_pp0_iter16_reg;
        p_Val2_24_reg_6229_pp0_iter18_reg <= p_Val2_24_reg_6229_pp0_iter17_reg;
        p_Val2_24_reg_6229_pp0_iter8_reg <= p_Val2_24_reg_6229;
        p_Val2_24_reg_6229_pp0_iter9_reg <= p_Val2_24_reg_6229_pp0_iter8_reg;
        p_Val2_25_reg_6237_pp0_iter10_reg <= p_Val2_25_reg_6237_pp0_iter9_reg;
        p_Val2_25_reg_6237_pp0_iter11_reg <= p_Val2_25_reg_6237_pp0_iter10_reg;
        p_Val2_25_reg_6237_pp0_iter12_reg <= p_Val2_25_reg_6237_pp0_iter11_reg;
        p_Val2_25_reg_6237_pp0_iter13_reg <= p_Val2_25_reg_6237_pp0_iter12_reg;
        p_Val2_25_reg_6237_pp0_iter14_reg <= p_Val2_25_reg_6237_pp0_iter13_reg;
        p_Val2_25_reg_6237_pp0_iter15_reg <= p_Val2_25_reg_6237_pp0_iter14_reg;
        p_Val2_25_reg_6237_pp0_iter16_reg <= p_Val2_25_reg_6237_pp0_iter15_reg;
        p_Val2_25_reg_6237_pp0_iter17_reg <= p_Val2_25_reg_6237_pp0_iter16_reg;
        p_Val2_25_reg_6237_pp0_iter18_reg <= p_Val2_25_reg_6237_pp0_iter17_reg;
        p_Val2_25_reg_6237_pp0_iter19_reg <= p_Val2_25_reg_6237_pp0_iter18_reg;
        p_Val2_25_reg_6237_pp0_iter20_reg <= p_Val2_25_reg_6237_pp0_iter19_reg;
        p_Val2_25_reg_6237_pp0_iter8_reg <= p_Val2_25_reg_6237;
        p_Val2_25_reg_6237_pp0_iter9_reg <= p_Val2_25_reg_6237_pp0_iter8_reg;
        rhs_V_1_reg_6465_pp0_iter12_reg <= rhs_V_1_reg_6465;
        rhs_V_1_reg_6465_pp0_iter13_reg <= rhs_V_1_reg_6465_pp0_iter12_reg;
        rhs_V_1_reg_6465_pp0_iter14_reg <= rhs_V_1_reg_6465_pp0_iter13_reg;
        rhs_V_1_reg_6465_pp0_iter15_reg <= rhs_V_1_reg_6465_pp0_iter14_reg;
        rhs_V_1_reg_6465_pp0_iter16_reg <= rhs_V_1_reg_6465_pp0_iter15_reg;
        rhs_V_1_reg_6465_pp0_iter17_reg <= rhs_V_1_reg_6465_pp0_iter16_reg;
        rhs_V_1_reg_6465_pp0_iter18_reg <= rhs_V_1_reg_6465_pp0_iter17_reg;
        select_ln340_49_reg_6986_pp0_iter21_reg <= select_ln340_49_reg_6986;
        select_ln746_reg_5946_pp0_iter10_reg <= select_ln746_reg_5946_pp0_iter9_reg;
        select_ln746_reg_5946_pp0_iter11_reg <= select_ln746_reg_5946_pp0_iter10_reg;
        select_ln746_reg_5946_pp0_iter12_reg <= select_ln746_reg_5946_pp0_iter11_reg;
        select_ln746_reg_5946_pp0_iter13_reg <= select_ln746_reg_5946_pp0_iter12_reg;
        select_ln746_reg_5946_pp0_iter14_reg <= select_ln746_reg_5946_pp0_iter13_reg;
        select_ln746_reg_5946_pp0_iter15_reg <= select_ln746_reg_5946_pp0_iter14_reg;
        select_ln746_reg_5946_pp0_iter16_reg <= select_ln746_reg_5946_pp0_iter15_reg;
        select_ln746_reg_5946_pp0_iter17_reg <= select_ln746_reg_5946_pp0_iter16_reg;
        select_ln746_reg_5946_pp0_iter18_reg <= select_ln746_reg_5946_pp0_iter17_reg;
        select_ln746_reg_5946_pp0_iter19_reg <= select_ln746_reg_5946_pp0_iter18_reg;
        select_ln746_reg_5946_pp0_iter20_reg <= select_ln746_reg_5946_pp0_iter19_reg;
        select_ln746_reg_5946_pp0_iter21_reg <= select_ln746_reg_5946_pp0_iter20_reg;
        select_ln746_reg_5946_pp0_iter22_reg <= select_ln746_reg_5946_pp0_iter21_reg;
        select_ln746_reg_5946_pp0_iter23_reg <= select_ln746_reg_5946_pp0_iter22_reg;
        select_ln746_reg_5946_pp0_iter24_reg <= select_ln746_reg_5946_pp0_iter23_reg;
        select_ln746_reg_5946_pp0_iter2_reg <= select_ln746_reg_5946_pp0_iter1_reg;
        select_ln746_reg_5946_pp0_iter3_reg <= select_ln746_reg_5946_pp0_iter2_reg;
        select_ln746_reg_5946_pp0_iter4_reg <= select_ln746_reg_5946_pp0_iter3_reg;
        select_ln746_reg_5946_pp0_iter5_reg <= select_ln746_reg_5946_pp0_iter4_reg;
        select_ln746_reg_5946_pp0_iter6_reg <= select_ln746_reg_5946_pp0_iter5_reg;
        select_ln746_reg_5946_pp0_iter7_reg <= select_ln746_reg_5946_pp0_iter6_reg;
        select_ln746_reg_5946_pp0_iter8_reg <= select_ln746_reg_5946_pp0_iter7_reg;
        select_ln746_reg_5946_pp0_iter9_reg <= select_ln746_reg_5946_pp0_iter8_reg;
        sext_ln703_26_reg_6459_pp0_iter12_reg <= sext_ln703_26_reg_6459;
        sext_ln703_26_reg_6459_pp0_iter13_reg <= sext_ln703_26_reg_6459_pp0_iter12_reg;
        sext_ln703_26_reg_6459_pp0_iter14_reg <= sext_ln703_26_reg_6459_pp0_iter13_reg;
        sext_ln703_26_reg_6459_pp0_iter15_reg <= sext_ln703_26_reg_6459_pp0_iter14_reg;
        sext_ln703_26_reg_6459_pp0_iter16_reg <= sext_ln703_26_reg_6459_pp0_iter15_reg;
        sext_ln703_26_reg_6459_pp0_iter17_reg <= sext_ln703_26_reg_6459_pp0_iter16_reg;
        sext_ln703_26_reg_6459_pp0_iter18_reg <= sext_ln703_26_reg_6459_pp0_iter17_reg;
        sext_ln703_26_reg_6459_pp0_iter19_reg <= sext_ln703_26_reg_6459_pp0_iter18_reg;
        sext_ln703_26_reg_6459_pp0_iter20_reg <= sext_ln703_26_reg_6459_pp0_iter19_reg;
        tmp_1_reg_5966_pp0_iter2_reg <= tmp_1_reg_5966_pp0_iter1_reg;
        tmp_1_reg_5966_pp0_iter3_reg <= tmp_1_reg_5966_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln26_reg_5927 <= icmp_ln26_fu_463_p2;
        icmp_ln26_reg_5927_pp0_iter1_reg <= icmp_ln26_reg_5927;
        icmp_ln28_reg_5936_pp0_iter1_reg <= icmp_ln28_reg_5936;
        icmp_ln414_16_reg_5971_pp0_iter1_reg <= icmp_ln414_16_reg_5971;
        r_V_2_reg_5907 <= r_V_2_fu_5682_p2;
        r_V_2_reg_5907_pp0_iter1_reg <= r_V_2_reg_5907;
        ret_V_1_reg_5981 <= ret_V_1_fu_591_p2;
        select_ln746_reg_5946_pp0_iter1_reg <= select_ln746_reg_5946;
        tmp_12_reg_5917 <= r_V_2_fu_5682_p2[32'd29];
        tmp_12_reg_5917_pp0_iter1_reg <= tmp_12_reg_5917;
        tmp_14_reg_5922 <= r_V_2_fu_5682_p2[32'd29];
        tmp_14_reg_5922_pp0_iter1_reg <= tmp_14_reg_5922;
        tmp_1_reg_5966_pp0_iter1_reg <= tmp_1_reg_5966;
        trunc_ln703_reg_5912 <= trunc_ln703_fu_446_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_fu_463_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln28_reg_5936 <= icmp_ln28_fu_475_p2;
        icmp_ln414_16_reg_5971 <= icmp_ln414_16_fu_579_p2;
        select_ln746_reg_5946 <= select_ln746_fu_481_p3;
        tmp_15_reg_5956 <= add_ln26_1_fu_489_p2[32'd2];
        tmp_1_reg_5966 <= {{select_ln340_27_fu_549_p3[16:3]}};
        trunc_ln746_1_reg_5951 <= trunc_ln746_1_fu_495_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_10_reg_7036 <= mul_ln1118_10_fu_5816_p2;
        mul_ln1118_9_reg_7006 <= mul_ln1118_9_fu_5806_p2;
        p_Result_119_i_3_reg_7025 <= {{mul_ln1118_9_fu_5806_p2[35:34]}};
        p_Result_120_i_3_reg_7030 <= {{mul_ln1118_9_fu_5806_p2[35:33]}};
        p_Result_124_i_3_reg_7055 <= {{mul_ln1118_10_fu_5816_p2[35:34]}};
        p_Result_125_i_3_reg_7060 <= {{mul_ln1118_10_fu_5816_p2[35:33]}};
        tmp_119_reg_7013 <= mul_ln1118_9_fu_5806_p2[32'd35];
        tmp_124_reg_7043 <= mul_ln1118_10_fu_5816_p2[32'd35];
        trunc_ln414_12_reg_7020 <= trunc_ln414_12_fu_5135_p1;
        trunc_ln414_13_reg_7050 <= trunc_ln414_13_fu_5166_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_12_reg_5996 <= mul_ln1118_12_fu_5691_p2;
        trunc_ln703_1_reg_6002 <= trunc_ln703_1_fu_632_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_1_reg_6290 <= mul_ln1118_1_fu_5726_p2;
        mul_ln1118_2_reg_6320 <= mul_ln1118_2_fu_5736_p2;
        mul_ln1118_reg_6260 <= mul_ln1118_fu_5716_p2;
        p_Result_119_i_reg_6279 <= {{mul_ln1118_fu_5716_p2[35:34]}};
        p_Result_120_i_reg_6284 <= {{mul_ln1118_fu_5716_p2[35:33]}};
        p_Result_124_i_reg_6309 <= {{mul_ln1118_1_fu_5726_p2[35:34]}};
        p_Result_125_i_reg_6314 <= {{mul_ln1118_1_fu_5726_p2[35:33]}};
        p_Result_129_i_reg_6339 <= {{mul_ln1118_2_fu_5736_p2[37:34]}};
        p_Result_130_i_reg_6344 <= {{mul_ln1118_2_fu_5736_p2[37:33]}};
        tmp_59_reg_6267 <= mul_ln1118_fu_5716_p2[32'd35];
        tmp_64_reg_6297 <= mul_ln1118_1_fu_5726_p2[32'd35];
        tmp_69_reg_6327 <= mul_ln1118_2_fu_5736_p2[32'd37];
        trunc_ln414_3_reg_6274 <= trunc_ln414_3_fu_2078_p1;
        trunc_ln414_4_reg_6304 <= trunc_ln414_4_fu_2109_p1;
        trunc_ln414_5_reg_6334 <= trunc_ln414_5_fu_2140_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_3_reg_6531 <= mul_ln1118_3_fu_5746_p2;
        mul_ln1118_4_reg_6561 <= mul_ln1118_4_fu_5756_p2;
        mul_ln1118_5_reg_6591 <= mul_ln1118_5_fu_5766_p2;
        p_Result_119_i_1_reg_6550 <= {{mul_ln1118_3_fu_5746_p2[35:34]}};
        p_Result_120_i_1_reg_6555 <= {{mul_ln1118_3_fu_5746_p2[35:33]}};
        p_Result_124_i_1_reg_6580 <= {{mul_ln1118_4_fu_5756_p2[35:34]}};
        p_Result_125_i_1_reg_6585 <= {{mul_ln1118_4_fu_5756_p2[35:33]}};
        p_Result_129_i_1_reg_6610 <= {{mul_ln1118_5_fu_5766_p2[37:34]}};
        p_Result_130_i_1_reg_6615 <= {{mul_ln1118_5_fu_5766_p2[37:33]}};
        tmp_79_reg_6538 <= mul_ln1118_3_fu_5746_p2[32'd35];
        tmp_84_reg_6568 <= mul_ln1118_4_fu_5756_p2[32'd35];
        tmp_89_reg_6598 <= mul_ln1118_5_fu_5766_p2[32'd37];
        trunc_ln414_6_reg_6545 <= trunc_ln414_6_fu_3102_p1;
        trunc_ln414_7_reg_6575 <= trunc_ln414_7_fu_3133_p1;
        trunc_ln414_8_reg_6605 <= trunc_ln414_8_fu_3164_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_106_i_reg_6109 <= {{r_V_4_fu_5699_p2[35:34]}};
        p_Result_107_i_reg_6114 <= {{r_V_4_fu_5699_p2[35:33]}};
        p_Result_14_reg_6097 <= r_V_4_fu_5699_p2[32'd35];
        r_V_4_reg_6090 <= r_V_4_fu_5699_p2;
        real_btm_V_reg_6085 <= real_btm_V_fu_1333_p3;
        real_top_V_reg_6080 <= real_top_V_fu_1196_p3;
        trunc_ln414_2_reg_6104 <= trunc_ln414_2_fu_1354_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_11_reg_5880 <= r_V_3_fu_375_p2[32'd34];
        p_Result_12_reg_5886 <= grp_fu_268_p1[32'd32];
        p_Result_2_reg_5838 <= r_V_fu_299_p2[32'd35];
        p_Result_3_reg_5849 <= r_V_fu_299_p2[32'd32];
        p_Val2_4_reg_5844 <= {{r_V_fu_299_p2[32:15]}};
        r_V_3_reg_5870[34 : 16] <= r_V_3_fu_375_p2[34 : 16];
        r_V_reg_5831[35 : 15] <= r_V_fu_299_p2[35 : 15];
        sext_ln703_8_reg_5902 <= sext_ln703_8_fu_410_p1;
        sext_ln728_reg_5865[35 : 15] <= sext_ln728_fu_359_p1[35 : 15];
        xor_ln779_1_reg_5891 <= xor_ln779_1_fu_398_p2;
        xor_ln779_reg_5854 <= xor_ln779_fu_339_p2;
        xor_ln785_1_reg_5859 <= xor_ln785_1_fu_345_p2;
        xor_ln785_5_reg_5896 <= xor_ln785_5_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_5936 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_9_reg_5991 <= ret_V_1_fu_591_p2[32'd29];
        trunc_ln708_s_reg_5986 <= {{ret_V_1_fu_591_p2[29:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln340_36_reg_6443 <= select_ln340_36_fu_2698_p3;
        select_ln340_37_reg_6448 <= select_ln340_37_fu_2727_p3;
        select_ln340_38_reg_6454 <= select_ln340_38_fu_2756_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln340_44_reg_6747 <= select_ln340_44_fu_3973_p3;
        select_ln340_45_reg_6753 <= select_ln340_45_fu_4097_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln340_49_reg_6986 <= select_ln340_49_fu_4967_p3;
        sub_ln1193_8_reg_6991 <= sub_ln1193_8_fu_4991_p2;
        trunc_ln1192_5_reg_6996 <= trunc_ln1192_5_fu_4997_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln340_50_reg_7001 <= select_ln340_50_fu_5117_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927_pp0_iter23_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_131_reg_7128 <= tmp_131_fu_5665_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_5927 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln28_reg_5936 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_17_reg_6007 <= mul_ln1118_12_fu_5691_p2[32'd29];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_268_p1 = r_V_3_reg_5870;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_268_p1 = r_V_3_fu_375_p2;
    end else begin
        grp_fu_268_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        img_0_data_stream_0_V_blk_n = img_0_data_stream_0_V_full_n;
    end else begin
        img_0_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_0_data_stream_0_V_write = 1'b1;
    end else begin
        img_0_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        img_0_data_stream_1_V_blk_n = img_0_data_stream_1_V_full_n;
    end else begin
        img_0_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_0_data_stream_1_V_write = 1'b1;
    end else begin
        img_0_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        img_0_data_stream_2_V_blk_n = img_0_data_stream_2_V_full_n;
    end else begin
        img_0_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_0_data_stream_2_V_write = 1'b1;
    end else begin
        img_0_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter24 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter25 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter24 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter25 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_1_fu_1661_p2 = ((tmp_6_fu_1651_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_1024_p2 = ((tmp_8_fu_1015_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_1453_p2 = ((p_Result_107_i_reg_6114 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1228_p2 = ((p_Result_85_i_fu_1219_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1667_p2 = ((tmp_6_fu_1651_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_1030_p2 = ((tmp_8_fu_1015_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_1458_p2 = ((p_Result_107_i_reg_6114 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1234_p2 = ((p_Result_85_i_fu_1219_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_1645_p2 = ((tmp_3_fu_1635_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_3_fu_1008_p3 = r_V_3_reg_5870[32'd34];

assign Range2_all_ones_4_fu_1448_p2 = ((p_Result_106_i_reg_6109 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_1213_p2 = ((p_Result_84_i_fu_1204_p4 == 2'd3) ? 1'b1 : 1'b0);

assign add_ln1192_10_fu_4828_p2 = ($signed(rhs_V_1_reg_6465_pp0_iter18_reg) + $signed(sext_ln703_22_fu_4824_p1));

assign add_ln1192_11_fu_5001_p2 = ($signed(sext_ln703_26_reg_6459_pp0_iter20_reg) + $signed(sub_ln1193_8_reg_6991));

assign add_ln1192_12_fu_5597_p2 = ($signed(sext_ln703_27_fu_5593_p1) + $signed(sext_ln703_28_fu_5589_p1));

assign add_ln1192_1_fu_2776_p2 = ($signed(sext_ln703_2_fu_2770_p1) + $signed(sext_ln703_3_fu_2773_p1));

assign add_ln1192_2_fu_2812_p2 = ($signed(rhs_V_1_fu_2767_p1) + $signed(sext_ln703_4_fu_2808_p1));

assign add_ln1192_3_fu_2923_p2 = ($signed(sext_ln703_26_fu_2764_p1) + $signed(sub_ln1193_2_fu_2913_p2));

assign add_ln1192_4_fu_3086_p2 = ($signed(sext_ln703_10_fu_3082_p1) + $signed(sext_ln703_9_fu_3078_p1));

assign add_ln1192_5_fu_3796_p2 = ($signed(sext_ln703_11_fu_3788_p1) + $signed(sext_ln703_12_fu_3792_p1));

assign add_ln1192_6_fu_3832_p2 = ($signed(rhs_V_1_reg_6465_pp0_iter14_reg) + $signed(sext_ln703_13_fu_3828_p1));

assign add_ln1192_7_fu_3981_p2 = ($signed(sext_ln703_26_reg_6459_pp0_iter15_reg) + $signed(sub_ln1193_5_reg_6737));

assign add_ln1192_8_fu_4173_p2 = ($signed(sext_ln703_19_fu_4170_p1) + $signed(sext_ln703_18_fu_4167_p1));

assign add_ln1192_9_fu_4792_p2 = ($signed(sext_ln703_20_fu_4784_p1) + $signed(sext_ln703_21_fu_4788_p1));

assign add_ln1192_fu_2062_p2 = ($signed(sext_ln703_1_fu_2058_p1) + $signed(sext_ln703_fu_2054_p1));

assign add_ln26_1_fu_489_p2 = (p_Val2_s_reg_246 + 3'd1);

assign add_ln26_fu_469_p2 = (6'd1 + indvar_flatten_reg_235);

assign add_ln415_10_fu_5389_p2 = (zext_ln415_14_fu_5385_p1 + trunc_ln708_10_fu_5359_p4);

assign add_ln415_1_fu_2363_p2 = (zext_ln415_5_fu_2359_p1 + trunc_ln708_1_fu_2333_p4);

assign add_ln415_2_fu_2535_p2 = (zext_ln415_6_fu_2531_p1 + trunc_ln708_2_fu_2505_p4);

assign add_ln415_3_fu_3215_p2 = (zext_ln415_7_fu_3211_p1 + trunc_ln708_3_fu_3185_p4);

assign add_ln415_4_fu_3387_p2 = (zext_ln415_8_fu_3383_p1 + trunc_ln708_4_fu_3357_p4);

assign add_ln415_5_fu_3559_p2 = (zext_ln415_9_fu_3555_p1 + trunc_ln708_5_fu_3529_p4);

assign add_ln415_6_fu_4209_p2 = (zext_ln415_10_fu_4205_p1 + trunc_ln708_6_fu_4179_p4);

assign add_ln415_7_fu_4381_p2 = (zext_ln415_11_fu_4377_p1 + trunc_ln708_7_fu_4351_p4);

assign add_ln415_8_fu_4642_p2 = (zext_ln415_12_fu_4638_p1 + trunc_ln708_8_fu_4612_p4);

assign add_ln415_9_fu_5217_p2 = (zext_ln415_13_fu_5213_p1 + trunc_ln708_9_fu_5187_p4);

assign add_ln415_fu_2191_p2 = (zext_ln415_4_fu_2187_p1 + trunc_ln4_fu_2161_p4);

assign add_ln703_1_fu_2937_p2 = ($signed(p_Val2_25_reg_6237_pp0_iter10_reg) + $signed(trunc_ln1192_1_fu_2919_p1));

assign add_ln703_2_fu_3883_p2 = ($signed(trunc_ln1192_2_reg_6720) + $signed(p_Val2_24_reg_6229_pp0_iter15_reg));

assign add_ln703_3_fu_3993_p2 = ($signed(p_Val2_25_reg_6237_pp0_iter15_reg) + $signed(trunc_ln1192_3_reg_6742));

assign add_ln703_4_fu_4841_p2 = ($signed(trunc_ln1192_4_fu_4820_p1) + $signed(p_Val2_24_reg_6229_pp0_iter18_reg));

assign add_ln703_5_fu_5013_p2 = ($signed(p_Val2_25_reg_6237_pp0_iter20_reg) + $signed(trunc_ln1192_5_reg_6996));

assign add_ln703_fu_2826_p2 = ($signed(trunc_ln1192_fu_2804_p1) + $signed(p_Val2_24_reg_6229_pp0_iter10_reg));

assign and_ln1497_1_fu_5656_p2 = (icmp_ln1497_2_reg_6957_pp0_iter23_reg & icmp_ln1497_1_reg_6714_pp0_iter23_reg);

assign and_ln1497_2_fu_5660_p2 = (icmp_ln1497_reg_6471_pp0_iter23_reg & and_ln1497_1_fu_5656_p2);

assign and_ln1497_fu_5632_p2 = (xor_ln1497_fu_5627_p2 & icmp_ln1497_reg_6471_pp0_iter23_reg);

assign and_ln414_1_fu_968_p2 = (p_Result_11_reg_5880 & icmp_ln414_3_fu_962_p2);

assign and_ln414_fu_835_p2 = (p_Result_2_reg_5838 & icmp_ln414_fu_829_p2);

assign and_ln416_10_fu_5409_p2 = (xor_ln416_17_fu_5403_p2 & tmp_125_fu_5368_p3);

assign and_ln416_1_fu_2383_p2 = (xor_ln416_8_fu_2377_p2 & tmp_65_fu_2342_p3);

assign and_ln416_2_fu_2555_p2 = (xor_ln416_9_fu_2549_p2 & tmp_70_fu_2514_p3);

assign and_ln416_3_fu_3235_p2 = (xor_ln416_10_fu_3229_p2 & tmp_80_fu_3194_p3);

assign and_ln416_4_fu_3407_p2 = (xor_ln416_11_fu_3401_p2 & tmp_85_fu_3366_p3);

assign and_ln416_5_fu_3579_p2 = (xor_ln416_12_fu_3573_p2 & tmp_90_fu_3538_p3);

assign and_ln416_6_fu_4229_p2 = (xor_ln416_13_fu_4223_p2 & tmp_100_fu_4188_p3);

assign and_ln416_7_fu_4401_p2 = (xor_ln416_14_fu_4395_p2 & tmp_105_fu_4360_p3);

assign and_ln416_8_fu_4662_p2 = (xor_ln416_15_fu_4656_p2 & tmp_110_fu_4621_p3);

assign and_ln416_9_fu_5237_p2 = (xor_ln416_16_fu_5231_p2 & tmp_120_fu_5196_p3);

assign and_ln416_fu_2211_p2 = (xor_ln416_7_fu_2205_p2 & tmp_60_fu_2170_p3);

assign and_ln700_10_fu_5380_p2 = (tmp_124_reg_7043 & icmp_ln414_15_fu_5375_p2);

assign and_ln700_11_fu_1591_p2 = (p_Result_5_fu_1560_p3 & icmp_ln414_1_fu_1586_p2);

assign and_ln700_12_fu_750_p2 = (xor_ln746_fu_658_p2 & icmp_ln414_2_fu_744_p2);

assign and_ln700_13_fu_1405_p2 = (p_Result_14_reg_6097 & icmp_ln414_4_fu_1400_p2);

assign and_ln700_1_fu_2354_p2 = (tmp_64_reg_6297 & icmp_ln414_6_fu_2349_p2);

assign and_ln700_2_fu_2526_p2 = (tmp_69_reg_6327 & icmp_ln414_7_fu_2521_p2);

assign and_ln700_3_fu_3206_p2 = (tmp_79_reg_6538 & icmp_ln414_8_fu_3201_p2);

assign and_ln700_4_fu_3378_p2 = (tmp_84_reg_6568 & icmp_ln414_9_fu_3373_p2);

assign and_ln700_5_fu_3550_p2 = (tmp_89_reg_6598 & icmp_ln414_10_fu_3545_p2);

assign and_ln700_6_fu_4200_p2 = (tmp_99_reg_6766 & icmp_ln414_11_fu_4195_p2);

assign and_ln700_7_fu_4372_p2 = (tmp_104_reg_6796 & icmp_ln414_12_fu_4367_p2);

assign and_ln700_8_fu_4633_p2 = (tmp_109_reg_6893 & icmp_ln414_13_fu_4628_p2);

assign and_ln700_9_fu_5208_p2 = (tmp_119_reg_7013 & icmp_ln414_14_fu_5203_p2);

assign and_ln700_fu_2182_p2 = (tmp_59_reg_6267 & icmp_ln414_5_fu_2177_p2);

assign and_ln779_10_fu_4279_p2 = (xor_ln779_10_fu_4273_p2 & icmp_ln879_12_fu_4243_p2);

assign and_ln779_11_fu_4451_p2 = (xor_ln779_11_fu_4445_p2 & icmp_ln879_14_fu_4415_p2);

assign and_ln779_12_fu_4712_p2 = (xor_ln779_12_fu_4706_p2 & icmp_ln879_16_fu_4676_p2);

assign and_ln779_13_fu_5287_p2 = (xor_ln779_13_fu_5281_p2 & icmp_ln879_18_fu_5251_p2);

assign and_ln779_14_fu_5459_p2 = (xor_ln779_14_fu_5453_p2 & icmp_ln879_20_fu_5423_p2);

assign and_ln779_1_fu_1687_p2 = (xor_ln779_2_fu_1681_p2 & Range2_all_ones_1_fu_1645_p2);

assign and_ln779_2_fu_1044_p2 = (xor_ln779_1_reg_5891 & Range2_all_ones_3_fu_1008_p3);

assign and_ln779_3_fu_1484_p2 = (xor_ln779_3_fu_1478_p2 & Range2_all_ones_4_fu_1448_p2);

assign and_ln779_4_fu_2261_p2 = (xor_ln779_4_fu_2255_p2 & icmp_ln879_fu_2225_p2);

assign and_ln779_5_fu_2433_p2 = (xor_ln779_5_fu_2427_p2 & icmp_ln879_2_fu_2397_p2);

assign and_ln779_6_fu_2605_p2 = (xor_ln779_6_fu_2599_p2 & icmp_ln879_4_fu_2569_p2);

assign and_ln779_7_fu_3285_p2 = (xor_ln779_7_fu_3279_p2 & icmp_ln879_6_fu_3249_p2);

assign and_ln779_8_fu_3457_p2 = (xor_ln779_8_fu_3451_p2 & icmp_ln879_8_fu_3421_p2);

assign and_ln779_9_fu_3629_p2 = (xor_ln779_9_fu_3623_p2 & icmp_ln879_10_fu_3593_p2);

assign and_ln779_fu_1247_p2 = (xor_ln779_reg_5854 & Range2_all_ones_fu_1213_p2);

assign and_ln781_10_fu_3643_p2 = (icmp_ln879_11_fu_3598_p2 & and_ln416_5_fu_3579_p2);

assign and_ln781_11_fu_4293_p2 = (icmp_ln879_13_fu_4248_p2 & and_ln416_6_fu_4229_p2);

assign and_ln781_12_fu_4465_p2 = (icmp_ln879_15_fu_4420_p2 & and_ln416_7_fu_4401_p2);

assign and_ln781_13_fu_4726_p2 = (icmp_ln879_17_fu_4681_p2 & and_ln416_8_fu_4662_p2);

assign and_ln781_14_fu_5301_p2 = (icmp_ln879_19_fu_5256_p2 & and_ln416_9_fu_5237_p2);

assign and_ln781_15_fu_5473_p2 = (icmp_ln879_21_fu_5428_p2 & and_ln416_10_fu_5409_p2);

assign and_ln781_1_fu_1701_p2 = (carry_4_fu_1621_p2 & Range1_all_ones_1_fu_1661_p2);

assign and_ln781_2_fu_879_p2 = (carry_6_reg_6028 & Range2_all_ones_5_reg_6039);

assign and_ln781_3_fu_1057_p2 = (carry_8_fu_1003_p2 & Range1_all_ones_3_fu_1024_p2);

assign and_ln781_4_fu_1498_p2 = (carry_10_fu_1434_p2 & Range1_all_ones_4_fu_1453_p2);

assign and_ln781_5_fu_2275_p2 = (icmp_ln879_1_fu_2230_p2 & and_ln416_fu_2211_p2);

assign and_ln781_6_fu_2447_p2 = (icmp_ln879_3_fu_2402_p2 & and_ln416_1_fu_2383_p2);

assign and_ln781_7_fu_2619_p2 = (icmp_ln879_5_fu_2574_p2 & and_ln416_2_fu_2555_p2);

assign and_ln781_8_fu_3299_p2 = (icmp_ln879_7_fu_3254_p2 & and_ln416_3_fu_3235_p2);

assign and_ln781_9_fu_3471_p2 = (icmp_ln879_9_fu_3426_p2 & and_ln416_4_fu_3407_p2);

assign and_ln781_fu_1259_p2 = (carry_2_reg_6057 & Range1_all_ones_fu_1228_p2);

assign and_ln785_10_fu_5496_p2 = (xor_ln785_36_fu_5491_p2 & or_ln785_22_fu_5485_p2);

assign and_ln785_16_fu_2867_p2 = (xor_ln785_15_fu_2861_p2 & or_ln785_9_fu_2855_p2);

assign and_ln785_17_fu_2978_p2 = (xor_ln785_16_fu_2972_p2 & or_ln785_10_fu_2966_p2);

assign and_ln785_18_fu_3911_p2 = (xor_ln785_23_fu_3906_p2 & or_ln785_14_fu_3900_p2);

assign and_ln785_19_fu_4033_p2 = (xor_ln785_24_fu_4027_p2 & or_ln785_15_fu_4021_p2);

assign and_ln785_1_fu_2470_p2 = (xor_ln785_12_fu_2465_p2 & or_ln785_7_fu_2459_p2);

assign and_ln785_20_fu_4908_p2 = (xor_ln785_31_fu_4903_p2 & or_ln785_19_fu_4898_p2);

assign and_ln785_21_fu_5053_p2 = (xor_ln785_32_fu_5047_p2 & or_ln785_20_fu_5041_p2);

assign and_ln785_2_fu_2642_p2 = (xor_ln785_14_fu_2637_p2 & or_ln785_8_fu_2631_p2);

assign and_ln785_3_fu_3322_p2 = (xor_ln785_18_fu_3317_p2 & or_ln785_11_fu_3311_p2);

assign and_ln785_4_fu_3494_p2 = (xor_ln785_20_fu_3489_p2 & or_ln785_12_fu_3483_p2);

assign and_ln785_5_fu_3666_p2 = (xor_ln785_22_fu_3661_p2 & or_ln785_13_fu_3655_p2);

assign and_ln785_6_fu_4316_p2 = (xor_ln785_26_fu_4311_p2 & or_ln785_16_fu_4305_p2);

assign and_ln785_7_fu_4488_p2 = (xor_ln785_28_fu_4483_p2 & or_ln785_17_fu_4477_p2);

assign and_ln785_8_fu_4749_p2 = (xor_ln785_30_fu_4744_p2 & or_ln785_18_fu_4738_p2);

assign and_ln785_9_fu_5324_p2 = (xor_ln785_34_fu_5319_p2 & or_ln785_21_fu_5313_p2);

assign and_ln785_fu_2298_p2 = (xor_ln785_10_fu_2293_p2 & or_ln785_6_fu_2287_p2);

assign and_ln786_12_fu_1928_p2 = (xor_ln786_6_fu_1922_p2 & tmp_55_fu_1906_p3);

assign and_ln786_13_fu_2002_p2 = (xor_ln786_7_fu_1996_p2 & tmp_57_fu_1980_p3);

assign and_ln786_14_fu_2304_p2 = (tmp_62_fu_2217_p3 & select_ln416_fu_2267_p3);

assign and_ln786_15_fu_2322_p2 = (xor_ln786_8_fu_2316_p2 & tmp_59_reg_6267);

assign and_ln786_16_fu_2476_p2 = (tmp_67_fu_2389_p3 & select_ln416_1_fu_2439_p3);

assign and_ln786_17_fu_2494_p2 = (xor_ln786_9_fu_2488_p2 & tmp_64_reg_6297);

assign and_ln786_18_fu_2648_p2 = (tmp_72_fu_2561_p3 & select_ln416_2_fu_2611_p3);

assign and_ln786_19_fu_2666_p2 = (xor_ln786_10_fu_2660_p2 & tmp_69_reg_6327);

assign and_ln786_20_fu_2891_p2 = (tmp_75_fu_2818_p3 & or_ln786_1_fu_2885_p2);

assign and_ln786_21_fu_3002_p2 = (tmp_77_fu_2929_p3 & or_ln786_2_fu_2996_p2);

assign and_ln786_22_fu_3328_p2 = (tmp_82_fu_3241_p3 & select_ln416_3_fu_3291_p3);

assign and_ln786_23_fu_3346_p2 = (xor_ln786_13_fu_3340_p2 & tmp_79_reg_6538);

assign and_ln786_24_fu_3500_p2 = (tmp_87_fu_3413_p3 & select_ln416_4_fu_3463_p3);

assign and_ln786_25_fu_3518_p2 = (xor_ln786_14_fu_3512_p2 & tmp_84_reg_6568);

assign and_ln786_26_fu_3672_p2 = (tmp_92_fu_3585_p3 & select_ln416_5_fu_3635_p3);

assign and_ln786_27_fu_3690_p2 = (xor_ln786_15_fu_3684_p2 & tmp_89_reg_6598);

assign and_ln786_28_fu_3934_p2 = (tmp_95_reg_6725 & or_ln786_3_fu_3928_p2);

assign and_ln786_29_fu_4057_p2 = (tmp_97_fu_3985_p3 & or_ln786_4_fu_4051_p2);

assign and_ln786_2_fu_1713_p2 = (p_Result_7_fu_1627_p3 & deleted_ones_1_fu_1693_p3);

assign and_ln786_30_fu_4322_p2 = (tmp_102_fu_4235_p3 & select_ln416_6_fu_4285_p3);

assign and_ln786_31_fu_4340_p2 = (xor_ln786_18_fu_4334_p2 & tmp_99_reg_6766);

assign and_ln786_32_fu_4494_p2 = (tmp_107_fu_4407_p3 & select_ln416_7_fu_4457_p3);

assign and_ln786_33_fu_4512_p2 = (xor_ln786_19_fu_4506_p2 & tmp_104_reg_6796);

assign and_ln786_34_fu_4755_p2 = (tmp_112_fu_4668_p3 & select_ln416_8_fu_4718_p3);

assign and_ln786_35_fu_4773_p2 = (xor_ln786_20_fu_4767_p2 & tmp_109_reg_6893);

assign and_ln786_36_fu_4930_p2 = (tmp_115_reg_6962 & or_ln786_5_fu_4924_p2);

assign and_ln786_37_fu_5077_p2 = (tmp_117_fu_5005_p3 & or_ln786_6_fu_5071_p2);

assign and_ln786_38_fu_5330_p2 = (tmp_122_fu_5243_p3 & select_ln416_9_fu_5293_p3);

assign and_ln786_39_fu_5348_p2 = (xor_ln786_23_fu_5342_p2 & tmp_119_reg_7013);

assign and_ln786_40_fu_5502_p2 = (tmp_127_fu_5415_p3 & select_ln416_10_fu_5465_p3);

assign and_ln786_41_fu_5520_p2 = (xor_ln786_24_fu_5514_p2 & tmp_124_reg_7043);

assign and_ln786_4_fu_820_p2 = (p_Result_10_fu_786_p3 & or_ln416_fu_814_p2);

assign and_ln786_5_fu_897_p2 = (and_ln786_4_reg_6046 & Range2_all_ones_5_reg_6039);

assign and_ln786_7_fu_1080_p2 = (grp_fu_268_p3 & deleted_ones_2_fu_1049_p3);

assign and_ln786_9_fu_1527_p2 = (p_Result_16_fu_1440_p3 & deleted_ones_3_fu_1490_p3);

assign and_ln786_fu_1280_p2 = (p_Result_4_reg_6064 & deleted_ones_fu_1252_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_2_V_full_n == 1'b0)) | ((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_1_V_full_n == 1'b0)) | ((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_0_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_2_V_full_n == 1'b0)) | ((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_1_V_full_n == 1'b0)) | ((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_0_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter25 == 1'b1) & (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_2_V_full_n == 1'b0)) | ((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_1_V_full_n == 1'b0)) | ((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_0_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp0_stage0_iter25 = (((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_2_V_full_n == 1'b0)) | ((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_1_V_full_n == 1'b0)) | ((icmp_ln26_reg_5927_pp0_iter24_reg == 1'd0) & (img_0_data_stream_0_V_full_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign carry_10_fu_1434_p2 = (xor_ln416_6_fu_1428_p2 & p_Result_15_fu_1393_p3);

assign carry_2_fu_863_p2 = (xor_ln416_2_fu_857_p2 & p_Result_3_reg_5849);

assign carry_4_fu_1621_p2 = (xor_ln416_3_fu_1615_p2 & p_Result_6_fu_1578_p3);

assign carry_6_fu_780_p2 = (xor_ln416_4_fu_774_p2 & select_ln746_4_fu_692_p3);

assign carry_8_fu_1003_p2 = (xor_ln416_fu_997_p2 & p_Result_12_reg_5886);

assign carry_fu_1176_p2 = (tmp_29_fu_1168_p3 ^ 1'd1);

assign col_fu_585_p2 = (select_ln746_fu_481_p3 + 4'd1);

assign deleted_ones_1_fu_1693_p3 = ((carry_4_fu_1621_p2[0:0] === 1'b1) ? and_ln779_1_fu_1687_p2 : Range1_all_ones_1_fu_1661_p2);

assign deleted_ones_2_fu_1049_p3 = ((carry_8_fu_1003_p2[0:0] === 1'b1) ? and_ln779_2_fu_1044_p2 : Range1_all_ones_3_fu_1024_p2);

assign deleted_ones_3_fu_1490_p3 = ((carry_10_fu_1434_p2[0:0] === 1'b1) ? and_ln779_3_fu_1484_p2 : Range1_all_ones_4_fu_1453_p2);

assign deleted_ones_fu_1252_p3 = ((carry_2_reg_6057[0:0] === 1'b1) ? and_ln779_fu_1247_p2 : Range1_all_ones_fu_1228_p2);

assign deleted_zeros_1_fu_1796_p3 = ((carry_4_reg_6167[0:0] === 1'b1) ? Range1_all_ones_1_reg_6177 : Range1_all_zeros_1_reg_6182);

assign deleted_zeros_2_fu_1036_p3 = ((carry_8_fu_1003_p2[0:0] === 1'b1) ? Range1_all_ones_3_fu_1024_p2 : Range1_all_zeros_2_fu_1030_p2);

assign deleted_zeros_3_fu_1463_p3 = ((carry_10_fu_1434_p2[0:0] === 1'b1) ? Range1_all_ones_4_fu_1453_p2 : Range1_all_zeros_3_fu_1458_p2);

assign deleted_zeros_fu_1240_p3 = ((carry_2_reg_6057[0:0] === 1'b1) ? Range1_all_ones_fu_1228_p2 : Range1_all_zeros_fu_1234_p2);

assign grp_fu_268_p3 = grp_fu_268_p1[32'd32];

assign icmp_ln1497_1_fu_3812_p2 = ((tmp_94_fu_3802_p4 != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1497_2_fu_4808_p2 = ((tmp_114_fu_4798_p4 != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1497_3_fu_5613_p2 = ((tmp_129_fu_5603_p4 != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1497_fu_2792_p2 = ((tmp_74_fu_2782_p4 != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_463_p2 = ((indvar_flatten_reg_235 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_475_p2 = ((p_Val2_1_reg_257 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln414_10_fu_3545_p2 = ((trunc_ln414_8_reg_6605 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_11_fu_4195_p2 = ((trunc_ln414_9_reg_6773 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_12_fu_4367_p2 = ((trunc_ln414_10_reg_6803 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_13_fu_4628_p2 = ((trunc_ln414_11_reg_6900 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_14_fu_5203_p2 = ((trunc_ln414_12_reg_7020 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_15_fu_5375_p2 = ((trunc_ln414_13_reg_7050 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_16_fu_579_p2 = ((tmp_4_fu_571_p3 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_1_fu_1586_p2 = ((trunc_ln414_1_reg_6125 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_744_p2 = ((tmp_s_fu_736_p3 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_3_fu_962_p2 = ((trunc_ln718_2_fu_959_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_4_fu_1400_p2 = ((trunc_ln414_2_reg_6104 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_5_fu_2177_p2 = ((trunc_ln414_3_reg_6274 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_6_fu_2349_p2 = ((trunc_ln414_4_reg_6304 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_7_fu_2521_p2 = ((trunc_ln414_5_reg_6334 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_8_fu_3201_p2 = ((trunc_ln414_6_reg_6545 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_9_fu_3373_p2 = ((trunc_ln414_7_reg_6575 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_829_p2 = ((trunc_ln718_fu_826_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_10_fu_5433_p2 = ((p_Result_125_i_3_reg_7060 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_1_fu_2407_p2 = ((p_Result_125_i_reg_6314 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_2_fu_2579_p2 = ((p_Result_130_i_reg_6344 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_3_fu_3259_p2 = ((p_Result_120_i_1_reg_6555 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_4_fu_3431_p2 = ((p_Result_125_i_1_reg_6585 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_5_fu_3603_p2 = ((p_Result_130_i_1_reg_6615 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_6_fu_4253_p2 = ((p_Result_120_i_2_reg_6783 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_7_fu_4425_p2 = ((p_Result_125_i_2_reg_6813 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_8_fu_4686_p2 = ((p_Result_130_i_2_reg_6910 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_9_fu_5261_p2 = ((p_Result_120_i_3_reg_7030 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_2235_p2 = ((p_Result_120_i_reg_6284 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_1_fu_2960_p2 = ((tmp_9_fu_2950_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_2_fu_3895_p2 = ((p_Result_112_i_2_reg_6731 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_3_fu_4015_p2 = ((tmp_11_fu_4005_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_4_fu_4893_p2 = ((p_Result_112_i_3_reg_6980 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_5_fu_5035_p2 = ((tmp_13_fu_5025_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_2849_p2 = ((p_Result_112_i_1_fu_2839_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_2990_p2 = ((tmp_9_fu_2950_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_2_fu_3923_p2 = ((p_Result_112_i_2_reg_6731 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_3_fu_4045_p2 = ((tmp_11_fu_4005_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_4_fu_4919_p2 = ((p_Result_112_i_3_reg_6980 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_5_fu_5065_p2 = ((tmp_13_fu_5025_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_2879_p2 = ((p_Result_112_i_1_fu_2839_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_3593_p2 = ((p_Result_129_i_1_reg_6610 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_3598_p2 = ((p_Result_130_i_1_reg_6615 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_4243_p2 = ((p_Result_119_i_2_reg_6778 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_4248_p2 = ((p_Result_120_i_2_reg_6783 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_4415_p2 = ((p_Result_124_i_2_reg_6808 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_4420_p2 = ((p_Result_125_i_2_reg_6813 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_4676_p2 = ((p_Result_129_i_2_reg_6905 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_4681_p2 = ((p_Result_130_i_2_reg_6910 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_5251_p2 = ((p_Result_119_i_3_reg_7025 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_5256_p2 = ((p_Result_120_i_3_reg_7030 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_2230_p2 = ((p_Result_120_i_reg_6284 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_5423_p2 = ((p_Result_124_i_3_reg_7055 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_5428_p2 = ((p_Result_125_i_3_reg_7060 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_2397_p2 = ((p_Result_124_i_reg_6309 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_2402_p2 = ((p_Result_125_i_reg_6314 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_2569_p2 = ((p_Result_129_i_reg_6339 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_2574_p2 = ((p_Result_130_i_reg_6344 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_3249_p2 = ((p_Result_119_i_1_reg_6550 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_3254_p2 = ((p_Result_120_i_1_reg_6555 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_3421_p2 = ((p_Result_124_i_1_reg_6580 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_3426_p2 = ((p_Result_125_i_1_reg_6585 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2225_p2 = ((p_Result_119_i_reg_6279 == 2'd3) ? 1'b1 : 1'b0);

assign imag_btm_V_fu_1136_p3 = ((or_ln340_10_fu_1114_p2[0:0] === 1'b1) ? select_ln340_4_fu_1120_p3 : select_ln388_3_fu_1128_p3);

assign imag_top_V_fu_951_p3 = ((or_ln340_7_fu_929_p2[0:0] === 1'b1) ? select_ln340_3_fu_935_p3 : select_ln388_2_fu_943_p3);

assign img_0_data_stream_0_V_din = select_ln746_reg_5946_pp0_iter24_reg;

assign img_0_data_stream_1_V_din = tmp_132_fu_5673_p1;

assign img_0_data_stream_2_V_din = tmp_132_fu_5673_p1;

assign lhs_V_fu_1766_p1 = p_Val2_20_fu_1758_p3;

assign mul_ln1118_10_fu_5816_p0 = sext_ln1116_10_fu_5156_p1;

assign mul_ln1118_10_fu_5816_p1 = sext_ln1116_10_fu_5156_p1;

assign mul_ln1118_12_fu_5691_p0 = mul_ln1118_12_fu_5691_p00;

assign mul_ln1118_12_fu_5691_p00 = select_ln340_26_fu_621_p3;

assign mul_ln1118_12_fu_5691_p1 = 31'd5461;

assign mul_ln1118_1_fu_5726_p0 = sext_ln1116_1_fu_2099_p1;

assign mul_ln1118_1_fu_5726_p1 = sext_ln1116_1_fu_2099_p1;

assign mul_ln1118_2_fu_5736_p0 = sext_ln1116_2_fu_2130_p1;

assign mul_ln1118_2_fu_5736_p1 = sext_ln1116_2_fu_2130_p1;

assign mul_ln1118_3_fu_5746_p0 = sext_ln1116_3_fu_3092_p1;

assign mul_ln1118_3_fu_5746_p1 = sext_ln1116_3_fu_3092_p1;

assign mul_ln1118_4_fu_5756_p0 = sext_ln1116_4_fu_3123_p1;

assign mul_ln1118_4_fu_5756_p1 = sext_ln1116_4_fu_3123_p1;

assign mul_ln1118_5_fu_5766_p0 = sext_ln1116_5_fu_3154_p1;

assign mul_ln1118_5_fu_5766_p1 = sext_ln1116_5_fu_3154_p1;

assign mul_ln1118_6_fu_5776_p0 = sext_ln1116_6_fu_4105_p1;

assign mul_ln1118_6_fu_5776_p1 = sext_ln1116_6_fu_4105_p1;

assign mul_ln1118_7_fu_5786_p0 = sext_ln1116_7_fu_4136_p1;

assign mul_ln1118_7_fu_5786_p1 = sext_ln1116_7_fu_4136_p1;

assign mul_ln1118_8_fu_5796_p0 = sext_ln1116_8_fu_4523_p1;

assign mul_ln1118_8_fu_5796_p1 = sext_ln1116_8_fu_4523_p1;

assign mul_ln1118_9_fu_5806_p0 = sext_ln1116_9_fu_5125_p1;

assign mul_ln1118_9_fu_5806_p1 = sext_ln1116_9_fu_5125_p1;

assign mul_ln1118_fu_5716_p0 = sext_ln1116_fu_2068_p1;

assign mul_ln1118_fu_5716_p1 = sext_ln1116_fu_2068_p1;

assign or_ln340_10_fu_1114_p2 = (or_ln340_11_fu_1109_p2 | and_ln781_3_fu_1057_p2);

assign or_ln340_11_fu_1109_p2 = (xor_ln785_5_reg_5896 | and_ln786_7_fu_1080_p2);

assign or_ln340_12_fu_1550_p2 = (underflow_4_fu_1545_p2 | overflow_6_fu_1521_p2);

assign or_ln340_13_fu_1741_p2 = (or_ln340_14_fu_1737_p2 | and_ln781_4_reg_6136);

assign or_ln340_14_fu_1737_p2 = (xor_ln785_8_reg_6141 | and_ln786_9_reg_6146);

assign or_ln340_15_fu_1875_p2 = (xor_ln340_1_fu_1870_p2 | p_Result_18_reg_6222);

assign or_ln340_16_fu_1946_p2 = (xor_ln340_3_fu_1940_p2 | tmp_56_fu_1914_p3);

assign or_ln340_17_fu_2020_p2 = (xor_ln340_5_fu_2014_p2 | tmp_58_fu_1988_p3);

assign or_ln340_18_fu_2327_p2 = (and_ln786_15_fu_2322_p2 | and_ln785_fu_2298_p2);

assign or_ln340_19_fu_2677_p2 = (xor_ln785_10_reg_6361 | and_ln786_14_reg_6366);

assign or_ln340_1_fu_1313_p2 = (or_ln340_2_fu_1308_p2 | and_ln781_fu_1259_p2);

assign or_ln340_20_fu_2681_p2 = (or_ln340_19_fu_2677_p2 | and_ln781_5_reg_6356);

assign or_ln340_21_fu_2499_p2 = (and_ln786_17_fu_2494_p2 | and_ln785_1_fu_2470_p2);

assign or_ln340_22_fu_2706_p2 = (xor_ln785_12_reg_6392 | and_ln786_16_reg_6397);

assign or_ln340_23_fu_2710_p2 = (or_ln340_22_fu_2706_p2 | and_ln781_6_reg_6387);

assign or_ln340_24_fu_2671_p2 = (and_ln786_19_fu_2666_p2 | and_ln785_2_fu_2642_p2);

assign or_ln340_25_fu_2735_p2 = (xor_ln785_14_reg_6423 | and_ln786_18_reg_6428);

assign or_ln340_26_fu_2739_p2 = (or_ln340_25_fu_2735_p2 | and_ln781_7_reg_6418);

assign or_ln340_27_fu_3008_p2 = (and_ln786_20_reg_6490 | and_ln785_16_reg_6484);

assign or_ln340_28_fu_3017_p2 = (xor_ln340_6_fu_3012_p2 | and_ln785_16_reg_6484);

assign or_ln340_29_fu_3043_p2 = (and_ln786_21_reg_6509 | and_ln785_17_reg_6503);

assign or_ln340_2_fu_1308_p2 = (xor_ln785_1_reg_5859 | and_ln786_fu_1280_p2);

assign or_ln340_30_fu_3052_p2 = (xor_ln340_7_fu_3047_p2 | and_ln785_17_reg_6503);

assign or_ln340_31_fu_3351_p2 = (and_ln786_23_fu_3346_p2 | and_ln785_3_fu_3322_p2);

assign or_ln340_32_fu_3701_p2 = (xor_ln785_18_reg_6632 | and_ln786_22_reg_6637);

assign or_ln340_33_fu_3705_p2 = (or_ln340_32_fu_3701_p2 | and_ln781_8_reg_6627);

assign or_ln340_34_fu_3523_p2 = (and_ln786_25_fu_3518_p2 | and_ln785_4_fu_3494_p2);

assign or_ln340_35_fu_3730_p2 = (xor_ln785_20_reg_6663 | and_ln786_24_reg_6668);

assign or_ln340_36_fu_3734_p2 = (or_ln340_35_fu_3730_p2 | and_ln781_9_reg_6658);

assign or_ln340_37_fu_3695_p2 = (and_ln786_27_fu_3690_p2 | and_ln785_5_fu_3666_p2);

assign or_ln340_38_fu_3759_p2 = (xor_ln785_22_reg_6694 | and_ln786_26_reg_6699);

assign or_ln340_39_fu_3763_p2 = (or_ln340_38_fu_3759_p2 | and_ln781_10_reg_6689);

assign or_ln340_3_fu_1817_p2 = (underflow_1_reg_6203 | overflow_2_fu_1812_p2);

assign or_ln340_40_fu_3939_p2 = (and_ln786_28_fu_3934_p2 | and_ln785_18_fu_3911_p2);

assign or_ln340_41_fu_3951_p2 = (xor_ln340_8_fu_3945_p2 | and_ln785_18_fu_3911_p2);

assign or_ln340_42_fu_4063_p2 = (and_ln786_29_fu_4057_p2 | and_ln785_19_fu_4033_p2);

assign or_ln340_43_fu_4075_p2 = (xor_ln340_9_fu_4069_p2 | and_ln785_19_fu_4033_p2);

assign or_ln340_44_fu_4345_p2 = (and_ln786_31_fu_4340_p2 | and_ln785_6_fu_4316_p2);

assign or_ln340_45_fu_4554_p2 = (xor_ln785_26_reg_6835 | and_ln786_30_reg_6840);

assign or_ln340_46_fu_4558_p2 = (or_ln340_45_fu_4554_p2 | and_ln781_11_reg_6830);

assign or_ln340_47_fu_4517_p2 = (and_ln786_33_fu_4512_p2 | and_ln785_7_fu_4488_p2);

assign or_ln340_48_fu_4583_p2 = (xor_ln785_28_reg_6866 | and_ln786_32_reg_6871);

assign or_ln340_49_fu_4587_p2 = (or_ln340_48_fu_4583_p2 | and_ln781_12_reg_6861);

assign or_ln340_4_fu_1826_p2 = (or_ln340_5_fu_1822_p2 | and_ln781_1_reg_6187);

assign or_ln340_50_fu_4778_p2 = (and_ln786_35_fu_4773_p2 | and_ln785_8_fu_4749_p2);

assign or_ln340_51_fu_4864_p2 = (xor_ln785_30_reg_6932 | and_ln786_34_reg_6937);

assign or_ln340_52_fu_4868_p2 = (or_ln340_51_fu_4864_p2 | and_ln781_13_reg_6927);

assign or_ln340_53_fu_4935_p2 = (and_ln786_36_fu_4930_p2 | and_ln785_20_fu_4908_p2);

assign or_ln340_54_fu_4947_p2 = (xor_ln340_10_fu_4941_p2 | and_ln785_20_fu_4908_p2);

assign or_ln340_55_fu_5083_p2 = (and_ln786_37_fu_5077_p2 | and_ln785_21_fu_5053_p2);

assign or_ln340_56_fu_5095_p2 = (xor_ln340_11_fu_5089_p2 | and_ln785_21_fu_5053_p2);

assign or_ln340_57_fu_5353_p2 = (and_ln786_39_fu_5348_p2 | and_ln785_9_fu_5324_p2);

assign or_ln340_58_fu_5531_p2 = (xor_ln785_34_reg_7077 | and_ln786_38_reg_7082);

assign or_ln340_59_fu_5535_p2 = (or_ln340_58_fu_5531_p2 | and_ln781_14_reg_7072);

assign or_ln340_5_fu_1822_p2 = (xor_ln785_3_reg_6192 | and_ln786_2_reg_6198);

assign or_ln340_60_fu_5525_p2 = (and_ln786_41_fu_5520_p2 | and_ln785_10_fu_5496_p2);

assign or_ln340_61_fu_5560_p2 = (xor_ln785_36_reg_7108 | and_ln786_40_reg_7113);

assign or_ln340_62_fu_5564_p2 = (or_ln340_61_fu_5560_p2 | and_ln781_15_reg_7103);

assign or_ln340_6_fu_918_p2 = (underflow_2_fu_913_p2 | overflow_4_fu_892_p2);

assign or_ln340_7_fu_929_p2 = (or_ln340_8_fu_924_p2 | and_ln781_2_fu_879_p2);

assign or_ln340_8_fu_924_p2 = (select_ln746_7_reg_6012 | and_ln786_5_fu_897_p2);

assign or_ln340_9_fu_1103_p2 = (underflow_3_fu_1098_p2 | overflow_5_fu_1075_p2);

assign or_ln340_fu_1302_p2 = (underflow_fu_1297_p2 | overflow_1_fu_1275_p2);

assign or_ln416_1_fu_808_p2 = (xor_ln416_5_fu_802_p2 | tmp_42_fu_766_p3);

assign or_ln416_fu_814_p2 = (select_ln746_6_fu_726_p3 | or_ln416_1_fu_808_p2);

assign or_ln785_10_fu_2966_p2 = (tmp_78_fu_2942_p3 | icmp_ln785_1_fu_2960_p2);

assign or_ln785_11_fu_3311_p2 = (xor_ln785_17_fu_3305_p2 | tmp_82_fu_3241_p3);

assign or_ln785_12_fu_3483_p2 = (xor_ln785_19_fu_3477_p2 | tmp_87_fu_3413_p3);

assign or_ln785_13_fu_3655_p2 = (xor_ln785_21_fu_3649_p2 | tmp_92_fu_3585_p3);

assign or_ln785_14_fu_3900_p2 = (tmp_96_fu_3887_p3 | icmp_ln785_2_fu_3895_p2);

assign or_ln785_15_fu_4021_p2 = (tmp_98_fu_3997_p3 | icmp_ln785_3_fu_4015_p2);

assign or_ln785_16_fu_4305_p2 = (xor_ln785_25_fu_4299_p2 | tmp_102_fu_4235_p3);

assign or_ln785_17_fu_4477_p2 = (xor_ln785_27_fu_4471_p2 | tmp_107_fu_4407_p3);

assign or_ln785_18_fu_4738_p2 = (xor_ln785_29_fu_4732_p2 | tmp_112_fu_4668_p3);

assign or_ln785_19_fu_4898_p2 = (tmp_116_reg_6974 | icmp_ln785_4_fu_4893_p2);

assign or_ln785_1_fu_1807_p2 = (xor_ln785_2_fu_1801_p2 | p_Result_7_reg_6172);

assign or_ln785_20_fu_5041_p2 = (tmp_118_fu_5017_p3 | icmp_ln785_5_fu_5035_p2);

assign or_ln785_21_fu_5313_p2 = (xor_ln785_33_fu_5307_p2 | tmp_122_fu_5243_p3);

assign or_ln785_22_fu_5485_p2 = (xor_ln785_35_fu_5479_p2 | tmp_127_fu_5415_p3);

assign or_ln785_3_fu_887_p2 = (xor_ln785_4_fu_883_p2 | p_Result_10_reg_6034);

assign or_ln785_4_fu_1069_p2 = (xor_ln785_6_fu_1063_p2 | grp_fu_268_p3);

assign or_ln785_5_fu_1510_p2 = (xor_ln785_7_fu_1504_p2 | p_Result_16_fu_1440_p3);

assign or_ln785_6_fu_2287_p2 = (xor_ln785_9_fu_2281_p2 | tmp_62_fu_2217_p3);

assign or_ln785_7_fu_2459_p2 = (xor_ln785_11_fu_2453_p2 | tmp_67_fu_2389_p3);

assign or_ln785_8_fu_2631_p2 = (xor_ln785_13_fu_2625_p2 | tmp_72_fu_2561_p3);

assign or_ln785_9_fu_2855_p2 = (tmp_76_fu_2831_p3 | icmp_ln785_fu_2849_p2);

assign or_ln785_fu_1270_p2 = (xor_ln785_fu_1264_p2 | p_Result_4_reg_6064);

assign or_ln786_10_fu_1086_p2 = (and_ln786_7_fu_1080_p2 | and_ln781_3_fu_1057_p2);

assign or_ln786_11_fu_1533_p2 = (and_ln786_9_fu_1527_p2 | and_ln781_4_fu_1498_p2);

assign or_ln786_12_fu_2310_p2 = (and_ln786_14_fu_2304_p2 | and_ln781_5_fu_2275_p2);

assign or_ln786_13_fu_2482_p2 = (and_ln786_16_fu_2476_p2 | and_ln781_6_fu_2447_p2);

assign or_ln786_14_fu_2654_p2 = (and_ln786_18_fu_2648_p2 | and_ln781_7_fu_2619_p2);

assign or_ln786_15_fu_3334_p2 = (and_ln786_22_fu_3328_p2 | and_ln781_8_fu_3299_p2);

assign or_ln786_16_fu_3506_p2 = (and_ln786_24_fu_3500_p2 | and_ln781_9_fu_3471_p2);

assign or_ln786_17_fu_3678_p2 = (and_ln786_26_fu_3672_p2 | and_ln781_10_fu_3643_p2);

assign or_ln786_18_fu_4328_p2 = (and_ln786_30_fu_4322_p2 | and_ln781_11_fu_4293_p2);

assign or_ln786_19_fu_4500_p2 = (and_ln786_32_fu_4494_p2 | and_ln781_12_fu_4465_p2);

assign or_ln786_1_fu_2885_p2 = (xor_ln786_11_fu_2873_p2 | icmp_ln786_fu_2879_p2);

assign or_ln786_20_fu_4761_p2 = (and_ln786_34_fu_4755_p2 | and_ln781_13_fu_4726_p2);

assign or_ln786_21_fu_5336_p2 = (and_ln786_38_fu_5330_p2 | and_ln781_14_fu_5301_p2);

assign or_ln786_22_fu_5508_p2 = (and_ln786_40_fu_5502_p2 | and_ln781_15_fu_5473_p2);

assign or_ln786_2_fu_2996_p2 = (xor_ln786_12_fu_2984_p2 | icmp_ln786_1_fu_2990_p2);

assign or_ln786_3_fu_3928_p2 = (xor_ln786_16_fu_3917_p2 | icmp_ln786_2_fu_3923_p2);

assign or_ln786_4_fu_4051_p2 = (xor_ln786_17_fu_4039_p2 | icmp_ln786_3_fu_4045_p2);

assign or_ln786_5_fu_4924_p2 = (xor_ln786_21_fu_4914_p2 | icmp_ln786_4_fu_4919_p2);

assign or_ln786_6_fu_5071_p2 = (xor_ln786_22_fu_5059_p2 | icmp_ln786_5_fu_5065_p2);

assign or_ln786_7_fu_1190_p2 = (p_Result_1_fu_1182_p3 | carry_fu_1176_p2);

assign or_ln786_8_fu_1719_p2 = (and_ln786_2_fu_1713_p2 | and_ln781_1_fu_1701_p2);

assign or_ln786_9_fu_901_p2 = (and_ln786_5_fu_897_p2 | and_ln781_2_fu_879_p2);

assign or_ln786_fu_1285_p2 = (and_ln786_fu_1280_p2 | and_ln781_fu_1259_p2);

assign overflow_1_fu_1275_p2 = (xor_ln785_1_reg_5859 & or_ln785_fu_1270_p2);

assign overflow_2_fu_1812_p2 = (xor_ln785_3_reg_6192 & or_ln785_1_fu_1807_p2);

assign overflow_4_fu_892_p2 = (select_ln746_7_reg_6012 & or_ln785_3_fu_887_p2);

assign overflow_5_fu_1075_p2 = (xor_ln785_5_reg_5896 & or_ln785_4_fu_1069_p2);

assign overflow_6_fu_1521_p2 = (xor_ln785_8_fu_1516_p2 & or_ln785_5_fu_1510_p2);

assign overflow_fu_543_p2 = (tmp_27_fu_535_p3 | p_Result_s_fu_527_p3);

assign p_Result_10_fu_786_p3 = p_Val2_14_fu_760_p2[32'd15];

assign p_Result_112_i_1_fu_2839_p4 = {{add_ln1192_2_fu_2812_p2[19:18]}};

assign p_Result_11_fu_382_p3 = r_V_3_fu_375_p2[32'd34];

assign p_Result_15_fu_1393_p3 = r_V_4_reg_6090[32'd32];

assign p_Result_16_fu_1440_p3 = p_Val2_19_fu_1414_p2[32'd17];

assign p_Result_1_fu_1182_p3 = p_Val2_2_fu_1158_p2[32'd15];

assign p_Result_2_fu_305_p3 = r_V_fu_299_p2[32'd35];

assign p_Result_5_fu_1560_p3 = ret_V_fu_1556_p2[32'd35];

assign p_Result_6_fu_1578_p3 = ret_V_fu_1556_p2[32'd32];

assign p_Result_7_fu_1627_p3 = p_Val2_9_fu_1601_p2[32'd17];

assign p_Result_84_i_fu_1204_p4 = {{r_V_reg_5831[35:34]}};

assign p_Result_85_i_fu_1219_p4 = {{r_V_reg_5831[35:33]}};

assign p_Result_8_fu_426_p3 = p_Val2_s_reg_246[32'd2];

assign p_Result_s_fu_527_p3 = select_ln746_fu_481_p3[32'd2];

assign p_Val2_11_fu_434_p3 = ((p_Result_8_fu_426_p3[0:0] === 1'b1) ? 17'd131071 : shl_ln1_fu_418_p3);

assign p_Val2_14_fu_760_p2 = ($signed(zext_ln402_fu_756_p1) + $signed(sext_ln746_fu_680_p1));

assign p_Val2_16_fu_982_p3 = {{tmp_5_fu_973_p4}, {and_ln414_1_fu_968_p2}};

assign p_Val2_18_fu_1384_p4 = {{r_V_4_reg_6090[32:15]}};

assign p_Val2_19_fu_1414_p2 = (zext_ln415_3_fu_1410_p1 + p_Val2_18_fu_1384_p4);

assign p_Val2_20_fu_1758_p3 = ((or_ln340_13_fu_1741_p2[0:0] === 1'b1) ? select_ln340_5_fu_1746_p3 : select_ln388_4_fu_1752_p3);

assign p_Val2_22_fu_1783_p1 = im_V;

assign p_Val2_22_fu_1783_p2 = ($signed(p_Val2_20_fu_1758_p3) + $signed(p_Val2_22_fu_1783_p1));

assign p_Val2_24_fu_1844_p3 = ((or_ln340_4_fu_1826_p2[0:0] === 1'b1) ? select_ln340_1_fu_1831_p3 : select_ln388_1_fu_1838_p3);

assign p_Val2_25_fu_1894_p3 = ((or_ln340_15_fu_1875_p2[0:0] === 1'b1) ? select_ln340_6_fu_1880_p3 : select_ln388_5_fu_1887_p3);

assign p_Val2_2_fu_1158_p2 = ($signed(zext_ln415_fu_1155_p1) + $signed(sext_ln718_fu_1151_p1));

assign p_Val2_5_fu_844_p2 = (zext_ln415_1_fu_840_p1 + p_Val2_4_reg_5844);

assign p_Val2_8_fu_1568_p4 = {{ret_V_fu_1556_p2[32:15]}};

assign p_Val2_9_fu_1601_p2 = (zext_ln415_2_fu_1597_p1 + p_Val2_8_fu_1568_p4);

assign p_s_fu_5619_p3 = ((icmp_ln1497_3_fu_5613_p2[0:0] === 1'b1) ? 3'd5 : 3'd4);

assign r_V_2_fu_5682_p0 = 31'd5461;

assign r_V_2_fu_5682_p1 = r_V_2_fu_5682_p10;

assign r_V_2_fu_5682_p10 = p_Val2_11_fu_434_p3;

assign r_V_3_fu_375_p2 = ($signed(35'd0) - $signed(sext_ln1118_4_fu_371_p1));

assign r_V_fu_299_p2 = ($signed(sext_ln1118_fu_283_p1) - $signed(sext_ln1118_3_fu_295_p1));

assign real_btm_V_fu_1333_p3 = ((or_ln340_1_fu_1313_p2[0:0] === 1'b1) ? select_ln340_fu_1319_p3 : select_ln388_fu_1326_p3);

assign real_top_V_fu_1196_p3 = ((or_ln786_7_fu_1190_p2[0:0] === 1'b1) ? sext_ln415_fu_1164_p1 : 18'd131072);

assign ret_V_1_fu_591_p2 = (trunc_ln703_reg_5912 ^ 30'd536870912);

assign ret_V_2_fu_1770_p2 = ($signed(lhs_V_fu_1766_p1) + $signed(sext_ln703_8_reg_5902));

assign ret_V_fu_1556_p2 = ($signed(sext_ln728_reg_5865) + $signed(r_V_1_reg_6120));

assign rhs_V_1_fu_2767_p1 = p_Val2_24_reg_6229_pp0_iter10_reg;

assign rhs_V_fu_351_p3 = {{re_V}, {15'd0}};

assign select_ln1497_1_fu_5645_p3 = ((icmp_ln1497_reg_6471_pp0_iter23_reg[0:0] === 1'b1) ? select_ln1497_fu_5637_p3 : 2'd1);

assign select_ln1497_fu_5637_p3 = ((and_ln1497_fu_5632_p2[0:0] === 1'b1) ? 2'd2 : 2'd3);

assign select_ln26_fu_507_p3 = ((icmp_ln28_fu_475_p2[0:0] === 1'b1) ? add_ln26_1_fu_489_p2 : p_Val2_s_reg_246);

assign select_ln340_10_fu_2715_p3 = ((or_ln340_21_reg_6407[0:0] === 1'b1) ? 18'd131071 : add_ln415_1_reg_6381);

assign select_ln340_11_fu_2744_p3 = ((or_ln340_24_reg_6438[0:0] === 1'b1) ? 18'd131071 : add_ln415_2_reg_6412);

assign select_ln340_12_fu_3022_p3 = ((or_ln340_27_fu_3008_p2[0:0] === 1'b1) ? 18'd131071 : add_ln703_reg_6478);

assign select_ln340_13_fu_3057_p3 = ((or_ln340_29_fu_3043_p2[0:0] === 1'b1) ? 18'd131071 : add_ln703_1_reg_6497);

assign select_ln340_14_fu_3710_p3 = ((or_ln340_31_reg_6647[0:0] === 1'b1) ? 18'd131071 : add_ln415_3_reg_6621);

assign select_ln340_15_fu_3739_p3 = ((or_ln340_34_reg_6678[0:0] === 1'b1) ? 18'd131071 : add_ln415_4_reg_6652);

assign select_ln340_16_fu_3768_p3 = ((or_ln340_37_reg_6709[0:0] === 1'b1) ? 18'd131071 : add_ln415_5_reg_6683);

assign select_ln340_17_fu_3957_p3 = ((or_ln340_40_fu_3939_p2[0:0] === 1'b1) ? 18'd131071 : add_ln703_2_fu_3883_p2);

assign select_ln340_18_fu_4081_p3 = ((or_ln340_42_fu_4063_p2[0:0] === 1'b1) ? 18'd131071 : add_ln703_3_fu_3993_p2);

assign select_ln340_19_fu_4563_p3 = ((or_ln340_44_reg_6850[0:0] === 1'b1) ? 18'd131071 : add_ln415_6_reg_6824);

assign select_ln340_1_fu_1831_p3 = ((or_ln340_3_fu_1817_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_9_reg_6161);

assign select_ln340_20_fu_4592_p3 = ((or_ln340_47_reg_6881[0:0] === 1'b1) ? 18'd131071 : add_ln415_7_reg_6855);

assign select_ln340_21_fu_4873_p3 = ((or_ln340_50_reg_6947[0:0] === 1'b1) ? 18'd131071 : add_ln415_8_reg_6921);

assign select_ln340_22_fu_4953_p3 = ((or_ln340_53_fu_4935_p2[0:0] === 1'b1) ? 18'd131071 : add_ln703_4_reg_6968);

assign select_ln340_23_fu_5101_p3 = ((or_ln340_55_fu_5083_p2[0:0] === 1'b1) ? 18'd131071 : add_ln703_5_fu_5013_p2);

assign select_ln340_24_fu_5540_p3 = ((or_ln340_57_reg_7092[0:0] === 1'b1) ? 18'd131071 : add_ln415_9_reg_7066);

assign select_ln340_25_fu_5569_p3 = ((or_ln340_60_reg_7123[0:0] === 1'b1) ? 18'd131071 : add_ln415_10_reg_7097);

assign select_ln340_26_fu_621_p3 = ((tmp_15_reg_5956[0:0] === 1'b1) ? 17'd131071 : shl_ln746_mid1_fu_614_p3);

assign select_ln340_27_fu_549_p3 = ((overflow_fu_543_p2[0:0] === 1'b1) ? 17'd131071 : trunc_ln2_fu_519_p3);

assign select_ln340_34_fu_1972_p3 = ((or_ln340_16_fu_1946_p2[0:0] === 1'b1) ? select_ln340_7_fu_1952_p3 : zext_ln388_fu_1968_p1);

assign select_ln340_35_fu_2046_p3 = ((or_ln340_17_fu_2020_p2[0:0] === 1'b1) ? select_ln340_8_fu_2026_p3 : zext_ln388_1_fu_2042_p1);

assign select_ln340_36_fu_2698_p3 = ((or_ln340_20_fu_2681_p2[0:0] === 1'b1) ? select_ln340_9_fu_2686_p3 : select_ln388_8_fu_2692_p3);

assign select_ln340_37_fu_2727_p3 = ((or_ln340_23_fu_2710_p2[0:0] === 1'b1) ? select_ln340_10_fu_2715_p3 : select_ln388_9_fu_2721_p3);

assign select_ln340_38_fu_2756_p3 = ((or_ln340_26_fu_2739_p2[0:0] === 1'b1) ? select_ln340_11_fu_2744_p3 : select_ln388_10_fu_2750_p3);

assign select_ln340_39_fu_3035_p3 = ((or_ln340_28_fu_3017_p2[0:0] === 1'b1) ? select_ln340_12_fu_3022_p3 : select_ln388_11_fu_3029_p3);

assign select_ln340_3_fu_935_p3 = ((or_ln340_6_fu_918_p2[0:0] === 1'b1) ? 18'd131071 : sext_ln415_1_fu_876_p1);

assign select_ln340_40_fu_3070_p3 = ((or_ln340_30_fu_3052_p2[0:0] === 1'b1) ? select_ln340_13_fu_3057_p3 : select_ln388_12_fu_3064_p3);

assign select_ln340_41_fu_3722_p3 = ((or_ln340_33_fu_3705_p2[0:0] === 1'b1) ? select_ln340_14_fu_3710_p3 : select_ln388_13_fu_3716_p3);

assign select_ln340_42_fu_3751_p3 = ((or_ln340_36_fu_3734_p2[0:0] === 1'b1) ? select_ln340_15_fu_3739_p3 : select_ln388_14_fu_3745_p3);

assign select_ln340_43_fu_3780_p3 = ((or_ln340_39_fu_3763_p2[0:0] === 1'b1) ? select_ln340_16_fu_3768_p3 : select_ln388_15_fu_3774_p3);

assign select_ln340_44_fu_3973_p3 = ((or_ln340_41_fu_3951_p2[0:0] === 1'b1) ? select_ln340_17_fu_3957_p3 : select_ln388_16_fu_3965_p3);

assign select_ln340_45_fu_4097_p3 = ((or_ln340_43_fu_4075_p2[0:0] === 1'b1) ? select_ln340_18_fu_4081_p3 : select_ln388_17_fu_4089_p3);

assign select_ln340_46_fu_4575_p3 = ((or_ln340_46_fu_4558_p2[0:0] === 1'b1) ? select_ln340_19_fu_4563_p3 : select_ln388_18_fu_4569_p3);

assign select_ln340_47_fu_4604_p3 = ((or_ln340_49_fu_4587_p2[0:0] === 1'b1) ? select_ln340_20_fu_4592_p3 : select_ln388_19_fu_4598_p3);

assign select_ln340_48_fu_4885_p3 = ((or_ln340_52_fu_4868_p2[0:0] === 1'b1) ? select_ln340_21_fu_4873_p3 : select_ln388_20_fu_4879_p3);

assign select_ln340_49_fu_4967_p3 = ((or_ln340_54_fu_4947_p2[0:0] === 1'b1) ? select_ln340_22_fu_4953_p3 : select_ln388_21_fu_4960_p3);

assign select_ln340_4_fu_1120_p3 = ((or_ln340_9_fu_1103_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_16_fu_982_p3);

assign select_ln340_50_fu_5117_p3 = ((or_ln340_56_fu_5095_p2[0:0] === 1'b1) ? select_ln340_23_fu_5101_p3 : select_ln388_22_fu_5109_p3);

assign select_ln340_51_fu_5552_p3 = ((or_ln340_59_fu_5535_p2[0:0] === 1'b1) ? select_ln340_24_fu_5540_p3 : select_ln388_23_fu_5546_p3);

assign select_ln340_52_fu_5581_p3 = ((or_ln340_62_fu_5564_p2[0:0] === 1'b1) ? select_ln340_25_fu_5569_p3 : select_ln388_24_fu_5575_p3);

assign select_ln340_5_fu_1746_p3 = ((or_ln340_12_reg_6156[0:0] === 1'b1) ? 18'd131071 : p_Val2_19_reg_6130);

assign select_ln340_6_fu_1880_p3 = ((xor_ln340_fu_1866_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_22_reg_6216);

assign select_ln340_7_fu_1952_p3 = ((xor_ln340_2_fu_1934_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_24_fu_1844_p3);

assign select_ln340_8_fu_2026_p3 = ((xor_ln340_4_fu_2008_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_25_fu_1894_p3);

assign select_ln340_9_fu_2686_p3 = ((or_ln340_18_reg_6376[0:0] === 1'b1) ? 18'd131071 : add_ln415_reg_6350);

assign select_ln340_fu_1319_p3 = ((or_ln340_fu_1302_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_5_reg_6051);

assign select_ln388_10_fu_2750_p3 = ((and_ln786_19_reg_6433[0:0] === 1'b1) ? 18'd131072 : add_ln415_2_reg_6412);

assign select_ln388_11_fu_3029_p3 = ((and_ln786_20_reg_6490[0:0] === 1'b1) ? 18'd131072 : add_ln703_reg_6478);

assign select_ln388_12_fu_3064_p3 = ((and_ln786_21_reg_6509[0:0] === 1'b1) ? 18'd131072 : add_ln703_1_reg_6497);

assign select_ln388_13_fu_3716_p3 = ((and_ln786_23_reg_6642[0:0] === 1'b1) ? 18'd131072 : add_ln415_3_reg_6621);

assign select_ln388_14_fu_3745_p3 = ((and_ln786_25_reg_6673[0:0] === 1'b1) ? 18'd131072 : add_ln415_4_reg_6652);

assign select_ln388_15_fu_3774_p3 = ((and_ln786_27_reg_6704[0:0] === 1'b1) ? 18'd131072 : add_ln415_5_reg_6683);

assign select_ln388_16_fu_3965_p3 = ((and_ln786_28_fu_3934_p2[0:0] === 1'b1) ? 18'd131072 : add_ln703_2_fu_3883_p2);

assign select_ln388_17_fu_4089_p3 = ((and_ln786_29_fu_4057_p2[0:0] === 1'b1) ? 18'd131072 : add_ln703_3_fu_3993_p2);

assign select_ln388_18_fu_4569_p3 = ((and_ln786_31_reg_6845[0:0] === 1'b1) ? 18'd131072 : add_ln415_6_reg_6824);

assign select_ln388_19_fu_4598_p3 = ((and_ln786_33_reg_6876[0:0] === 1'b1) ? 18'd131072 : add_ln415_7_reg_6855);

assign select_ln388_1_fu_1838_p3 = ((underflow_1_reg_6203[0:0] === 1'b1) ? 18'd131072 : p_Val2_9_reg_6161);

assign select_ln388_20_fu_4879_p3 = ((and_ln786_35_reg_6942[0:0] === 1'b1) ? 18'd131072 : add_ln415_8_reg_6921);

assign select_ln388_21_fu_4960_p3 = ((and_ln786_36_fu_4930_p2[0:0] === 1'b1) ? 18'd131072 : add_ln703_4_reg_6968);

assign select_ln388_22_fu_5109_p3 = ((and_ln786_37_fu_5077_p2[0:0] === 1'b1) ? 18'd131072 : add_ln703_5_fu_5013_p2);

assign select_ln388_23_fu_5546_p3 = ((and_ln786_39_reg_7087[0:0] === 1'b1) ? 18'd131072 : add_ln415_9_reg_7066);

assign select_ln388_24_fu_5575_p3 = ((and_ln786_41_reg_7118[0:0] === 1'b1) ? 18'd131072 : add_ln415_10_reg_7097);

assign select_ln388_2_fu_943_p3 = ((underflow_2_fu_913_p2[0:0] === 1'b1) ? 18'd131072 : sext_ln415_1_fu_876_p1);

assign select_ln388_3_fu_1128_p3 = ((underflow_3_fu_1098_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_16_fu_982_p3);

assign select_ln388_4_fu_1752_p3 = ((underflow_4_reg_6151[0:0] === 1'b1) ? 18'd131072 : p_Val2_19_reg_6130);

assign select_ln388_5_fu_1887_p3 = ((underflow_5_fu_1861_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_22_reg_6216);

assign select_ln388_6_fu_1960_p3 = ((and_ln786_12_fu_1928_p2[0:0] === 1'b1) ? 17'd0 : trunc_ln700_fu_1852_p1);

assign select_ln388_7_fu_2034_p3 = ((and_ln786_13_fu_2002_p2[0:0] === 1'b1) ? 17'd0 : trunc_ln700_1_fu_1902_p1);

assign select_ln388_8_fu_2692_p3 = ((and_ln786_15_reg_6371[0:0] === 1'b1) ? 18'd131072 : add_ln415_reg_6350);

assign select_ln388_9_fu_2721_p3 = ((and_ln786_17_reg_6402[0:0] === 1'b1) ? 18'd131072 : add_ln415_1_reg_6381);

assign select_ln388_fu_1326_p3 = ((underflow_fu_1297_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_5_reg_6051);

assign select_ln416_10_fu_5465_p3 = ((and_ln416_10_fu_5409_p2[0:0] === 1'b1) ? and_ln779_14_fu_5459_p2 : icmp_ln879_21_fu_5428_p2);

assign select_ln416_1_fu_2439_p3 = ((and_ln416_1_fu_2383_p2[0:0] === 1'b1) ? and_ln779_5_fu_2433_p2 : icmp_ln879_3_fu_2402_p2);

assign select_ln416_2_fu_2611_p3 = ((and_ln416_2_fu_2555_p2[0:0] === 1'b1) ? and_ln779_6_fu_2605_p2 : icmp_ln879_5_fu_2574_p2);

assign select_ln416_3_fu_3291_p3 = ((and_ln416_3_fu_3235_p2[0:0] === 1'b1) ? and_ln779_7_fu_3285_p2 : icmp_ln879_7_fu_3254_p2);

assign select_ln416_4_fu_3463_p3 = ((and_ln416_4_fu_3407_p2[0:0] === 1'b1) ? and_ln779_8_fu_3457_p2 : icmp_ln879_9_fu_3426_p2);

assign select_ln416_5_fu_3635_p3 = ((and_ln416_5_fu_3579_p2[0:0] === 1'b1) ? and_ln779_9_fu_3629_p2 : icmp_ln879_11_fu_3598_p2);

assign select_ln416_6_fu_4285_p3 = ((and_ln416_6_fu_4229_p2[0:0] === 1'b1) ? and_ln779_10_fu_4279_p2 : icmp_ln879_13_fu_4248_p2);

assign select_ln416_7_fu_4457_p3 = ((and_ln416_7_fu_4401_p2[0:0] === 1'b1) ? and_ln779_11_fu_4451_p2 : icmp_ln879_15_fu_4420_p2);

assign select_ln416_8_fu_4718_p3 = ((and_ln416_8_fu_4662_p2[0:0] === 1'b1) ? and_ln779_12_fu_4712_p2 : icmp_ln879_17_fu_4681_p2);

assign select_ln416_9_fu_5293_p3 = ((and_ln416_9_fu_5237_p2[0:0] === 1'b1) ? and_ln779_13_fu_5287_p2 : icmp_ln879_19_fu_5256_p2);

assign select_ln416_fu_2267_p3 = ((and_ln416_fu_2211_p2[0:0] === 1'b1) ? and_ln779_4_fu_2261_p2 : icmp_ln879_1_fu_2230_p2);

assign select_ln746_1_fu_647_p3 = ((icmp_ln28_reg_5936_pp0_iter1_reg[0:0] === 1'b1) ? xor_ln1193_1_fu_642_p2 : ret_V_1_reg_5981);

assign select_ln746_3_fu_674_p3 = ((icmp_ln28_reg_5936_pp0_iter1_reg[0:0] === 1'b1) ? trunc_ln708_15_mid1_fu_664_p4 : trunc_ln708_s_reg_5986);

assign select_ln746_4_fu_692_p3 = ((icmp_ln28_reg_5936_pp0_iter1_reg[0:0] === 1'b1) ? tmp_18_fu_684_p3 : p_Result_9_reg_5991);

assign select_ln746_5_fu_712_p3 = ((icmp_ln28_reg_5936_pp0_iter1_reg[0:0] === 1'b1) ? tmp_19_fu_698_p3 : tmp_21_fu_705_p3);

assign select_ln746_6_fu_726_p3 = ((icmp_ln28_reg_5936_pp0_iter1_reg[0:0] === 1'b1) ? tmp_23_fu_719_p3 : tmp_14_reg_5922_pp0_iter1_reg);

assign select_ln746_7_fu_653_p3 = ((icmp_ln28_reg_5936_pp0_iter1_reg[0:0] === 1'b1) ? tmp_17_reg_6007 : tmp_12_reg_5917_pp0_iter1_reg);

assign select_ln746_fu_481_p3 = ((icmp_ln28_fu_475_p2[0:0] === 1'b1) ? 4'd0 : p_Val2_1_reg_257);

assign select_ln777_10_fu_5438_p3 = ((and_ln416_10_fu_5409_p2[0:0] === 1'b1) ? icmp_ln879_21_fu_5428_p2 : icmp_ln768_10_fu_5433_p2);

assign select_ln777_1_fu_2412_p3 = ((and_ln416_1_fu_2383_p2[0:0] === 1'b1) ? icmp_ln879_3_fu_2402_p2 : icmp_ln768_1_fu_2407_p2);

assign select_ln777_2_fu_2584_p3 = ((and_ln416_2_fu_2555_p2[0:0] === 1'b1) ? icmp_ln879_5_fu_2574_p2 : icmp_ln768_2_fu_2579_p2);

assign select_ln777_3_fu_3264_p3 = ((and_ln416_3_fu_3235_p2[0:0] === 1'b1) ? icmp_ln879_7_fu_3254_p2 : icmp_ln768_3_fu_3259_p2);

assign select_ln777_4_fu_3436_p3 = ((and_ln416_4_fu_3407_p2[0:0] === 1'b1) ? icmp_ln879_9_fu_3426_p2 : icmp_ln768_4_fu_3431_p2);

assign select_ln777_5_fu_3608_p3 = ((and_ln416_5_fu_3579_p2[0:0] === 1'b1) ? icmp_ln879_11_fu_3598_p2 : icmp_ln768_5_fu_3603_p2);

assign select_ln777_6_fu_4258_p3 = ((and_ln416_6_fu_4229_p2[0:0] === 1'b1) ? icmp_ln879_13_fu_4248_p2 : icmp_ln768_6_fu_4253_p2);

assign select_ln777_7_fu_4430_p3 = ((and_ln416_7_fu_4401_p2[0:0] === 1'b1) ? icmp_ln879_15_fu_4420_p2 : icmp_ln768_7_fu_4425_p2);

assign select_ln777_8_fu_4691_p3 = ((and_ln416_8_fu_4662_p2[0:0] === 1'b1) ? icmp_ln879_17_fu_4681_p2 : icmp_ln768_8_fu_4686_p2);

assign select_ln777_9_fu_5266_p3 = ((and_ln416_9_fu_5237_p2[0:0] === 1'b1) ? icmp_ln879_19_fu_5256_p2 : icmp_ln768_9_fu_5261_p2);

assign select_ln777_fu_2240_p3 = ((and_ln416_fu_2211_p2[0:0] === 1'b1) ? icmp_ln879_1_fu_2230_p2 : icmp_ln768_fu_2235_p2);

assign sext_ln1116_10_fu_5156_p1 = $signed(select_ln340_50_reg_7001);

assign sext_ln1116_1_fu_2099_p1 = select_ln340_35_reg_6250;

assign sext_ln1116_2_fu_2130_p1 = $signed(add_ln1192_reg_6255);

assign sext_ln1116_3_fu_3092_p1 = select_ln340_39_reg_6516;

assign sext_ln1116_4_fu_3123_p1 = select_ln340_40_reg_6521;

assign sext_ln1116_5_fu_3154_p1 = $signed(add_ln1192_4_reg_6526);

assign sext_ln1116_6_fu_4105_p1 = select_ln340_44_reg_6747;

assign sext_ln1116_7_fu_4136_p1 = select_ln340_45_reg_6753;

assign sext_ln1116_8_fu_4523_p1 = $signed(add_ln1192_8_reg_6819);

assign sext_ln1116_9_fu_5125_p1 = $signed(select_ln340_49_reg_6986_pp0_iter21_reg);

assign sext_ln1116_fu_2068_p1 = select_ln340_34_reg_6245;

assign sext_ln1118_3_fu_295_p1 = $signed(shl_ln1118_1_fu_287_p3);

assign sext_ln1118_4_fu_371_p1 = $signed(shl_ln1118_2_fu_363_p3);

assign sext_ln1118_fu_283_p1 = $signed(shl_ln_fu_275_p3);

assign sext_ln415_1_fu_876_p1 = p_Val2_14_reg_6023;

assign sext_ln415_fu_1164_p1 = p_Val2_2_fu_1158_p2;

assign sext_ln703_10_fu_3082_p1 = select_ln340_40_fu_3070_p3;

assign sext_ln703_11_fu_3788_p1 = $signed(select_ln340_41_fu_3722_p3);

assign sext_ln703_12_fu_3792_p1 = select_ln340_42_fu_3751_p3;

assign sext_ln703_13_fu_3828_p1 = sub_ln1193_3_fu_3818_p2;

assign sext_ln703_14_fu_3855_p1 = $signed(select_ln340_43_fu_3780_p3);

assign sext_ln703_15_fu_3865_p1 = $signed(sub_ln1193_4_fu_3859_p2);

assign sext_ln703_16_fu_3869_p1 = select_ln340_42_fu_3751_p3;

assign sext_ln703_18_fu_4167_p1 = select_ln340_44_reg_6747;

assign sext_ln703_19_fu_4170_p1 = select_ln340_45_reg_6753;

assign sext_ln703_1_fu_2058_p1 = select_ln340_35_fu_2046_p3;

assign sext_ln703_20_fu_4784_p1 = $signed(select_ln340_46_fu_4575_p3);

assign sext_ln703_21_fu_4788_p1 = select_ln340_47_fu_4604_p3;

assign sext_ln703_22_fu_4824_p1 = sub_ln1193_6_fu_4814_p2;

assign sext_ln703_23_fu_4975_p1 = $signed(select_ln340_48_fu_4885_p3);

assign sext_ln703_24_fu_4984_p1 = $signed(sub_ln1193_7_fu_4979_p2);

assign sext_ln703_25_fu_4988_p1 = select_ln340_47_reg_6916;

assign sext_ln703_26_fu_2764_p1 = p_Val2_25_reg_6237_pp0_iter10_reg;

assign sext_ln703_27_fu_5593_p1 = $signed(select_ln340_51_fu_5552_p3);

assign sext_ln703_28_fu_5589_p1 = $signed(select_ln340_52_fu_5581_p3);

assign sext_ln703_2_fu_2770_p1 = $signed(select_ln340_36_reg_6443);

assign sext_ln703_3_fu_2773_p1 = select_ln340_37_reg_6448;

assign sext_ln703_4_fu_2808_p1 = sub_ln1193_fu_2798_p2;

assign sext_ln703_5_fu_2897_p1 = $signed(select_ln340_38_reg_6454);

assign sext_ln703_6_fu_2906_p1 = $signed(sub_ln1193_1_fu_2900_p2);

assign sext_ln703_7_fu_2910_p1 = select_ln340_37_reg_6448;

assign sext_ln703_8_fu_410_p0 = im_V;

assign sext_ln703_8_fu_410_p1 = sext_ln703_8_fu_410_p0;

assign sext_ln703_9_fu_3078_p1 = select_ln340_39_fu_3035_p3;

assign sext_ln703_fu_2054_p1 = select_ln340_34_fu_1972_p3;

assign sext_ln718_fu_1151_p1 = $signed(trunc_ln708_11_fu_1144_p3);

assign sext_ln728_fu_359_p1 = $signed(rhs_V_fu_351_p3);

assign sext_ln746_fu_680_p1 = $signed(select_ln746_3_fu_674_p3);

assign shl_ln1118_1_fu_287_p3 = {{zoom_factor_V}, {15'd0}};

assign shl_ln1118_2_fu_363_p3 = {{zoom_factor_V}, {16'd0}};

assign shl_ln1_fu_418_p3 = {{trunc_ln746_fu_414_p1}, {15'd0}};

assign shl_ln746_mid1_fu_614_p3 = {{trunc_ln746_1_reg_5951}, {15'd0}};

assign shl_ln_fu_275_p3 = {{zoom_factor_V}, {17'd0}};

assign start_out = real_start;

assign sub_ln1193_1_fu_2900_p2 = ($signed(sext_ln703_5_fu_2897_p1) - $signed(sext_ln703_2_fu_2770_p1));

assign sub_ln1193_2_fu_2913_p2 = ($signed(sext_ln703_6_fu_2906_p1) - $signed(sext_ln703_7_fu_2910_p1));

assign sub_ln1193_3_fu_3818_p2 = ($signed(sext_ln703_11_fu_3788_p1) - $signed(sext_ln703_12_fu_3792_p1));

assign sub_ln1193_4_fu_3859_p2 = ($signed(sext_ln703_14_fu_3855_p1) - $signed(sext_ln703_11_fu_3788_p1));

assign sub_ln1193_5_fu_3873_p2 = ($signed(sext_ln703_15_fu_3865_p1) - $signed(sext_ln703_16_fu_3869_p1));

assign sub_ln1193_6_fu_4814_p2 = ($signed(sext_ln703_20_fu_4784_p1) - $signed(sext_ln703_21_fu_4788_p1));

assign sub_ln1193_7_fu_4979_p2 = ($signed(sext_ln703_23_fu_4975_p1) - $signed(sext_ln703_20_reg_6952));

assign sub_ln1193_8_fu_4991_p2 = ($signed(sext_ln703_24_fu_4984_p1) - $signed(sext_ln703_25_fu_4988_p1));

assign sub_ln1193_fu_2798_p2 = ($signed(sext_ln703_2_fu_2770_p1) - $signed(sext_ln703_3_fu_2773_p1));

assign tmp_100_fu_4188_p3 = mul_ln1118_6_reg_6759[32'd32];

assign tmp_101_fu_4215_p3 = add_ln415_6_fu_4209_p2[32'd17];

assign tmp_102_fu_4235_p3 = add_ln415_6_fu_4209_p2[32'd17];

assign tmp_103_fu_4266_p3 = mul_ln1118_6_reg_6759[32'd33];

assign tmp_105_fu_4360_p3 = mul_ln1118_7_reg_6789[32'd32];

assign tmp_106_fu_4387_p3 = add_ln415_7_fu_4381_p2[32'd17];

assign tmp_107_fu_4407_p3 = add_ln415_7_fu_4381_p2[32'd17];

assign tmp_108_fu_4438_p3 = mul_ln1118_7_reg_6789[32'd33];

assign tmp_10_fu_390_p3 = r_V_3_fu_375_p2[32'd33];

assign tmp_110_fu_4621_p3 = mul_ln1118_8_reg_6886[32'd32];

assign tmp_111_fu_4648_p3 = add_ln415_8_fu_4642_p2[32'd17];

assign tmp_112_fu_4668_p3 = add_ln415_8_fu_4642_p2[32'd17];

assign tmp_113_fu_4699_p3 = mul_ln1118_8_reg_6886[32'd33];

assign tmp_114_fu_4798_p4 = {{add_ln1192_9_fu_4792_p2[18:17]}};

assign tmp_117_fu_5005_p3 = add_ln1192_11_fu_5001_p2[32'd19];

assign tmp_118_fu_5017_p3 = add_ln703_5_fu_5013_p2[32'd17];

assign tmp_11_fu_4005_p4 = {{add_ln1192_7_fu_3981_p2[19:18]}};

assign tmp_120_fu_5196_p3 = mul_ln1118_9_reg_7006[32'd32];

assign tmp_121_fu_5223_p3 = add_ln415_9_fu_5217_p2[32'd17];

assign tmp_122_fu_5243_p3 = add_ln415_9_fu_5217_p2[32'd17];

assign tmp_123_fu_5274_p3 = mul_ln1118_9_reg_7006[32'd33];

assign tmp_125_fu_5368_p3 = mul_ln1118_10_reg_7036[32'd32];

assign tmp_126_fu_5395_p3 = add_ln415_10_fu_5389_p2[32'd17];

assign tmp_127_fu_5415_p3 = add_ln415_10_fu_5389_p2[32'd17];

assign tmp_128_fu_5446_p3 = mul_ln1118_10_reg_7036[32'd33];

assign tmp_129_fu_5603_p4 = {{add_ln1192_12_fu_5597_p2[18:17]}};

assign tmp_131_fu_5665_p3 = ((and_ln1497_2_fu_5660_p2[0:0] === 1'b1) ? p_s_fu_5619_p3 : zext_ln1497_fu_5652_p1);

assign tmp_132_fu_5673_p1 = tmp_131_reg_7128;

assign tmp_13_fu_5025_p4 = {{add_ln1192_11_fu_5001_p2[19:18]}};

assign tmp_18_fu_684_p3 = xor_ln1193_1_fu_642_p2[32'd29];

assign tmp_19_fu_698_p3 = mul_ln1118_12_reg_5996[32'd14];

assign tmp_21_fu_705_p3 = r_V_2_reg_5907_pp0_iter1_reg[32'd14];

assign tmp_23_fu_719_p3 = mul_ln1118_12_reg_5996[32'd29];

assign tmp_27_fu_535_p3 = select_ln746_fu_481_p3[32'd3];

assign tmp_29_fu_1168_p3 = p_Val2_2_fu_1158_p2[32'd15];

assign tmp_39_fu_1607_p3 = p_Val2_9_fu_1601_p2[32'd17];

assign tmp_3_fu_1635_p4 = {{ret_V_fu_1556_p2[35:34]}};

assign tmp_41_fu_1673_p3 = ret_V_fu_1556_p2[32'd33];

assign tmp_42_fu_766_p3 = p_Val2_14_fu_760_p2[32'd15];

assign tmp_45_fu_990_p3 = r_V_3_reg_5870[32'd32];

assign tmp_4_fu_571_p3 = {{trunc_ln414_fu_567_p1}, {12'd0}};

assign tmp_50_fu_1420_p3 = p_Val2_19_fu_1414_p2[32'd17];

assign tmp_52_fu_1471_p3 = r_V_4_reg_6090[32'd33];

assign tmp_55_fu_1906_p3 = p_Val2_24_fu_1844_p3[32'd17];

assign tmp_56_fu_1914_p3 = p_Val2_24_fu_1844_p3[32'd17];

assign tmp_57_fu_1980_p3 = p_Val2_25_fu_1894_p3[32'd17];

assign tmp_58_fu_1988_p3 = p_Val2_25_fu_1894_p3[32'd17];

assign tmp_5_fu_973_p4 = {{r_V_3_reg_5870[32:16]}};

assign tmp_60_fu_2170_p3 = mul_ln1118_reg_6260[32'd32];

assign tmp_61_fu_2197_p3 = add_ln415_fu_2191_p2[32'd17];

assign tmp_62_fu_2217_p3 = add_ln415_fu_2191_p2[32'd17];

assign tmp_63_fu_2248_p3 = mul_ln1118_reg_6260[32'd33];

assign tmp_65_fu_2342_p3 = mul_ln1118_1_reg_6290[32'd32];

assign tmp_66_fu_2369_p3 = add_ln415_1_fu_2363_p2[32'd17];

assign tmp_67_fu_2389_p3 = add_ln415_1_fu_2363_p2[32'd17];

assign tmp_68_fu_2420_p3 = mul_ln1118_1_reg_6290[32'd33];

assign tmp_6_fu_1651_p4 = {{ret_V_fu_1556_p2[35:33]}};

assign tmp_70_fu_2514_p3 = mul_ln1118_2_reg_6320[32'd32];

assign tmp_71_fu_2541_p3 = add_ln415_2_fu_2535_p2[32'd17];

assign tmp_72_fu_2561_p3 = add_ln415_2_fu_2535_p2[32'd17];

assign tmp_73_fu_2592_p3 = mul_ln1118_2_reg_6320[32'd33];

assign tmp_74_fu_2782_p4 = {{add_ln1192_1_fu_2776_p2[18:17]}};

assign tmp_75_fu_2818_p3 = add_ln1192_2_fu_2812_p2[32'd19];

assign tmp_76_fu_2831_p3 = add_ln703_fu_2826_p2[32'd17];

assign tmp_77_fu_2929_p3 = add_ln1192_3_fu_2923_p2[32'd19];

assign tmp_78_fu_2942_p3 = add_ln703_1_fu_2937_p2[32'd17];

assign tmp_7_fu_331_p3 = r_V_fu_299_p2[32'd33];

assign tmp_80_fu_3194_p3 = mul_ln1118_3_reg_6531[32'd32];

assign tmp_81_fu_3221_p3 = add_ln415_3_fu_3215_p2[32'd17];

assign tmp_82_fu_3241_p3 = add_ln415_3_fu_3215_p2[32'd17];

assign tmp_83_fu_3272_p3 = mul_ln1118_3_reg_6531[32'd33];

assign tmp_85_fu_3366_p3 = mul_ln1118_4_reg_6561[32'd32];

assign tmp_86_fu_3393_p3 = add_ln415_4_fu_3387_p2[32'd17];

assign tmp_87_fu_3413_p3 = add_ln415_4_fu_3387_p2[32'd17];

assign tmp_88_fu_3444_p3 = mul_ln1118_4_reg_6561[32'd33];

assign tmp_8_fu_1015_p4 = {{r_V_3_reg_5870[34:33]}};

assign tmp_90_fu_3538_p3 = mul_ln1118_5_reg_6591[32'd32];

assign tmp_91_fu_3565_p3 = add_ln415_5_fu_3559_p2[32'd17];

assign tmp_92_fu_3585_p3 = add_ln415_5_fu_3559_p2[32'd17];

assign tmp_93_fu_3616_p3 = mul_ln1118_5_reg_6591[32'd33];

assign tmp_94_fu_3802_p4 = {{add_ln1192_5_fu_3796_p2[18:17]}};

assign tmp_96_fu_3887_p3 = add_ln703_2_fu_3883_p2[32'd17];

assign tmp_97_fu_3985_p3 = add_ln1192_7_fu_3981_p2[32'd19];

assign tmp_98_fu_3997_p3 = add_ln703_3_fu_3993_p2[32'd17];

assign tmp_9_fu_2950_p4 = {{add_ln1192_3_fu_2923_p2[19:18]}};

assign tmp_fu_849_p3 = p_Val2_5_fu_844_p2[32'd17];

assign tmp_s_fu_736_p3 = {{select_ln746_5_fu_712_p3}, {trunc_ln718_1_fu_732_p1}};

assign trunc_ln1192_1_fu_2919_p1 = sub_ln1193_2_fu_2913_p2[17:0];

assign trunc_ln1192_2_fu_3824_p1 = sub_ln1193_3_fu_3818_p2[17:0];

assign trunc_ln1192_3_fu_3879_p1 = sub_ln1193_5_fu_3873_p2[17:0];

assign trunc_ln1192_4_fu_4820_p1 = sub_ln1193_6_fu_4814_p2[17:0];

assign trunc_ln1192_5_fu_4997_p1 = sub_ln1193_8_fu_4991_p2[17:0];

assign trunc_ln1192_fu_2804_p1 = sub_ln1193_fu_2798_p2[17:0];

assign trunc_ln2_fu_519_p3 = {{trunc_ln746_2_fu_515_p1}, {15'd0}};

assign trunc_ln414_10_fu_4146_p1 = mul_ln1118_7_fu_5786_p2[14:0];

assign trunc_ln414_11_fu_4533_p1 = mul_ln1118_8_fu_5796_p2[14:0];

assign trunc_ln414_12_fu_5135_p1 = mul_ln1118_9_fu_5806_p2[14:0];

assign trunc_ln414_13_fu_5166_p1 = mul_ln1118_10_fu_5816_p2[14:0];

assign trunc_ln414_1_fu_1381_p1 = r_V_1_fu_5709_p2[14:0];

assign trunc_ln414_2_fu_1354_p1 = r_V_4_fu_5699_p2[14:0];

assign trunc_ln414_3_fu_2078_p1 = mul_ln1118_fu_5716_p2[14:0];

assign trunc_ln414_4_fu_2109_p1 = mul_ln1118_1_fu_5726_p2[14:0];

assign trunc_ln414_5_fu_2140_p1 = mul_ln1118_2_fu_5736_p2[14:0];

assign trunc_ln414_6_fu_3102_p1 = mul_ln1118_3_fu_5746_p2[14:0];

assign trunc_ln414_7_fu_3133_p1 = mul_ln1118_4_fu_5756_p2[14:0];

assign trunc_ln414_8_fu_3164_p1 = mul_ln1118_5_fu_5766_p2[14:0];

assign trunc_ln414_9_fu_4115_p1 = mul_ln1118_6_fu_5776_p2[14:0];

assign trunc_ln414_fu_567_p1 = select_ln340_27_fu_549_p3[2:0];

assign trunc_ln4_fu_2161_p4 = {{mul_ln1118_reg_6260[32:15]}};

assign trunc_ln700_1_fu_1902_p1 = p_Val2_25_fu_1894_p3[16:0];

assign trunc_ln700_fu_1852_p1 = p_Val2_24_fu_1844_p3[16:0];

assign trunc_ln703_1_fu_632_p1 = mul_ln1118_12_fu_5691_p2[29:0];

assign trunc_ln703_fu_446_p1 = r_V_2_fu_5682_p2[29:0];

assign trunc_ln708_10_fu_5359_p4 = {{mul_ln1118_10_reg_7036[32:15]}};

assign trunc_ln708_11_fu_1144_p3 = {{1'd1}, {tmp_1_reg_5966_pp0_iter3_reg}};

assign trunc_ln708_15_mid1_fu_664_p4 = {{xor_ln1193_1_fu_642_p2[29:15]}};

assign trunc_ln708_1_fu_2333_p4 = {{mul_ln1118_1_reg_6290[32:15]}};

assign trunc_ln708_2_fu_2505_p4 = {{mul_ln1118_2_reg_6320[32:15]}};

assign trunc_ln708_3_fu_3185_p4 = {{mul_ln1118_3_reg_6531[32:15]}};

assign trunc_ln708_4_fu_3357_p4 = {{mul_ln1118_4_reg_6561[32:15]}};

assign trunc_ln708_5_fu_3529_p4 = {{mul_ln1118_5_reg_6591[32:15]}};

assign trunc_ln708_6_fu_4179_p4 = {{mul_ln1118_6_reg_6759[32:15]}};

assign trunc_ln708_7_fu_4351_p4 = {{mul_ln1118_7_reg_6789[32:15]}};

assign trunc_ln708_8_fu_4612_p4 = {{mul_ln1118_8_reg_6886[32:15]}};

assign trunc_ln708_9_fu_5187_p4 = {{mul_ln1118_9_reg_7006[32:15]}};

assign trunc_ln718_1_fu_732_p1 = select_ln746_1_fu_647_p3[13:0];

assign trunc_ln718_2_fu_959_p1 = r_V_3_reg_5870[13:0];

assign trunc_ln718_fu_826_p1 = r_V_reg_5831[13:0];

assign trunc_ln746_1_fu_495_p1 = add_ln26_1_fu_489_p2[1:0];

assign trunc_ln746_2_fu_515_p1 = select_ln746_fu_481_p3[1:0];

assign trunc_ln746_fu_414_p1 = p_Val2_s_reg_246[1:0];

assign underflow_1_fu_1731_p2 = (xor_ln786_1_fu_1725_p2 & p_Result_5_fu_1560_p3);

assign underflow_2_fu_913_p2 = (xor_ln786_2_fu_907_p2 & xor_ln746_reg_6018);

assign underflow_3_fu_1098_p2 = (xor_ln786_3_fu_1092_p2 & p_Result_11_reg_5880);

assign underflow_4_fu_1545_p2 = (xor_ln786_4_fu_1539_p2 & p_Result_14_reg_6097);

assign underflow_5_fu_1861_p2 = (xor_ln786_5_fu_1856_p2 & p_Result_17_reg_6209);

assign underflow_fu_1297_p2 = (xor_ln786_fu_1291_p2 & p_Result_2_reg_5838);

assign xor_ln1193_1_fu_642_p2 = (trunc_ln703_1_reg_6002 ^ 30'd536870912);

assign xor_ln1497_fu_5627_p2 = (icmp_ln1497_1_reg_6714_pp0_iter23_reg ^ 1'd1);

assign xor_ln340_10_fu_4941_p2 = (1'd1 ^ and_ln786_36_fu_4930_p2);

assign xor_ln340_11_fu_5089_p2 = (1'd1 ^ and_ln786_37_fu_5077_p2);

assign xor_ln340_1_fu_1870_p2 = (p_Result_17_reg_6209 ^ 1'd1);

assign xor_ln340_2_fu_1934_p2 = (tmp_56_fu_1914_p3 ^ tmp_55_fu_1906_p3);

assign xor_ln340_3_fu_1940_p2 = (tmp_55_fu_1906_p3 ^ 1'd1);

assign xor_ln340_4_fu_2008_p2 = (tmp_58_fu_1988_p3 ^ tmp_57_fu_1980_p3);

assign xor_ln340_5_fu_2014_p2 = (tmp_57_fu_1980_p3 ^ 1'd1);

assign xor_ln340_6_fu_3012_p2 = (1'd1 ^ and_ln786_20_reg_6490);

assign xor_ln340_7_fu_3047_p2 = (1'd1 ^ and_ln786_21_reg_6509);

assign xor_ln340_8_fu_3945_p2 = (1'd1 ^ and_ln786_28_fu_3934_p2);

assign xor_ln340_9_fu_4069_p2 = (1'd1 ^ and_ln786_29_fu_4057_p2);

assign xor_ln340_fu_1866_p2 = (p_Result_18_reg_6222 ^ p_Result_17_reg_6209);

assign xor_ln416_10_fu_3229_p2 = (tmp_81_fu_3221_p3 ^ 1'd1);

assign xor_ln416_11_fu_3401_p2 = (tmp_86_fu_3393_p3 ^ 1'd1);

assign xor_ln416_12_fu_3573_p2 = (tmp_91_fu_3565_p3 ^ 1'd1);

assign xor_ln416_13_fu_4223_p2 = (tmp_101_fu_4215_p3 ^ 1'd1);

assign xor_ln416_14_fu_4395_p2 = (tmp_106_fu_4387_p3 ^ 1'd1);

assign xor_ln416_15_fu_4656_p2 = (tmp_111_fu_4648_p3 ^ 1'd1);

assign xor_ln416_16_fu_5231_p2 = (tmp_121_fu_5223_p3 ^ 1'd1);

assign xor_ln416_17_fu_5403_p2 = (tmp_126_fu_5395_p3 ^ 1'd1);

assign xor_ln416_2_fu_857_p2 = (tmp_fu_849_p3 ^ 1'd1);

assign xor_ln416_3_fu_1615_p2 = (tmp_39_fu_1607_p3 ^ 1'd1);

assign xor_ln416_4_fu_774_p2 = (tmp_42_fu_766_p3 ^ 1'd1);

assign xor_ln416_5_fu_802_p2 = (select_ln746_4_fu_692_p3 ^ 1'd1);

assign xor_ln416_6_fu_1428_p2 = (tmp_50_fu_1420_p3 ^ 1'd1);

assign xor_ln416_7_fu_2205_p2 = (tmp_61_fu_2197_p3 ^ 1'd1);

assign xor_ln416_8_fu_2377_p2 = (tmp_66_fu_2369_p3 ^ 1'd1);

assign xor_ln416_9_fu_2549_p2 = (tmp_71_fu_2541_p3 ^ 1'd1);

assign xor_ln416_fu_997_p2 = (tmp_45_fu_990_p3 ^ 1'd1);

assign xor_ln746_fu_658_p2 = (select_ln746_7_fu_653_p3 ^ 1'd1);

assign xor_ln779_10_fu_4273_p2 = (tmp_103_fu_4266_p3 ^ 1'd1);

assign xor_ln779_11_fu_4445_p2 = (tmp_108_fu_4438_p3 ^ 1'd1);

assign xor_ln779_12_fu_4706_p2 = (tmp_113_fu_4699_p3 ^ 1'd1);

assign xor_ln779_13_fu_5281_p2 = (tmp_123_fu_5274_p3 ^ 1'd1);

assign xor_ln779_14_fu_5453_p2 = (tmp_128_fu_5446_p3 ^ 1'd1);

assign xor_ln779_1_fu_398_p2 = (tmp_10_fu_390_p3 ^ 1'd1);

assign xor_ln779_2_fu_1681_p2 = (tmp_41_fu_1673_p3 ^ 1'd1);

assign xor_ln779_3_fu_1478_p2 = (tmp_52_fu_1471_p3 ^ 1'd1);

assign xor_ln779_4_fu_2255_p2 = (tmp_63_fu_2248_p3 ^ 1'd1);

assign xor_ln779_5_fu_2427_p2 = (tmp_68_fu_2420_p3 ^ 1'd1);

assign xor_ln779_6_fu_2599_p2 = (tmp_73_fu_2592_p3 ^ 1'd1);

assign xor_ln779_7_fu_3279_p2 = (tmp_83_fu_3272_p3 ^ 1'd1);

assign xor_ln779_8_fu_3451_p2 = (tmp_88_fu_3444_p3 ^ 1'd1);

assign xor_ln779_9_fu_3623_p2 = (tmp_93_fu_3616_p3 ^ 1'd1);

assign xor_ln779_fu_339_p2 = (tmp_7_fu_331_p3 ^ 1'd1);

assign xor_ln785_10_fu_2293_p2 = (tmp_59_reg_6267 ^ 1'd1);

assign xor_ln785_11_fu_2453_p2 = (select_ln777_1_fu_2412_p3 ^ 1'd1);

assign xor_ln785_12_fu_2465_p2 = (tmp_64_reg_6297 ^ 1'd1);

assign xor_ln785_13_fu_2625_p2 = (select_ln777_2_fu_2584_p3 ^ 1'd1);

assign xor_ln785_14_fu_2637_p2 = (tmp_69_reg_6327 ^ 1'd1);

assign xor_ln785_15_fu_2861_p2 = (tmp_75_fu_2818_p3 ^ 1'd1);

assign xor_ln785_16_fu_2972_p2 = (tmp_77_fu_2929_p3 ^ 1'd1);

assign xor_ln785_17_fu_3305_p2 = (select_ln777_3_fu_3264_p3 ^ 1'd1);

assign xor_ln785_18_fu_3317_p2 = (tmp_79_reg_6538 ^ 1'd1);

assign xor_ln785_19_fu_3477_p2 = (select_ln777_4_fu_3436_p3 ^ 1'd1);

assign xor_ln785_1_fu_345_p2 = (p_Result_2_fu_305_p3 ^ 1'd1);

assign xor_ln785_20_fu_3489_p2 = (tmp_84_reg_6568 ^ 1'd1);

assign xor_ln785_21_fu_3649_p2 = (select_ln777_5_fu_3608_p3 ^ 1'd1);

assign xor_ln785_22_fu_3661_p2 = (tmp_89_reg_6598 ^ 1'd1);

assign xor_ln785_23_fu_3906_p2 = (tmp_95_reg_6725 ^ 1'd1);

assign xor_ln785_24_fu_4027_p2 = (tmp_97_fu_3985_p3 ^ 1'd1);

assign xor_ln785_25_fu_4299_p2 = (select_ln777_6_fu_4258_p3 ^ 1'd1);

assign xor_ln785_26_fu_4311_p2 = (tmp_99_reg_6766 ^ 1'd1);

assign xor_ln785_27_fu_4471_p2 = (select_ln777_7_fu_4430_p3 ^ 1'd1);

assign xor_ln785_28_fu_4483_p2 = (tmp_104_reg_6796 ^ 1'd1);

assign xor_ln785_29_fu_4732_p2 = (select_ln777_8_fu_4691_p3 ^ 1'd1);

assign xor_ln785_2_fu_1801_p2 = (deleted_zeros_1_fu_1796_p3 ^ 1'd1);

assign xor_ln785_30_fu_4744_p2 = (tmp_109_reg_6893 ^ 1'd1);

assign xor_ln785_31_fu_4903_p2 = (tmp_115_reg_6962 ^ 1'd1);

assign xor_ln785_32_fu_5047_p2 = (tmp_117_fu_5005_p3 ^ 1'd1);

assign xor_ln785_33_fu_5307_p2 = (select_ln777_9_fu_5266_p3 ^ 1'd1);

assign xor_ln785_34_fu_5319_p2 = (tmp_119_reg_7013 ^ 1'd1);

assign xor_ln785_35_fu_5479_p2 = (select_ln777_10_fu_5438_p3 ^ 1'd1);

assign xor_ln785_36_fu_5491_p2 = (tmp_124_reg_7043 ^ 1'd1);

assign xor_ln785_3_fu_1707_p2 = (p_Result_5_fu_1560_p3 ^ 1'd1);

assign xor_ln785_4_fu_883_p2 = (carry_6_reg_6028 ^ Range2_all_ones_5_reg_6039);

assign xor_ln785_5_fu_404_p2 = (p_Result_11_fu_382_p3 ^ 1'd1);

assign xor_ln785_6_fu_1063_p2 = (deleted_zeros_2_fu_1036_p3 ^ 1'd1);

assign xor_ln785_7_fu_1504_p2 = (deleted_zeros_3_fu_1463_p3 ^ 1'd1);

assign xor_ln785_8_fu_1516_p2 = (p_Result_14_reg_6097 ^ 1'd1);

assign xor_ln785_9_fu_2281_p2 = (select_ln777_fu_2240_p3 ^ 1'd1);

assign xor_ln785_fu_1264_p2 = (deleted_zeros_fu_1240_p3 ^ 1'd1);

assign xor_ln786_10_fu_2660_p2 = (or_ln786_14_fu_2654_p2 ^ 1'd1);

assign xor_ln786_11_fu_2873_p2 = (tmp_76_fu_2831_p3 ^ 1'd1);

assign xor_ln786_12_fu_2984_p2 = (tmp_78_fu_2942_p3 ^ 1'd1);

assign xor_ln786_13_fu_3340_p2 = (or_ln786_15_fu_3334_p2 ^ 1'd1);

assign xor_ln786_14_fu_3512_p2 = (or_ln786_16_fu_3506_p2 ^ 1'd1);

assign xor_ln786_15_fu_3684_p2 = (or_ln786_17_fu_3678_p2 ^ 1'd1);

assign xor_ln786_16_fu_3917_p2 = (tmp_96_fu_3887_p3 ^ 1'd1);

assign xor_ln786_17_fu_4039_p2 = (tmp_98_fu_3997_p3 ^ 1'd1);

assign xor_ln786_18_fu_4334_p2 = (or_ln786_18_fu_4328_p2 ^ 1'd1);

assign xor_ln786_19_fu_4506_p2 = (or_ln786_19_fu_4500_p2 ^ 1'd1);

assign xor_ln786_1_fu_1725_p2 = (or_ln786_8_fu_1719_p2 ^ 1'd1);

assign xor_ln786_20_fu_4767_p2 = (or_ln786_20_fu_4761_p2 ^ 1'd1);

assign xor_ln786_21_fu_4914_p2 = (tmp_116_reg_6974 ^ 1'd1);

assign xor_ln786_22_fu_5059_p2 = (tmp_118_fu_5017_p3 ^ 1'd1);

assign xor_ln786_23_fu_5342_p2 = (or_ln786_21_fu_5336_p2 ^ 1'd1);

assign xor_ln786_24_fu_5514_p2 = (or_ln786_22_fu_5508_p2 ^ 1'd1);

assign xor_ln786_2_fu_907_p2 = (or_ln786_9_fu_901_p2 ^ 1'd1);

assign xor_ln786_3_fu_1092_p2 = (or_ln786_10_fu_1086_p2 ^ 1'd1);

assign xor_ln786_4_fu_1539_p2 = (or_ln786_11_fu_1533_p2 ^ 1'd1);

assign xor_ln786_5_fu_1856_p2 = (p_Result_18_reg_6222 ^ 1'd1);

assign xor_ln786_6_fu_1922_p2 = (tmp_56_fu_1914_p3 ^ 1'd1);

assign xor_ln786_7_fu_1996_p2 = (tmp_58_fu_1988_p3 ^ 1'd1);

assign xor_ln786_8_fu_2316_p2 = (or_ln786_12_fu_2310_p2 ^ 1'd1);

assign xor_ln786_9_fu_2488_p2 = (or_ln786_13_fu_2482_p2 ^ 1'd1);

assign xor_ln786_fu_1291_p2 = (or_ln786_fu_1285_p2 ^ 1'd1);

assign zext_ln1497_fu_5652_p1 = select_ln1497_1_fu_5645_p3;

assign zext_ln388_1_fu_2042_p1 = select_ln388_7_fu_2034_p3;

assign zext_ln388_fu_1968_p1 = select_ln388_6_fu_1960_p3;

assign zext_ln402_fu_756_p1 = and_ln700_12_fu_750_p2;

assign zext_ln415_10_fu_4205_p1 = and_ln700_6_fu_4200_p2;

assign zext_ln415_11_fu_4377_p1 = and_ln700_7_fu_4372_p2;

assign zext_ln415_12_fu_4638_p1 = and_ln700_8_fu_4633_p2;

assign zext_ln415_13_fu_5213_p1 = and_ln700_9_fu_5208_p2;

assign zext_ln415_14_fu_5385_p1 = and_ln700_10_fu_5380_p2;

assign zext_ln415_1_fu_840_p1 = and_ln414_fu_835_p2;

assign zext_ln415_2_fu_1597_p1 = and_ln700_11_fu_1591_p2;

assign zext_ln415_3_fu_1410_p1 = and_ln700_13_fu_1405_p2;

assign zext_ln415_4_fu_2187_p1 = and_ln700_fu_2182_p2;

assign zext_ln415_5_fu_2359_p1 = and_ln700_1_fu_2354_p2;

assign zext_ln415_6_fu_2531_p1 = and_ln700_2_fu_2526_p2;

assign zext_ln415_7_fu_3211_p1 = and_ln700_3_fu_3206_p2;

assign zext_ln415_8_fu_3383_p1 = and_ln700_4_fu_3378_p2;

assign zext_ln415_9_fu_3555_p1 = and_ln700_5_fu_3550_p2;

assign zext_ln415_fu_1155_p1 = icmp_ln414_16_reg_5971_pp0_iter3_reg;

always @ (posedge ap_clk) begin
    r_V_reg_5831[14:0] <= 15'b000000000000000;
    sext_ln728_reg_5865[14:0] <= 15'b000000000000000;
    r_V_3_reg_5870[15:0] <= 16'b0000000000000000;
end

endmodule //Loop_out_proc24
