Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.dut.inst_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_sim.dut.data_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
---------------Simulation succeeded---------------
$stop called at time : 630 ns : File "D:/Verilog/lab_5/lab_5.srcs/sim_1/new/top_sim.v" Line 31
