Loading verilog file '/home/ecelrc/students/xliu4/ML/DRUM4_16_u'
Warning: Design 'DRUM4_16_u' (file '/home/ecelrc/students/xliu4/ML/DRUM4_16_u') is already registered. Remove the design before rereading. (DBR-003)
Error: Design is already linked. (DES-067)
Warning: Creating virtual clock named 'vclk' with no sources. (UITE-121)
Information: Abandoning fast timing updates. Clock network modified. (PTE-018)
Information: Invalidating logical update. (PTE-139)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : DRUM4_16_u
Version: O-2018.06-SP5
Date   : Thu Apr 30 21:17:11 2020
****************************************


  Startpoint: b[15] (input port clocked by vclk)
  Endpoint: r[30] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  input external delay                                  0.0000     0.0000 r
  b[15] (in)                                            0.0000     0.0000 r
  u2/U53/Y (OR2X1)                                      0.0662     0.0662 r
  u2/U52/Y (INVX1)                                      0.0302     0.0964 f
  u2/U50/Y (NAND3X1)                                    0.0355     0.1319 r
  u2/U21/Y (BUFX2)                                      0.0487     0.1806 r
  u2/U17/Y (OR2X1)                                      0.0482     0.2289 r
  u2/U18/Y (INVX1)                                      0.0197     0.2486 f
  u2/U49/Y (NAND3X1)                                    0.0285     0.2771 r
  u2/U16/Y (BUFX2)                                      0.0435     0.3206 r
  u2/U48/Y (INVX1)                                      0.0228     0.3434 f
  u2/U46/Y (NAND3X1)                                    0.0361     0.3795 r
  u2/U9/Y (BUFX2)                                       0.0453     0.4248 r
  u2/U45/Y (NOR3X1)                                     0.0322     0.4570 f
  u2/U34/Y (AND2X1)                                     0.0454     0.5024 f
  u4/U115/Y (INVX1)                                     0.0307     0.5331 r
  u4/U114/Y (AND2X1)                                    0.0441     0.5772 r
  u4/U113/Y (NAND3X1)                                   0.0149     0.5921 f
  u4/U48/Y (BUFX2)                                      0.0363     0.6284 f
  u4/U112/Y (INVX1)                                     0.0088     0.6372 r
  u4/U109/Y (NAND3X1)                                   0.0154     0.6525 f
  u4/U46/Y (BUFX2)                                      0.0396     0.6921 f
  u4/U103/Y (INVX1)                                     0.0122     0.7043 r
  u4/U74/Y (NAND3X1)                                    0.0100     0.7143 f
  u4/U10/Y (BUFX2)                                      0.0340     0.7483 f
  u4/U4/Y (OR2X1)                                       0.0461     0.7945 f
  u4/U25/Y (INVX1)                                      0.0122     0.8066 r
  u4/U15/Y (OR2X1)                                      0.0363     0.8430 r
  u4/U16/Y (INVX1)                                      0.0197     0.8627 f
  u4/U73/Y (NAND3X1)                                    0.0285     0.8912 r
  u4/U6/Y (BUFX2)                                       0.0337     0.9249 r
  u4/U72/Y (INVX1)                                      0.0196     0.9446 f
  u4/U59/Y (NAND3X1)                                    0.0367     0.9813 r
  u4/U52/Y (BUFX2)                                      0.0554     1.0367 r
  u6/U33/Y (INVX1)                                      0.0342     1.0709 f
  u6/U6/Y (AND2X1)                                      0.0578     1.1287 f
  u6/U30/Y (AOI22X1)                                    0.0313     1.1601 r
  u6/U9/Y (BUFX2)                                       0.0358     1.1958 r
  u6/U3/Y (AND2X1)                                      0.0284     1.2242 r
  u6/U17/Y (INVX1)                                      0.0276     1.2518 f
  u6/U21/Y (MUX2X1)                                     0.0499     1.3017 r
  u6/U20/Y (MUX2X1)                                     0.0297     1.3314 f
  U95/Y (MUX2X1)                                        0.0444     1.3757 r
  U94/Y (INVX1)                                         0.0339     1.4096 f
  mult_56/U36/Y (AND2X1)                                0.0548     1.4644 f
  mult_56/U9/Y (AND2X1)                                 0.0594     1.5238 f
  mult_56/S3_2_2/YC (FAX1)                              0.0921     1.6160 f
  mult_56/S5_2/YC (FAX1)                                0.0881     1.7041 f
  mult_56/U20/Y (XOR2X1)                                0.0590     1.7631 r
  mult_56/U13/Y (AND2X1)                                0.0447     1.8078 r
  mult_56/U14/Y (INVX1)                                 0.0221     1.8299 f
  mult_56/U3/Y (AND2X1)                                 0.0419     1.8718 f
  mult_56/U4/Y (INVX1)                                  0.0118     1.8836 r
  mult_56/U25/Y (XNOR2X1)                               0.0299     1.9135 f
  u7/sll_118/M1_0_6/Y (MUX2X1)                          0.0470     1.9605 r
  u7/sll_118/U31/Y (INVX1)                              0.0293     1.9898 f
  u7/sll_118/M1_1_6/Y (MUX2X1)                          0.0458     2.0356 r
  u7/sll_118/U70/Y (INVX1)                              0.0293     2.0649 f
  u7/sll_118/M1_2_6/Y (MUX2X1)                          0.0458     2.1107 r
  u7/sll_118/U40/Y (INVX1)                              0.0278     2.1385 f
  u7/sll_118/M1_3_14/Y (MUX2X1)                         0.0441     2.1826 r
  u7/sll_118/U12/Y (INVX1)                              0.0253     2.2079 f
  u7/sll_118/U64/Y (AND2X1)                             0.0388     2.2467 f
  r[30] (out)                                           0.0000     2.2467 f
  data arrival time                                                2.2467
  ------------------------------------------------------------------------------
  (Path is unconstrained)


Warning: Neither event file or switching activity data present for power estimation. The command will propagate switching activity values for power calculation.  (PWR-246)
Information: Running switching activity propagation with 4 threads!
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
****************************************
Report : Averaged Power
	-nosplit
Design : DRUM4_16_u
Version: O-2018.06-SP5
Date   : Thu Apr 30 21:17:11 2020
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           1.265e-05 1.085e-05 6.894e-06 3.039e-05 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 1.085e-05   (35.69%)
  Cell Internal Power  = 1.265e-05   (41.63%)
  Cell Leakage Power   = 6.894e-06   (22.69%)
                         ---------
Total Power            = 3.039e-05  (100.00%)

1
1
