# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"ALU_testbench_func_synth.v" \

sv xil_defaultlib  \
"../../../../../ALU.srcs/sources_1/new/alu_riscv.sv" \
"../../../../../ALU.srcs/sim_1/new/ALU_testbench.sv" \

# Do not sort compile order
nosort
