

================================================================
== Vitis HLS Report for 'fft_stages'
================================================================
* Date:           Sat Dec 14 22:20:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_hardware_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fft_stages_Pipeline_VITIS_LOOP_117_3_fu_115  |fft_stages_Pipeline_VITIS_LOOP_117_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_110_1   |        ?|        ?|         ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_111_2  |        ?|        ?|         ?|          -|          -|  2 ~ 256|        no|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    420|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1701|   2385|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     69|    -|
|Register         |        -|    -|     353|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    2054|   2874|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_fft_stages_Pipeline_VITIS_LOOP_117_3_fu_115  |fft_stages_Pipeline_VITIS_LOOP_117_3  |        0|  12|  1701|  2334|    0|
    |mul_9s_9s_9_1_1_U30                              |mul_9s_9s_9_1_1                       |        0|   0|     0|    51|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  12|  1701|  2385|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln110_fu_249_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln111_1_fu_243_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln111_fu_204_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln117_1_fu_279_p2   |         +|   0|  0|  40|          33|           1|
    |add_ln117_2_fu_232_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln117_fu_227_p2     |         +|   0|  0|  71|          64|          64|
    |icmp_ln110_fu_189_p2    |      icmp|   0|  0|  25|          54|           1|
    |icmp_ln111_fu_199_p2    |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln117_fu_237_p2    |      icmp|   0|  0|  29|          64|          64|
    |step_fu_157_p2          |      lshr|   0|  0|  26|          12|          11|
    |select_ln117_fu_268_p3  |    select|   0|  0|  32|           1|          32|
    |DFTpts_fu_141_p2        |       shl|   0|  0|  21|           1|          10|
    |xor_ln117_fu_263_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 420|         376|         292|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  42|          8|    1|          8|
    |indvars_iv_reg_105  |   9|          2|   32|         64|
    |j_reg_94            |   9|          2|    9|         18|
    |k_fu_58             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  69|         14|  106|        218|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln111_1_reg_343                                           |  32|   0|   32|          0|
    |add_ln111_reg_323                                             |   9|   0|    9|          0|
    |add_ln117_1_reg_368                                           |  33|   0|   33|          0|
    |add_ln117_2_reg_333                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                     |   7|   0|    7|          0|
    |grp_fft_stages_Pipeline_VITIS_LOOP_117_3_fu_115_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln117_reg_338                                            |   1|   0|    1|          0|
    |indvars_iv_reg_105                                            |  32|   0|   32|          0|
    |j_reg_94                                                      |   9|   0|    9|          0|
    |k_fu_58                                                       |  64|   0|   64|          0|
    |mul_ln113_reg_328                                             |   9|   0|    9|          0|
    |numBF_reg_292                                                 |   9|   0|    9|          0|
    |trunc_ln111_reg_314                                           |  32|   0|   32|          0|
    |trunc_ln113_reg_298                                           |   9|   0|    9|          0|
    |twiddle_I_reg_363                                             |  32|   0|   32|          0|
    |twiddle_R_reg_358                                             |  32|   0|   32|          0|
    |zext_ln110_reg_303                                            |  10|   0|   64|         54|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 353|   0|  407|         54|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|X_R_address0     |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0          |  out|    1|   ap_memory|           X_R|         array|
|X_R_q0           |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1     |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1          |  out|    1|   ap_memory|           X_R|         array|
|X_R_q1           |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0     |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0          |  out|    1|   ap_memory|           X_I|         array|
|X_I_q0           |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1     |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1          |  out|    1|   ap_memory|           X_I|         array|
|X_I_q1           |   in|   32|   ap_memory|           X_I|         array|
|stage            |   in|    4|     ap_none|         stage|        scalar|
|OUT_R_address0   |  out|   10|   ap_memory|         OUT_R|         array|
|OUT_R_ce0        |  out|    1|   ap_memory|         OUT_R|         array|
|OUT_R_we0        |  out|    1|   ap_memory|         OUT_R|         array|
|OUT_R_d0         |  out|   32|   ap_memory|         OUT_R|         array|
|OUT_I_address0   |  out|   10|   ap_memory|         OUT_I|         array|
|OUT_I_ce0        |  out|    1|   ap_memory|         OUT_I|         array|
|OUT_I_we0        |  out|    1|   ap_memory|         OUT_I|         array|
|OUT_I_d0         |  out|   32|   ap_memory|         OUT_I|         array|
|W_real_address0  |  out|    9|   ap_memory|        W_real|         array|
|W_real_ce0       |  out|    1|   ap_memory|        W_real|         array|
|W_real_q0        |   in|   32|   ap_memory|        W_real|         array|
|W_imag_address0  |  out|    9|   ap_memory|        W_imag|         array|
|W_imag_ce0       |  out|    1|   ap_memory|        W_imag|         array|
|W_imag_q0        |   in|   32|   ap_memory|        W_imag|         array|
+-----------------+-----+-----+------------+--------------+--------------+

