# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../test_cdma.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" --include "../../../test_cdma.srcs/sources_1/bd/system/ipshared/7dd0/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
