--- a/drivers/gpu/drm/panel/Makefile	2025-12-15 17:27:52.854103742 +0100
+++ b/drivers/gpu/drm/panel/Makefile	2025-12-15 17:15:17.473047457 +0100
@@ -21,6 +21,7 @@
 obj-$(CONFIG_DRM_PANEL_HIMAX_HX83102) += panel-himax-hx83102.o
 obj-$(CONFIG_DRM_PANEL_HIMAX_HX83112A) += panel-himax-hx83112a.o
 obj-$(CONFIG_DRM_PANEL_HIMAX_HX83112B) += panel-himax-hx83112b.o
+obj-$(CONFIG_DRM_PANEL_TRULY_HX83112A) += panel-hx83112a-truly.o
 obj-$(CONFIG_DRM_PANEL_HIMAX_HX8394) += panel-himax-hx8394.o
 obj-$(CONFIG_DRM_PANEL_HYDIS_HV101HD1) += panel-hydis-hv101hd1.o
 obj-$(CONFIG_DRM_PANEL_ILITEK_IL9322) += panel-ilitek-ili9322.o
--- a/drivers/gpu/drm/panel/Kconfig	2025-12-15 17:27:52.853504692 +0100
+++ b/drivers/gpu/drm/panel/Kconfig	2025-12-15 17:15:11.657401717 +0100
@@ -1088,6 +1088,17 @@
 	  Say Y here if you want to enable support for Truly NT35597 WQXGA Dual DSI
 	  Video Mode panel
 
+config DRM_PANEL_TRULY_HX83112A
+	tristate "Truly HX83112A panel"
+	depends on OF
+	depends on DRM_MIPI_DSI
+	depends on BACKLIGHT_CLASS_DEVICE
+	help
+	  Say Y here if you want to enable support for the Truly HX83112A
+	  1080x1920 video mode MIPI-DSI panel used by the Mangmi Air X (SM6115)
+	  handheld. The driver uploads the vendor initialization sequence and
+	  exposes a 60 Hz 1080p mode.
+
 config DRM_PANEL_VISIONOX_G2647FB105
 	tristate "Visionox G2647FB105"
 	depends on OF
--- /dev/null	2025-12-18 19:08:09.351909192 +0100
+++ b/drivers/gpu/drm/panel/panel-hx83112a-truly.c	2025-12-22 21:45:24.942697926 +0100
@@ -0,0 +1,606 @@
+// SPDX-License-Identifier: GPL-2.0-only
+/*
+ * Truly HX83112A 1080x1920 DSI video panel
+ *
+ * Command sequences and timings are taken from the downstream Android
+ * qcom,mdss-dsi-hx83112a_1080p_video panel node.
+ * Copyright (c) 2024 Luca Weiss <luca.weiss@fairphone.com>
+ * Copyright (c) 2025 Romain Tisserand <romain.tisserand@gmail.com>
+ * Copyright (c) 2025 REG-Linux (https://reglinux.org)
+ */
+
+#include <linux/delay.h>
+#include <linux/gpio/consumer.h>
+#include <linux/module.h>
+#include <linux/of.h>
+#include <linux/regulator/consumer.h>
+#include <linux/workqueue.h>
+
+#include <video/mipi_display.h>
+
+#include <drm/drm_mipi_dsi.h>
+#include <drm/drm_modes.h>
+#include <drm/drm_panel.h>
+#include <drm/drm_probe_helper.h>
+
+/* Manufacturer specific DSI commands */
+#define HX83112A_SETPOWER1	0xb1
+#define HX83112A_SETDISP	0xb2
+#define HX83112A_SETDRV		0xb4
+#define HX83112A_SETEXTC	0xb9
+#define HX83112A_SETBANK	0xbd
+#define HX83112A_SETPTBA	0xbf
+#define HX83112A_SETDGCLUT	0xc1
+#define HX83112A_SETTCON	0xc7
+#define HX83112A_SETCLOCK	0xcb
+#define HX83112A_SETPANEL	0xcc
+#define HX83112A_SETPOWER2	0xd2
+#define HX83112A_SETGIP0	0xd3
+#define HX83112A_SETGIP1	0xd5
+#define HX83112A_SETGIP2	0xd6
+#define HX83112A_SETGIP3	0xd8
+#define HX83112A_SETTP1		0xe7
+#define HX83112A_UNKNOWN1	0xe9
+#define HX83112A_UNKNOWN2	0xcf
+#define HX83112A_UNKNOWN3	0xc9
+#define HX83112A_UNKNOWN4	0xb6
+
+struct hx83112a_panel {
+	struct drm_panel panel;
+	struct mipi_dsi_device *dsi;
+	struct regulator_bulk_data supplies[3];
+	int num_supplies;
+	struct gpio_desc *reset_gpio;
+	struct gpio_desc *enable_gpio;
+	bool prepared;
+	bool skip_attach;
+	bool attached;
+	bool skip_reset;
+	bool defer_attach;
+	bool force_sleep;
+	bool readback_after_init;
+	unsigned int attach_delay_ms;
+	unsigned int reset_delay_ms;
+	struct delayed_work attach_work;
+};
+
+static inline struct hx83112a_panel *to_hx83112a_panel(struct drm_panel *panel)
+{
+	return container_of(panel, struct hx83112a_panel, panel);
+}
+
+static void hx83112a_panel_reset(struct hx83112a_panel *ctx)
+{
+	dev_info(ctx->panel.dev, "reset: start\n");
+	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
+	msleep(20);
+	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
+	msleep(20);
+	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
+	msleep(50);
+}
+
+static int hx83112a_panel_on(struct hx83112a_panel *ctx)
+{
+	struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };
+
+	ctx->dsi->mode_flags |= MIPI_DSI_MODE_LPM;
+
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETEXTC, 0x83, 0x11, 0x2a);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_UNKNOWN2, 0x00, 0x14, 0x00, 0xc0);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETPANEL, 0x08);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_UNKNOWN3, 0x04, 0x0a, 0x8c, 0x01);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETPOWER1,
+					0x08, 0x29, 0x29, 0x80, 0x80, 0x4f, 0x4a, 0xaa );
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETDISP,
+					0x00, 0x02, 0x00, 0x70, 0x80, 0x00, 0x08, 0x2a,
+					0x1a, 0x11, 0x15, 0x00, 0x10, 0xa3, 0x87 );
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETPOWER2, 0x2c, 0x2c);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETDRV,
+					0x02, 0xd4, 0x02, 0xd4, 0x02, 0xba, 0x04, 0xd4, 
+					0x00, 0x00, 0x04, 0xd4, 0x00, 0xff, 0x00, 0xff, 
+					0x00, 0x00, 0x0c, 0x12, 0x00, 0x2d, 0x0e, 0x0e,
+					0x13, 0x00, 0x8e);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETTCON,
+					0x00, 0x00, 0x04, 0xe0, 0x33, 0x00, 0x20, 0x40);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_UNKNOWN4, 0x7b, 0x7b, 0xe3);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETGIP0,
+					0xc0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x05, 0x05,
+					0x04, 0x04, 0x00, 0x1f, 0x0b, 0x0b, 0x0b, 0x0b, 0x32,
+					0x10, 0x0a, 0x00, 0x0a, 0x32, 0x16, 0x23, 0x06, 0x23,
+					0x32, 0x10, 0x06, 0x00, 0x06, 0x00, 0x00, 0x00, 0x00,
+					0x00, 0x00, 0x00, 0x0a, 0x07, 0x8b);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x01);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETCLOCK, 0x25, 0x11, 0x00);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x00);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETGIP1,
+					0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,
+					0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,
+					0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x40, 0x40, 0x19,
+					0x19, 0x18, 0x18, 0x20, 0x20, 0x04, 0x04, 0x03, 0x03,
+					0x02, 0x02, 0x01, 0x01, 0x00, 0x00, 0x31, 0x31, 0x30,
+					0x30, 0x2f, 0x2f);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETGIP2,
+					0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,
+					0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,
+					0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x40, 0x40, 0x19,
+					0x19, 0x18, 0x18, 0x20, 0x20, 0x00, 0x00, 0x01, 0x01,
+					0x02, 0x02, 0x03, 0x03, 0x04, 0x04, 0x31, 0x31, 0x30,
+					0x30, 0x2f, 0x2f);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETGIP3,
+					0xaa, 0xaa, 0xaa, 0xba, 0xff, 0xea, 0xaa, 0xaa, 0xaa,
+					0xba, 0xff, 0xea, 0xaa, 0xaa, 0xaa, 0xba, 0xaa, 0xaa,
+					0xaa, 0xaa, 0xaa, 0xba, 0xaa, 0xaa);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x01);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETGIP3,
+					0xaa, 0xaa, 0xaa, 0xea, 0xff, 0xff, 0xaa, 0xaa, 0xaa,
+					0xea, 0xff, 0xff, 0xaa, 0xaa, 0xaa, 0xea, 0xff, 0xff,
+					0xaa, 0xaa, 0xaa, 0xea, 0xff, 0xff);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x02);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETGIP3,
+					0xaa, 0xaa, 0xaa, 0xea, 0xff, 0xff, 0xaa, 0xaa, 0xaa,
+					0xea, 0xff, 0xff);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x03);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETGIP3,
+					0xaa, 0xaa, 0xaa, 0xba, 0xff, 0xea, 0xaa, 0xaa, 0xaa,
+					0xba, 0xff, 0xea, 0xaa, 0xaa, 0xaa, 0xeb, 0xff, 0xff,
+					0xaa, 0xaa, 0xaa, 0xeb, 0xff, 0xff);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x00);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETTP1,
+					0x0f, 0x0f, 0x1e, 0x74, 0x1e, 0x72, 0x00, 0x50, 0x02,
+					0x02, 0x00, 0x00, 0x02, 0x02, 0x02, 0x05, 0x14, 0x14,
+					0x32, 0xb9, 0x23, 0xb9, 0x08);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x01);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETTP1,
+					0x02, 0x00, 0x80, 0x01, 0x80, 0x0e, 0x85, 0x0f);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x02);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETTP1,
+					0x00, 0x00, 0x08, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00,
+					0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+					0x00, 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00,
+					0x02, 0x00);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x00);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_UNKNOWN1, 0xc3);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETCLOCK, 0xd2, 0x35);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_UNKNOWN1, 0x3f);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETDGCLUT, 0x01);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x01);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_UNKNOWN1, 0xc8);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETGIP0, 0x81);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_UNKNOWN1, 0x3f);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x00);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETDGCLUT, 0x01, 0x00);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x01);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETDGCLUT,
+					0xff, 0xf9, 0xf4, 0xee, 0xe9, 0xe3, 0xdf, 0xd5, 0xd0,
+					0xca, 0xc4, 0xbf, 0xba, 0xb5, 0xb0, 0xab, 0xa6, 0xa2,
+					0x9d, 0x94, 0x8c, 0x84, 0x7c, 0x75, 0x6d, 0x65, 0x5e,
+					0x57, 0x50, 0x49, 0x43, 0x3d, 0x36, 0x2f, 0x28, 0x21,
+					0x1b, 0x15, 0x0e, 0x08, 0x06, 0x05, 0x02, 0x01, 0x00,
+					0x31, 0x71, 0xcb, 0xe7, 0xca, 0x4c, 0x7f, 0x5c, 0x0b,
+					0x5b, 0x1b, 0x40);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x02);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETDGCLUT,
+					0xff, 0xfa, 0xf4, 0xef, 0xea, 0xe5, 0xe1, 0xd7, 0xd2,
+					0xcc, 0xc7, 0xc2, 0xbd, 0xb9, 0xb4, 0xaf, 0xab, 0xa6,
+					0xa2, 0x99, 0x91, 0x89, 0x82, 0x7b, 0x73, 0x6c, 0x65,
+					0x5e, 0x58, 0x51, 0x4a, 0x45, 0x3f, 0x38, 0x31, 0x2b,
+					0x25, 0x1e, 0x19, 0x12, 0x0f, 0x0d, 0x0c, 0x0a, 0x0a,
+					0x09, 0xa1, 0xb6, 0xc5, 0x21, 0x60, 0xeb, 0x18, 0x2c,
+					0x32, 0x77, 0x40);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x03);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETDGCLUT,
+					0xff, 0xfa, 0xf6, 0xf1, 0xec, 0xe7, 0xe3, 0xd9, 0xd4,
+					0xce, 0xc9, 0xc4, 0xbf, 0xbb, 0xb6, 0xb2, 0xad, 0xa9,
+					0xa5, 0x9c, 0x94, 0x8c, 0x85, 0x7e, 0x77, 0x71, 0x6a,
+					0x63, 0x5d, 0x56, 0x50, 0x49, 0x44, 0x3e, 0x38, 0x31,
+					0x2b, 0x25, 0x1f, 0x18, 0x16, 0x14, 0x13, 0x11, 0x11,
+					0x30, 0x71, 0x79, 0xd8, 0x51, 0x7b, 0xc6, 0x72, 0xa6,
+					0x13, 0x9a, 0x00);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83112A_SETBANK, 0x00);
+
+	mipi_dsi_dcs_set_tear_on_multi(&dsi_ctx, MIPI_DSI_DCS_TEAR_MODE_VBLANK);
+	mipi_dsi_dcs_set_display_brightness_multi(&dsi_ctx, 0x07ff);
+	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_WRITE_CONTROL_DISPLAY, 0x24);
+
+	mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx);
+	mipi_dsi_msleep(&dsi_ctx, 150);
+
+	mipi_dsi_dcs_set_display_on_multi(&dsi_ctx);
+	mipi_dsi_msleep(&dsi_ctx, 50);
+
+	if (dsi_ctx.accum_err)
+		dev_err(ctx->panel.dev, "init sequence failed: %d\n", dsi_ctx.accum_err);
+	else
+		dev_info(ctx->panel.dev, "init sequence done\n");
+
+	return dsi_ctx.accum_err;
+}
+
+static int hx83112a_panel_off(struct hx83112a_panel *ctx)
+{
+	struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };
+
+	mipi_dsi_dcs_set_display_off_multi(&dsi_ctx);
+	mipi_dsi_msleep(&dsi_ctx, 20);
+	mipi_dsi_dcs_enter_sleep_mode_multi(&dsi_ctx);
+	mipi_dsi_msleep(&dsi_ctx, 120);
+
+	return dsi_ctx.accum_err;
+}
+
+static int hx83112a_panel_prepare(struct drm_panel *panel)
+{
+	struct hx83112a_panel *ctx = to_hx83112a_panel(panel);
+	unsigned int i;
+	int ret;
+	bool skip_init = of_property_read_bool(ctx->panel.dev->of_node,
+				       "truly,skip-init");
+
+	if (ctx->prepared)
+		return 0;
+
+	dev_info(ctx->panel.dev, "prepare: start\n");
+
+	if (ctx->force_sleep) {
+		struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };
+
+		/* Ensure panel is off even if firmware left it on. */
+		ctx->dsi->mode_flags |= MIPI_DSI_MODE_LPM;
+		mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x28);
+		msleep(20);
+		mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x10);
+		msleep(120);
+	}
+
+	for (i = 0; i < ctx->num_supplies; i++) {
+		ret = regulator_enable(ctx->supplies[i].consumer);
+		if (ret) {
+			while (i--)
+				regulator_disable(ctx->supplies[i].consumer);
+			return ret;
+		}
+	}
+
+	if (ctx->enable_gpio)
+		gpiod_set_value_cansleep(ctx->enable_gpio, 1);
+
+	if (ctx->skip_reset) {
+		dev_info(ctx->panel.dev, "prepare: skip reset sequence\n");
+	} else {
+		hx83112a_panel_reset(ctx);
+		if (ctx->reset_delay_ms) {
+			dev_info(ctx->panel.dev, "prepare: reset delay %u ms\n",
+				 ctx->reset_delay_ms);
+			msleep(ctx->reset_delay_ms);
+		}
+	}
+
+	if (ctx->defer_attach && !ctx->skip_attach && !ctx->attached) {
+		dev_info(ctx->panel.dev, "attach: prepare\n");
+		ret = mipi_dsi_attach(ctx->dsi);
+		if (ret < 0) {
+			if (ctx->enable_gpio)
+				gpiod_set_value_cansleep(ctx->enable_gpio, 0);
+			while (i--)
+				regulator_disable(ctx->supplies[i].consumer);
+			return ret;
+		}
+		ctx->attached = true;
+	}
+
+	if (skip_init) {
+		ctx->prepared = true;
+		dev_info(ctx->panel.dev, "prepare: skip init sequence\n");
+		return 0;
+	}
+
+	ret = hx83112a_panel_on(ctx);
+	if (ret) {
+		dev_err(ctx->panel.dev, "prepare: init failed: %d\n", ret);
+		if (ctx->enable_gpio)
+			gpiod_set_value_cansleep(ctx->enable_gpio, 0);
+		while (i--)
+			regulator_disable(ctx->supplies[i].consumer);
+		return ret;
+	}
+
+	ctx->prepared = true;
+
+	if (ctx->readback_after_init) {
+		u8 buf[4];
+		ssize_t rd;
+
+		ctx->dsi->mode_flags |= MIPI_DSI_MODE_LPM;
+
+		rd = mipi_dsi_dcs_read(ctx->dsi, 0x04, buf, 3);
+		if (rd < 0)
+			dev_warn(ctx->panel.dev, "read ID (0x04) failed: %zd\n", rd);
+		else
+			dev_info(ctx->panel.dev, "read ID (0x04): %02x %02x %02x\n",
+				 buf[0], buf[1], buf[2]);
+
+		rd = mipi_dsi_dcs_read(ctx->dsi, 0x0a, buf, 1);
+		if (rd < 0)
+			dev_warn(ctx->panel.dev, "read power mode (0x0a) failed: %zd\n", rd);
+		else
+			dev_info(ctx->panel.dev, "read power mode (0x0a): %02x\n", buf[0]);
+
+		rd = mipi_dsi_dcs_read(ctx->dsi, 0x0b, buf, 1);
+		if (rd < 0)
+			dev_warn(ctx->panel.dev, "read MADCTL (0x0b) failed: %zd\n", rd);
+		else
+			dev_info(ctx->panel.dev, "read MADCTL (0x0b): %02x\n", buf[0]);
+	}
+
+	dev_info(ctx->panel.dev, "prepare: done\n");
+
+	return 0;
+}
+
+static void hx83112a_panel_attach_work(struct work_struct *work)
+{
+	struct hx83112a_panel *ctx = container_of(to_delayed_work(work),
+						  struct hx83112a_panel,
+						  attach_work);
+	int ret;
+
+	if (ctx->skip_attach || ctx->attached)
+		return;
+
+	dev_info(ctx->panel.dev, "attach: delayed\n");
+	ret = mipi_dsi_attach(ctx->dsi);
+	if (ret < 0) {
+		dev_err(ctx->panel.dev, "attach failed: %d\n", ret);
+		return;
+	}
+
+	ctx->attached = true;
+}
+
+static int hx83112a_panel_unprepare(struct drm_panel *panel)
+{
+	struct hx83112a_panel *ctx = to_hx83112a_panel(panel);
+	unsigned int i;
+	int ret;
+	unsigned long old_flags;
+	bool skip_init = of_property_read_bool(ctx->panel.dev->of_node,
+				       "truly,skip-init");
+
+	if (!ctx->prepared)
+		return 0;
+
+	dev_info(ctx->panel.dev, "unprepare: send off cmds in HS, drop enable, disable regulators\n");
+
+	if (!skip_init) {
+		/* Downstream sends off-command in HS mode */
+		old_flags = ctx->dsi->mode_flags;
+		ctx->dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;
+
+		ret = hx83112a_panel_off(ctx);
+		if (ret)
+			dev_warn(ctx->panel.dev, "Failed to send off sequence: %d\n", ret);
+
+		ctx->dsi->mode_flags = old_flags;
+	}
+
+	if (ctx->enable_gpio)
+		gpiod_set_value_cansleep(ctx->enable_gpio, 0);
+
+	if (ctx->defer_attach && !ctx->skip_attach && ctx->attached) {
+		ret = mipi_dsi_detach(ctx->dsi);
+		if (ret < 0)
+			dev_err(ctx->panel.dev, "Failed to detach from DSI host: %d\n", ret);
+		ctx->attached = false;
+	}
+
+	for (i = ctx->num_supplies; i > 0; i--)
+		regulator_disable(ctx->supplies[i - 1].consumer);
+
+	if (ctx->reset_gpio && !ctx->skip_reset)
+		gpiod_set_value_cansleep(ctx->reset_gpio, 1);
+
+	ctx->prepared = false;
+
+	dev_info(ctx->panel.dev, "unprepare: done\n");
+
+	return 0;
+}
+
+static const struct drm_display_mode hx83112a_panel_mode = {
+	.clock = (1080 + 48 + 12 + 16) * (1920 + 44 + 5 + 5) * 60 / 1000,
+	.hdisplay = 1080,
+	.hsync_start = 1080 + 48,
+	.hsync_end = 1080 + 48 + 12,
+	.htotal = 1080 + 48 + 12 + 16,
+	.vdisplay = 1920,
+	.vsync_start = 1920 + 44,
+	.vsync_end = 1920 + 44 + 5,
+	.vtotal = 1920 + 44 + 5 + 5,
+	.width_mm = 68,
+	.height_mm = 121,
+	.type = DRM_MODE_TYPE_DRIVER,
+};
+
+static int hx83112a_panel_get_modes(struct drm_panel *panel,
+				    struct drm_connector *connector)
+{
+	return drm_connector_helper_get_modes_fixed(connector, &hx83112a_panel_mode);
+}
+
+static const struct drm_panel_funcs hx83112a_panel_funcs = {
+	.prepare = hx83112a_panel_prepare,
+	.unprepare = hx83112a_panel_unprepare,
+	.get_modes = hx83112a_panel_get_modes,
+};
+
+static int hx83112a_panel_probe(struct mipi_dsi_device *dsi)
+{
+	struct device *dev = &dsi->dev;
+	struct hx83112a_panel *ctx;
+	unsigned int i;
+	int ret;
+	bool use_sync_pulse;
+	bool use_burst;
+	bool use_hse;
+	bool continuous_clk;
+	bool use_eot;
+	static const char * const supply_names[] = { "iovcc", "vsp", "vsn" };
+
+	ctx = devm_drm_panel_alloc(dev, struct hx83112a_panel, panel,
+				   &hx83112a_panel_funcs,
+				   DRM_MODE_CONNECTOR_DSI);
+	if (IS_ERR(ctx))
+		return PTR_ERR(ctx);
+
+	dev_info(dev, "probe start\n");
+
+	for (i = 0; i < ARRAY_SIZE(supply_names); i++) {
+		struct regulator *reg;
+
+		reg = devm_regulator_get_optional(dev, supply_names[i]);
+		if (IS_ERR(reg)) {
+			if (PTR_ERR(reg) == -ENODEV)
+				continue;
+			return dev_err_probe(dev, PTR_ERR(reg),
+					     "Failed to get %s regulator\n",
+					     supply_names[i]);
+		}
+
+		ctx->supplies[ctx->num_supplies].supply = supply_names[i];
+		ctx->supplies[ctx->num_supplies].consumer = reg;
+		ctx->num_supplies++;
+	}
+
+	ctx->reset_gpio = devm_gpiod_get_optional(dev, "reset",
+						  GPIOD_OUT_HIGH);
+	if (IS_ERR(ctx->reset_gpio))
+		return dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),
+				     "Failed to get reset GPIO\n");
+
+	ctx->enable_gpio = devm_gpiod_get_optional(dev, "enable",
+						   GPIOD_OUT_LOW);
+	if (IS_ERR(ctx->enable_gpio))
+		return dev_err_probe(dev, PTR_ERR(ctx->enable_gpio),
+				     "Failed to get enable GPIO\n");
+
+	ctx->dsi = dsi;
+	mipi_dsi_set_drvdata(dsi, ctx);
+
+	use_sync_pulse = of_property_read_bool(dev->of_node,
+					       "truly,video-sync-pulse");
+	use_burst = of_property_read_bool(dev->of_node,
+					  "truly,video-burst");
+	use_hse = of_property_read_bool(dev->of_node,
+					"truly,video-hse");
+	continuous_clk = of_property_read_bool(dev->of_node,
+					       "truly,continuous-clock");
+	use_eot = of_property_read_bool(dev->of_node,
+					"truly,tx-eot-append");
+	if (of_property_present(dev->of_node, "truly,tx-eot-append"))
+		use_eot = true;
+	dev_info(dev, "tx-eot-append=%s\n", use_eot ? "yes" : "no");
+	ctx->force_sleep = of_property_read_bool(dev->of_node,
+						 "truly,force-sleep-before-init");
+	ctx->readback_after_init = of_property_read_bool(dev->of_node,
+							 "truly,readback-after-init");
+
+	dsi->lanes = 4;
+	dsi->format = MIPI_DSI_FMT_RGB888;
+	dsi->mode_flags = MIPI_DSI_MODE_VIDEO |
+			  (use_sync_pulse ? MIPI_DSI_MODE_VIDEO_SYNC_PULSE :
+			   use_burst ? MIPI_DSI_MODE_VIDEO_BURST : 0) |
+			  (use_hse ? MIPI_DSI_MODE_VIDEO_HSE : 0) |
+			  (continuous_clk ? 0 : MIPI_DSI_CLOCK_NON_CONTINUOUS);
+	if (!use_eot)
+		dsi->mode_flags |= MIPI_DSI_MODE_NO_EOT_PACKET;
+	else
+		dsi->mode_flags &= ~MIPI_DSI_MODE_NO_EOT_PACKET;
+	dev_info(dev, "dsi mode_flags=0x%lx\n", dsi->mode_flags);
+
+	ctx->panel.prepare_prev_first = true;
+	ctx->skip_attach = of_property_read_bool(dev->of_node,
+				       "truly,skip-attach");
+	ctx->attached = false;
+	ctx->skip_reset = of_property_read_bool(dev->of_node,
+						"truly,skip-reset");
+	ctx->defer_attach = of_property_read_bool(dev->of_node,
+						  "truly,defer-attach");
+	ctx->attach_delay_ms = 0;
+	of_property_read_u32(dev->of_node, "truly,attach-delay-ms",
+			     &ctx->attach_delay_ms);
+	ctx->reset_delay_ms = 0;
+	of_property_read_u32(dev->of_node, "truly,reset-delay-ms",
+			     &ctx->reset_delay_ms);
+	if (ctx->attach_delay_ms)
+		ctx->defer_attach = true;
+
+	ret = drm_panel_of_backlight(&ctx->panel);
+	if (ret)
+		return dev_err_probe(dev, ret, "Failed to get backlight\n");
+
+	drm_panel_add(&ctx->panel);
+
+	if (ctx->skip_attach) {
+		dev_info(dev, "skip DSI attach\n");
+		return 0;
+	}
+
+	if (!ctx->defer_attach) {
+		dev_info(dev, "attach: probe\n");
+		ret = mipi_dsi_attach(dsi);
+		if (ret < 0) {
+			dev_err_probe(dev, ret, "Failed to attach to DSI host\n");
+			drm_panel_remove(&ctx->panel);
+			return ret;
+		}
+		ctx->attached = true;
+	}
+
+	dev_info(dev, "probe done\n");
+
+	if (ctx->attach_delay_ms) {
+		INIT_DELAYED_WORK(&ctx->attach_work, hx83112a_panel_attach_work);
+		schedule_delayed_work(&ctx->attach_work,
+				      msecs_to_jiffies(ctx->attach_delay_ms));
+		dev_info(dev, "attach: scheduled in %u ms\n", ctx->attach_delay_ms);
+	}
+
+	return 0;
+}
+
+static void hx83112a_panel_remove(struct mipi_dsi_device *dsi)
+{
+	struct hx83112a_panel *ctx = mipi_dsi_get_drvdata(dsi);
+	int ret;
+
+	if (!ctx->skip_attach && ctx->attached) {
+		ret = mipi_dsi_detach(dsi);
+		if (ret < 0)
+			dev_err(&dsi->dev, "Failed to detach from DSI host: %d\n", ret);
+	}
+
+	if (ctx->attach_delay_ms)
+		cancel_delayed_work_sync(&ctx->attach_work);
+
+	drm_panel_remove(&ctx->panel);
+}
+
+static const struct of_device_id hx83112a_panel_of_match[] = {
+	{ .compatible = "truly,hx83112a" },
+	{ /* sentinel */ }
+};
+MODULE_DEVICE_TABLE(of, hx83112a_panel_of_match);
+
+static struct mipi_dsi_driver hx83112a_panel_driver = {
+	.probe = hx83112a_panel_probe,
+	.remove = hx83112a_panel_remove,
+	.driver = {
+		.name = "panel-hx83112a-truly",
+		.of_match_table = hx83112a_panel_of_match,
+	},
+};
+module_mipi_dsi_driver(hx83112a_panel_driver);
+
+MODULE_DESCRIPTION("DRM driver for HX83112A based Mangmi Air X panel");
+MODULE_LICENSE("GPL");
