Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan  9 12:49:56 2023
| Host         : DESKTOP-52T4KVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_timing_summary_routed.rpt -pb hdmi_timing_summary_routed.pb -rpx hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                                Violations  
--------  --------  ---------------------------------------------------------  ----------  
SYNTH-5   Warning   Mapped onto distributed RAM because of timing constraints  1280        
SYNTH-10  Warning   Wide multiplier                                            4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.819        0.000                      0                58868        0.227        0.000                      0                58868        2.845        0.000                       0                  7782  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 5.000}        10.000          100.000         
  clk_feedback  {0.000 5.000}        10.000          100.000         
  clk_mips      {0.000 25.000}       50.000          20.000          
  clk_pixel     {0.000 12.500}       25.000          40.000          
  clk_pixel_x5  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       3.000        0.000                       0                     1  
  clk_feedback                                                                                                                                                    8.751        0.000                       0                     2  
  clk_mips           11.061        0.000                      0                48894        0.263        0.000                      0                48894       23.750        0.000                       0                  6424  
  clk_pixel           3.819        0.000                      0                 9973        0.227        0.000                      0                 9973       11.250        0.000                       0                  1345  
  clk_pixel_x5                                                                                                                                                    2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_mips           clk_mips                46.109        0.000                      0                    1        1.055        0.000                      0                    1  
**async_default**  clk_mips           clk_pixel               20.809        0.000                      0                    1        0.548        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_feedback                
(none)        clk_pixel_x5                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mips
  To Clock:  clk_mips

Setup :            0  Failing Endpoints,  Worst Slack       11.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.061ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[29][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 4.978ns (12.864%)  route 33.720ns (87.136%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 55.941 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.514    45.017    mips/datapath/regs/D[2]
    SLICE_X43Y127        FDRE                                         r  mips/datapath/regs/regs_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.592    55.941    mips/datapath/regs/clk_mips_BUFG
    SLICE_X43Y127        FDRE                                         r  mips/datapath/regs/regs_reg[29][2]/C
                         clock pessimism              0.320    56.262    
                         clock uncertainty           -0.103    56.159    
    SLICE_X43Y127        FDRE (Setup_fdre_C_D)       -0.081    56.078    mips/datapath/regs/regs_reg[29][2]
  -------------------------------------------------------------------
                         required time                         56.078    
                         arrival time                         -45.017    
  -------------------------------------------------------------------
                         slack                                 11.061    

Slack (MET) :             11.088ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[23][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.690ns  (logic 4.978ns (12.866%)  route 33.712ns (87.134%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 55.941 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.506    45.009    mips/datapath/regs/D[2]
    SLICE_X44Y127        FDRE                                         r  mips/datapath/regs/regs_reg[23][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.592    55.941    mips/datapath/regs/clk_mips_BUFG
    SLICE_X44Y127        FDRE                                         r  mips/datapath/regs/regs_reg[23][2]/C
                         clock pessimism              0.320    56.262    
                         clock uncertainty           -0.103    56.159    
    SLICE_X44Y127        FDRE (Setup_fdre_C_D)       -0.061    56.098    mips/datapath/regs/regs_reg[23][2]
  -------------------------------------------------------------------
                         required time                         56.098    
                         arrival time                         -45.009    
  -------------------------------------------------------------------
                         slack                                 11.088    

Slack (MET) :             11.202ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[21][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.545ns  (logic 4.978ns (12.915%)  route 33.567ns (87.085%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 55.940 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.361    44.864    mips/datapath/regs/D[2]
    SLICE_X44Y126        FDRE                                         r  mips/datapath/regs/regs_reg[21][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.591    55.940    mips/datapath/regs/clk_mips_BUFG
    SLICE_X44Y126        FDRE                                         r  mips/datapath/regs/regs_reg[21][2]/C
                         clock pessimism              0.320    56.261    
                         clock uncertainty           -0.103    56.158    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)       -0.092    56.066    mips/datapath/regs/regs_reg[21][2]
  -------------------------------------------------------------------
                         required time                         56.066    
                         arrival time                         -44.864    
  -------------------------------------------------------------------
                         slack                                 11.202    

Slack (MET) :             11.206ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[25][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.570ns  (logic 4.978ns (12.906%)  route 33.592ns (87.094%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 55.944 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.386    44.889    mips/datapath/regs/D[2]
    SLICE_X45Y129        FDRE                                         r  mips/datapath/regs/regs_reg[25][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.595    55.944    mips/datapath/regs/clk_mips_BUFG
    SLICE_X45Y129        FDRE                                         r  mips/datapath/regs/regs_reg[25][2]/C
                         clock pessimism              0.320    56.265    
                         clock uncertainty           -0.103    56.162    
    SLICE_X45Y129        FDRE (Setup_fdre_C_D)       -0.067    56.095    mips/datapath/regs/regs_reg[25][2]
  -------------------------------------------------------------------
                         required time                         56.095    
                         arrival time                         -44.889    
  -------------------------------------------------------------------
                         slack                                 11.206    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[26][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.541ns  (logic 4.978ns (12.916%)  route 33.563ns (87.084%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.357    44.860    mips/datapath/regs/D[2]
    SLICE_X45Y128        FDRE                                         r  mips/datapath/regs/regs_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.594    55.943    mips/datapath/regs/clk_mips_BUFG
    SLICE_X45Y128        FDRE                                         r  mips/datapath/regs/regs_reg[26][2]/C
                         clock pessimism              0.320    56.264    
                         clock uncertainty           -0.103    56.161    
    SLICE_X45Y128        FDRE (Setup_fdre_C_D)       -0.081    56.080    mips/datapath/regs/regs_reg[26][2]
  -------------------------------------------------------------------
                         required time                         56.080    
                         arrival time                         -44.860    
  -------------------------------------------------------------------
                         slack                                 11.219    

Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[18][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.533ns  (logic 4.978ns (12.919%)  route 33.555ns (87.081%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.348    44.852    mips/datapath/regs/D[2]
    SLICE_X45Y125        FDRE                                         r  mips/datapath/regs/regs_reg[18][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.589    55.938    mips/datapath/regs/clk_mips_BUFG
    SLICE_X45Y125        FDRE                                         r  mips/datapath/regs/regs_reg[18][2]/C
                         clock pessimism              0.320    56.259    
                         clock uncertainty           -0.103    56.156    
    SLICE_X45Y125        FDRE (Setup_fdre_C_D)       -0.061    56.095    mips/datapath/regs/regs_reg[18][2]
  -------------------------------------------------------------------
                         required time                         56.095    
                         arrival time                         -44.852    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[19][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.533ns  (logic 4.978ns (12.919%)  route 33.555ns (87.081%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.348    44.852    mips/datapath/regs/D[2]
    SLICE_X44Y125        FDRE                                         r  mips/datapath/regs/regs_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.589    55.938    mips/datapath/regs/clk_mips_BUFG
    SLICE_X44Y125        FDRE                                         r  mips/datapath/regs/regs_reg[19][2]/C
                         clock pessimism              0.320    56.259    
                         clock uncertainty           -0.103    56.156    
    SLICE_X44Y125        FDRE (Setup_fdre_C_D)       -0.061    56.095    mips/datapath/regs/regs_reg[19][2]
  -------------------------------------------------------------------
                         required time                         56.095    
                         arrival time                         -44.852    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.413ns  (logic 4.978ns (12.959%)  route 33.435ns (87.041%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.229    44.732    mips/datapath/regs/D[2]
    SLICE_X44Y128        FDRE                                         r  mips/datapath/regs/regs_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.594    55.943    mips/datapath/regs/clk_mips_BUFG
    SLICE_X44Y128        FDRE                                         r  mips/datapath/regs/regs_reg[20][2]/C
                         clock pessimism              0.320    56.264    
                         clock uncertainty           -0.103    56.161    
    SLICE_X44Y128        FDRE (Setup_fdre_C_D)       -0.081    56.080    mips/datapath/regs/regs_reg[20][2]
  -------------------------------------------------------------------
                         required time                         56.080    
                         arrival time                         -44.732    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.381ns  (logic 4.978ns (12.970%)  route 33.403ns (87.030%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 55.944 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.196    44.700    mips/datapath/regs/D[2]
    SLICE_X44Y129        FDRE                                         r  mips/datapath/regs/regs_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.595    55.944    mips/datapath/regs/clk_mips_BUFG
    SLICE_X44Y129        FDRE                                         r  mips/datapath/regs/regs_reg[16][2]/C
                         clock pessimism              0.320    56.265    
                         clock uncertainty           -0.103    56.162    
    SLICE_X44Y129        FDRE (Setup_fdre_C_D)       -0.081    56.081    mips/datapath/regs/regs_reg[16][2]
  -------------------------------------------------------------------
                         required time                         56.081    
                         arrival time                         -44.700    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.394ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/regs/regs_reg[24][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        38.384ns  (logic 4.978ns (12.969%)  route 33.406ns (87.031%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=10 MUXF7=5 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 55.940 - 50.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.737     6.319    mips/datapath/clk_mips_BUFG
    SLICE_X48Y101        FDRE                                         r  mips/datapath/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     6.738 r  mips/datapath/pc_reg[7]/Q
                         net (fo=322, routed)         5.813    12.551    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_15_1
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.299    12.850 f  mips/datapath/ram/hi_lo0_i_525/O
                         net (fo=1, routed)           0.000    12.850    mips/datapath/ram/hi_lo0_i_525_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    13.095 f  mips/datapath/ram/hi_lo0_i_484/O
                         net (fo=1, routed)           0.000    13.095    mips/datapath/ram/hi_lo0_i_484_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    13.199 f  mips/datapath/ram/hi_lo0_i_376/O
                         net (fo=1, routed)           1.399    14.598    mips/datapath/ram/hi_lo0_i_376_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    14.914 f  mips/datapath/ram/hi_lo0_i_297/O
                         net (fo=2, routed)           3.416    18.330    mips/datapath/ram/out0[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.454 r  mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6/O
                         net (fo=3, routed)           0.828    19.281    mips/datapath/ram/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_6_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  mips/datapath/ram/ram_reg_0_127_0_0_i_91/O
                         net (fo=256, routed)         2.970    22.375    mips/datapath/regs/ram_reg_0_127_0_0_i_14_1
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.499 r  mips/datapath/regs/ram_reg_0_127_16_16_i_14/O
                         net (fo=1, routed)           0.000    22.499    mips/datapath/regs/ram_reg_0_127_16_16_i_14_n_0
    SLICE_X27Y128        MUXF7 (Prop_muxf7_I0_O)      0.238    22.737 r  mips/datapath/regs/ram_reg_0_127_16_16_i_7/O
                         net (fo=2, routed)           0.000    22.737    mips/datapath/regs/ram_reg_0_127_16_16_i_7_n_0
    SLICE_X27Y128        MUXF8 (Prop_muxf8_I0_O)      0.104    22.841 r  mips/datapath/regs/hi_lo0_i_99/O
                         net (fo=1, routed)           0.568    23.409    mips/datapath/ram/hi_lo0_33
    SLICE_X24Y126        LUT5 (Prop_lut5_I4_O)        0.316    23.725 r  mips/datapath/ram/hi_lo0_i_16/O
                         net (fo=5, routed)           1.593    25.319    mips/datapath/ram/alu_in_2[16]
    SLICE_X17Y109        LUT5 (Prop_lut5_I0_O)        0.124    25.443 r  mips/datapath/ram/ram_reg_0_127_0_0_i_135/O
                         net (fo=5, routed)           1.138    26.581    mips/datapath/ram/ram_reg_0_127_0_0_i_135_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I0_O)        0.152    26.733 r  mips/datapath/ram/ram_reg_0_127_0_0_i_124/O
                         net (fo=1, routed)           0.761    27.494    mips/datapath/ram/ram_reg_0_127_0_0_i_124_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.326    27.820 f  mips/datapath/ram/ram_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.642    28.461    mips/datapath/ram/ram_reg_0_127_0_0_i_86_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.585 r  mips/datapath/ram/ram_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.000    28.585    mips/datapath/ram/ram_reg_0_127_0_0_i_34_n_0
    SLICE_X19Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.797 r  mips/datapath/ram/ram_reg_0_127_0_0_i_9/O
                         net (fo=7682, routed)        7.153    35.950    mips/datapath/ram/ram_reg_2816_2943_2_2/A0
    SLICE_X60Y12         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    36.249 r  mips/datapath/ram/ram_reg_2816_2943_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    36.249    mips/datapath/ram/ram_reg_2816_2943_2_2/SPO0
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    36.490 r  mips/datapath/ram/ram_reg_2816_2943_2_2/F7.SP/O
                         net (fo=1, routed)           1.125    37.615    mips/datapath/ram/ram_reg_2816_2943_2_2_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.298    37.913 r  mips/datapath/ram/regs[31][2]_i_14/O
                         net (fo=1, routed)           0.000    37.913    mips/datapath/ram/regs[31][2]_i_14_n_0
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    38.158 r  mips/datapath/ram/regs_reg[31][2]_i_8/O
                         net (fo=1, routed)           0.000    38.158    mips/datapath/ram/regs_reg[31][2]_i_8_n_0
    SLICE_X61Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    38.262 r  mips/datapath/ram/regs_reg[31][2]_i_4/O
                         net (fo=1, routed)           1.152    39.414    mips/datapath/ram/regs_reg[31][2]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.316    39.730 r  mips/datapath/ram/regs[31][2]_i_2/O
                         net (fo=1, routed)           2.649    42.379    mips/datapath/ram/read_data[2]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    42.503 r  mips/datapath/ram/regs[31][2]_i_1/O
                         net (fo=32, routed)          2.200    44.703    mips/datapath/regs/D[2]
    SLICE_X45Y126        FDRE                                         r  mips/datapath/regs/regs_reg[24][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.591    55.940    mips/datapath/regs/clk_mips_BUFG
    SLICE_X45Y126        FDRE                                         r  mips/datapath/regs/regs_reg[24][2]/C
                         clock pessimism              0.320    56.261    
                         clock uncertainty           -0.103    56.158    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)       -0.061    56.097    mips/datapath/regs/regs_reg[24][2]
  -------------------------------------------------------------------
                         required time                         56.097    
                         arrival time                         -44.703    
  -------------------------------------------------------------------
                         slack                                 11.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.645     1.919    clk_mips_BUFG
    SLICE_X13Y102        FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  fifo_reset_reg/Q
                         net (fo=305, routed)         0.168     2.228    fifo_reset
    SLICE_X13Y102        LUT2 (Prop_lut2_I0_O)        0.045     2.273 r  fifo_reset_i_1/O
                         net (fo=1, routed)           0.000     2.273    fifo_reset_i_1_n_0
    SLICE_X13Y102        FDRE                                         r  fifo_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.919     2.472    clk_mips_BUFG
    SLICE_X13Y102        FDRE                                         r  fifo_reset_reg/C
                         clock pessimism             -0.554     1.919    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.091     2.010    fifo_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 mips/datapath/regs/regs_reg[25][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/ram/ram_reg_4736_4863_22_22/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.356ns (36.027%)  route 0.632ns (63.973%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.631     1.905    mips/datapath/regs/clk_mips_BUFG
    SLICE_X31Y121        FDRE                                         r  mips/datapath/regs/regs_reg[25][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDRE (Prop_fdre_C_Q)         0.141     2.046 r  mips/datapath/regs/regs_reg[25][22]/Q
                         net (fo=2, routed)           0.148     2.194    mips/datapath/regs/regs_reg[25]_6[22]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.239 r  mips/datapath/regs/ram_reg_0_127_22_22_i_8/O
                         net (fo=1, routed)           0.000     2.239    mips/datapath/regs/ram_reg_0_127_22_22_i_8_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I0_O)      0.062     2.301 r  mips/datapath/regs/ram_reg_0_127_22_22_i_4/O
                         net (fo=2, routed)           0.111     2.412    mips/datapath/regs/ram_reg_0_127_22_22_i_4_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I0_O)        0.108     2.520 r  mips/datapath/regs/ram_reg_0_127_22_22_i_1/O
                         net (fo=168, routed)         0.373     2.893    mips/datapath/ram/ram_reg_4736_4863_22_22/D
    SLICE_X46Y125        RAMD64E                                      r  mips/datapath/ram/ram_reg_4736_4863_22_22/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.899     2.452    mips/datapath/ram/ram_reg_4736_4863_22_22/WCLK
    SLICE_X46Y125        RAMD64E                                      r  mips/datapath/ram/ram_reg_4736_4863_22_22/SP.LOW/CLK
                         clock pessimism             -0.289     2.164    
    SLICE_X46Y125        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.308    mips/datapath/ram/ram_reg_4736_4863_22_22/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 mips/datapath/regs/regs_reg[7][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/ram/ram_reg_3840_3967_25_25/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.368ns (47.642%)  route 0.404ns (52.358%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.633     1.907    mips/datapath/regs/clk_mips_BUFG
    SLICE_X20Y121        FDRE                                         r  mips/datapath/regs/regs_reg[7][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.141     2.048 r  mips/datapath/regs/regs_reg[7][25]/Q
                         net (fo=2, routed)           0.062     2.110    mips/datapath/regs/regs_reg[7]_24[25]
    SLICE_X21Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.155 r  mips/datapath/regs/ram_reg_0_127_25_25_i_15/O
                         net (fo=1, routed)           0.000     2.155    mips/datapath/regs/ram_reg_0_127_25_25_i_15_n_0
    SLICE_X21Y121        MUXF7 (Prop_muxf7_I1_O)      0.074     2.229 r  mips/datapath/regs/ram_reg_0_127_25_25_i_7/O
                         net (fo=2, routed)           0.160     2.389    mips/datapath/regs/ram_reg_0_127_25_25_i_7_n_0
    SLICE_X18Y121        LUT6 (Prop_lut6_I5_O)        0.108     2.497 r  mips/datapath/regs/ram_reg_0_127_25_25_i_1/O
                         net (fo=169, routed)         0.183     2.679    mips/datapath/ram/ram_reg_3840_3967_25_25/D
    SLICE_X14Y121        RAMD64E                                      r  mips/datapath/ram/ram_reg_3840_3967_25_25/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.906     2.459    mips/datapath/ram/ram_reg_3840_3967_25_25/WCLK
    SLICE_X14Y121        RAMD64E                                      r  mips/datapath/ram/ram_reg_3840_3967_25_25/SP.LOW/CLK
                         clock pessimism             -0.518     1.942    
    SLICE_X14Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.086    mips/datapath/ram/ram_reg_3840_3967_25_25/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 mips/datapath/pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.359ns (51.447%)  route 0.339ns (48.553%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.640     1.914    mips/datapath/clk_mips_BUFG
    SLICE_X39Y104        FDRE                                         r  mips/datapath/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     2.055 r  mips/datapath/pc_reg[28]/Q
                         net (fo=2, routed)           0.123     2.178    mips/datapath/pc_reg_n_0_[28]
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.286 r  mips/datapath/inc_pc_carry__5/O[3]
                         net (fo=4, routed)           0.215     2.502    mips/datapath/ram/data3[27]
    SLICE_X39Y104        LUT5 (Prop_lut5_I1_O)        0.110     2.612 r  mips/datapath/ram/pc[28]_i_1/O
                         net (fo=1, routed)           0.000     2.612    mips/datapath/ram_n_140
    SLICE_X39Y104        FDRE                                         r  mips/datapath/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.914     2.467    mips/datapath/clk_mips_BUFG
    SLICE_X39Y104        FDRE                                         r  mips/datapath/pc_reg[28]/C
                         clock pessimism             -0.554     1.914    
    SLICE_X39Y104        FDRE (Hold_fdre_C_D)         0.092     2.006    mips/datapath/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 mips/datapath/regs/regs_reg[25][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/ram/ram_reg_4736_4863_22_22/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.356ns (36.027%)  route 0.632ns (63.973%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.631     1.905    mips/datapath/regs/clk_mips_BUFG
    SLICE_X31Y121        FDRE                                         r  mips/datapath/regs/regs_reg[25][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDRE (Prop_fdre_C_Q)         0.141     2.046 r  mips/datapath/regs/regs_reg[25][22]/Q
                         net (fo=2, routed)           0.148     2.194    mips/datapath/regs/regs_reg[25]_6[22]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.239 r  mips/datapath/regs/ram_reg_0_127_22_22_i_8/O
                         net (fo=1, routed)           0.000     2.239    mips/datapath/regs/ram_reg_0_127_22_22_i_8_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I0_O)      0.062     2.301 r  mips/datapath/regs/ram_reg_0_127_22_22_i_4/O
                         net (fo=2, routed)           0.111     2.412    mips/datapath/regs/ram_reg_0_127_22_22_i_4_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I0_O)        0.108     2.520 r  mips/datapath/regs/ram_reg_0_127_22_22_i_1/O
                         net (fo=168, routed)         0.373     2.893    mips/datapath/ram/ram_reg_4736_4863_22_22/D
    SLICE_X46Y125        RAMD64E                                      r  mips/datapath/ram/ram_reg_4736_4863_22_22/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.899     2.452    mips/datapath/ram/ram_reg_4736_4863_22_22/WCLK
    SLICE_X46Y125        RAMD64E                                      r  mips/datapath/ram/ram_reg_4736_4863_22_22/DP.LOW/CLK
                         clock pessimism             -0.289     2.164    
    SLICE_X46Y125        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     2.269    mips/datapath/ram/ram_reg_4736_4863_22_22/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 mips/datapath/regs/regs_reg[25][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/ram/ram_reg_4736_4863_22_22/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.356ns (36.027%)  route 0.632ns (63.973%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.631     1.905    mips/datapath/regs/clk_mips_BUFG
    SLICE_X31Y121        FDRE                                         r  mips/datapath/regs/regs_reg[25][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDRE (Prop_fdre_C_Q)         0.141     2.046 r  mips/datapath/regs/regs_reg[25][22]/Q
                         net (fo=2, routed)           0.148     2.194    mips/datapath/regs/regs_reg[25]_6[22]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.239 r  mips/datapath/regs/ram_reg_0_127_22_22_i_8/O
                         net (fo=1, routed)           0.000     2.239    mips/datapath/regs/ram_reg_0_127_22_22_i_8_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I0_O)      0.062     2.301 r  mips/datapath/regs/ram_reg_0_127_22_22_i_4/O
                         net (fo=2, routed)           0.111     2.412    mips/datapath/regs/ram_reg_0_127_22_22_i_4_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I0_O)        0.108     2.520 r  mips/datapath/regs/ram_reg_0_127_22_22_i_1/O
                         net (fo=168, routed)         0.373     2.893    mips/datapath/ram/ram_reg_4736_4863_22_22/D
    SLICE_X46Y125        RAMD64E                                      r  mips/datapath/ram/ram_reg_4736_4863_22_22/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.899     2.452    mips/datapath/ram/ram_reg_4736_4863_22_22/WCLK
    SLICE_X46Y125        RAMD64E                                      r  mips/datapath/ram/ram_reg_4736_4863_22_22/SP.HIGH/CLK
                         clock pessimism             -0.289     2.164    
    SLICE_X46Y125        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.265    mips/datapath/ram/ram_reg_4736_4863_22_22/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 mips/datapath/regs/regs_reg[7][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/ram/ram_reg_3840_3967_25_25/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.368ns (47.642%)  route 0.404ns (52.358%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.633     1.907    mips/datapath/regs/clk_mips_BUFG
    SLICE_X20Y121        FDRE                                         r  mips/datapath/regs/regs_reg[7][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.141     2.048 r  mips/datapath/regs/regs_reg[7][25]/Q
                         net (fo=2, routed)           0.062     2.110    mips/datapath/regs/regs_reg[7]_24[25]
    SLICE_X21Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.155 r  mips/datapath/regs/ram_reg_0_127_25_25_i_15/O
                         net (fo=1, routed)           0.000     2.155    mips/datapath/regs/ram_reg_0_127_25_25_i_15_n_0
    SLICE_X21Y121        MUXF7 (Prop_muxf7_I1_O)      0.074     2.229 r  mips/datapath/regs/ram_reg_0_127_25_25_i_7/O
                         net (fo=2, routed)           0.160     2.389    mips/datapath/regs/ram_reg_0_127_25_25_i_7_n_0
    SLICE_X18Y121        LUT6 (Prop_lut6_I5_O)        0.108     2.497 r  mips/datapath/regs/ram_reg_0_127_25_25_i_1/O
                         net (fo=169, routed)         0.183     2.679    mips/datapath/ram/ram_reg_3840_3967_25_25/D
    SLICE_X14Y121        RAMD64E                                      r  mips/datapath/ram/ram_reg_3840_3967_25_25/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.906     2.459    mips/datapath/ram/ram_reg_3840_3967_25_25/WCLK
    SLICE_X14Y121        RAMD64E                                      r  mips/datapath/ram/ram_reg_3840_3967_25_25/DP.LOW/CLK
                         clock pessimism             -0.518     1.942    
    SLICE_X14Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     2.047    mips/datapath/ram/ram_reg_3840_3967_25_25/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 mips/datapath/regs/regs_reg[25][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/ram/ram_reg_4992_5119_22_22/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.356ns (34.287%)  route 0.682ns (65.713%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.631     1.905    mips/datapath/regs/clk_mips_BUFG
    SLICE_X31Y121        FDRE                                         r  mips/datapath/regs/regs_reg[25][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDRE (Prop_fdre_C_Q)         0.141     2.046 r  mips/datapath/regs/regs_reg[25][22]/Q
                         net (fo=2, routed)           0.148     2.194    mips/datapath/regs/regs_reg[25]_6[22]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.239 r  mips/datapath/regs/ram_reg_0_127_22_22_i_8/O
                         net (fo=1, routed)           0.000     2.239    mips/datapath/regs/ram_reg_0_127_22_22_i_8_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I0_O)      0.062     2.301 r  mips/datapath/regs/ram_reg_0_127_22_22_i_4/O
                         net (fo=2, routed)           0.111     2.412    mips/datapath/regs/ram_reg_0_127_22_22_i_4_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I0_O)        0.108     2.520 r  mips/datapath/regs/ram_reg_0_127_22_22_i_1/O
                         net (fo=168, routed)         0.423     2.943    mips/datapath/ram/ram_reg_4992_5119_22_22/D
    SLICE_X46Y127        RAMD64E                                      r  mips/datapath/ram/ram_reg_4992_5119_22_22/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.902     2.455    mips/datapath/ram/ram_reg_4992_5119_22_22/WCLK
    SLICE_X46Y127        RAMD64E                                      r  mips/datapath/ram/ram_reg_4992_5119_22_22/SP.LOW/CLK
                         clock pessimism             -0.289     2.167    
    SLICE_X46Y127        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.311    mips/datapath/ram/ram_reg_4992_5119_22_22/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 mips/datapath/regs/regs_reg[6][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/ram/ram_reg_2688_2815_21_21/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.368ns (35.234%)  route 0.676ns (64.766%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.628     1.902    mips/datapath/regs/clk_mips_BUFG
    SLICE_X28Y124        FDRE                                         r  mips/datapath/regs/regs_reg[6][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y124        FDRE (Prop_fdre_C_Q)         0.141     2.043 r  mips/datapath/regs/regs_reg[6][21]/Q
                         net (fo=2, routed)           0.123     2.166    mips/datapath/regs/regs_reg[6]_25[21]
    SLICE_X28Y123        LUT6 (Prop_lut6_I1_O)        0.045     2.211 r  mips/datapath/regs/ram_reg_0_127_21_21_i_15/O
                         net (fo=1, routed)           0.000     2.211    mips/datapath/regs/ram_reg_0_127_21_21_i_15_n_0
    SLICE_X28Y123        MUXF7 (Prop_muxf7_I1_O)      0.074     2.285 r  mips/datapath/regs/ram_reg_0_127_21_21_i_7/O
                         net (fo=2, routed)           0.169     2.454    mips/datapath/regs/ram_reg_0_127_21_21_i_7_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I5_O)        0.108     2.562 r  mips/datapath/regs/ram_reg_0_127_21_21_i_1/O
                         net (fo=169, routed)         0.384     2.946    mips/datapath/ram/ram_reg_2688_2815_21_21/D
    SLICE_X38Y121        RAMD64E                                      r  mips/datapath/ram/ram_reg_2688_2815_21_21/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.902     2.455    mips/datapath/ram/ram_reg_2688_2815_21_21/WCLK
    SLICE_X38Y121        RAMD64E                                      r  mips/datapath/ram/ram_reg_2688_2815_21_21/SP.LOW/CLK
                         clock pessimism             -0.289     2.167    
    SLICE_X38Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.311    mips/datapath/ram/ram_reg_2688_2815_21_21/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 mips/datapath/regs/regs_reg[7][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mips/datapath/ram/ram_reg_3840_3967_25_25/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_mips
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.368ns (47.642%)  route 0.404ns (52.358%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.633     1.907    mips/datapath/regs/clk_mips_BUFG
    SLICE_X20Y121        FDRE                                         r  mips/datapath/regs/regs_reg[7][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.141     2.048 r  mips/datapath/regs/regs_reg[7][25]/Q
                         net (fo=2, routed)           0.062     2.110    mips/datapath/regs/regs_reg[7]_24[25]
    SLICE_X21Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.155 r  mips/datapath/regs/ram_reg_0_127_25_25_i_15/O
                         net (fo=1, routed)           0.000     2.155    mips/datapath/regs/ram_reg_0_127_25_25_i_15_n_0
    SLICE_X21Y121        MUXF7 (Prop_muxf7_I1_O)      0.074     2.229 r  mips/datapath/regs/ram_reg_0_127_25_25_i_7/O
                         net (fo=2, routed)           0.160     2.389    mips/datapath/regs/ram_reg_0_127_25_25_i_7_n_0
    SLICE_X18Y121        LUT6 (Prop_lut6_I5_O)        0.108     2.497 r  mips/datapath/regs/ram_reg_0_127_25_25_i_1/O
                         net (fo=169, routed)         0.183     2.679    mips/datapath/ram/ram_reg_3840_3967_25_25/D
    SLICE_X14Y121        RAMD64E                                      r  mips/datapath/ram/ram_reg_3840_3967_25_25/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.906     2.459    mips/datapath/ram/ram_reg_3840_3967_25_25/WCLK
    SLICE_X14Y121        RAMD64E                                      r  mips/datapath/ram/ram_reg_3840_3967_25_25/SP.HIGH/CLK
                         clock pessimism             -0.518     1.942    
    SLICE_X14Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.043    mips/datapath/ram/ram_reg_3840_3967_25_25/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.636    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mips
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PLLE2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         50.000      47.424     RAMB18_X0Y42    FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  clk_mips_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         50.000      47.846     DSP48_X0Y46     mips/datapath/alu/hi_lo_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         50.000      47.846     DSP48_X0Y43     mips/datapath/alu/hi_lo_reg__0/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X13Y102   fifo_reset_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X44Y65    mips/datapath/pc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X44Y72    mips/datapath/pc_reg[0]_rep/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X58Y54    mips/datapath/pc_reg[0]_rep__0/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X35Y59    mips/datapath/pc_reg[0]_rep__1/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X12Y32    mips/datapath/ram/ram_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X12Y32    mips/datapath/ram/ram_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X42Y51    mips/datapath/ram/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X12Y32    mips/datapath/ram/ram_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         25.000      23.750     SLICE_X12Y32    mips/datapath/ram/ram_reg_0_127_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel
  To Clock:  clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack        3.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        21.008ns  (logic 5.061ns (24.091%)  route 15.947ns (75.909%))
  Logic Levels:           21  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.792ns = ( 30.792 - 25.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.633     6.215    clk_pixel_BUFG
    SLICE_X1Y34          FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     6.634 r  CounterY_reg[8]/Q
                         net (fo=23, routed)          0.970     7.604    getPix/red[7]_i_25_1
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.299     7.903 r  getPix/str_reg_0_63_0_2_i_48/O
                         net (fo=10, routed)          1.141     9.044    getPix/CounterY_reg[6]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.154     9.198 r  getPix/str_reg_0_63_0_2_i_52/O
                         net (fo=2, routed)           0.690     9.887    getPix/str_reg_0_63_0_2_i_52_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.327    10.214 r  getPix/str_reg_0_63_0_2_i_37/O
                         net (fo=12, routed)          0.682    10.897    getPix_n_1
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124    11.021 r  str_reg_0_63_0_2_i_59/O
                         net (fo=1, routed)           0.000    11.021    str_reg_0_63_0_2_i_59_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.268 r  str_reg_0_63_0_2_i_45/O[0]
                         net (fo=1, routed)           0.463    11.730    getPix/O[0]
    SLICE_X5Y34          LUT2 (Prop_lut2_I1_O)        0.299    12.029 r  getPix/str_reg_0_63_0_2_i_26/O
                         net (fo=1, routed)           0.000    12.029    getPix/str_reg_0_63_0_2_i_26_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.276 r  getPix/str_reg_0_63_0_2_i_6/O[0]
                         net (fo=2, routed)           0.786    13.062    getPix/out_pix6[4]
    SLICE_X3Y38          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560    13.622 r  getPix/str_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.622    getPix/str_reg_0_63_0_2_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.844 r  getPix/str_reg_0_63_0_2_i_2/O[0]
                         net (fo=963, routed)         2.979    16.823    getPix/str_reg_6144_6207_0_2/ADDRC5
    SLICE_X2Y98          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.122 r  getPix/str_reg_6144_6207_0_2/RAMC/O
                         net (fo=1, routed)           1.214    18.336    getPix/str_reg_6144_6207_0_2_n_2
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    18.460 r  getPix/g0_b2_i_49/O
                         net (fo=1, routed)           0.934    19.395    getPix/g0_b2_i_49_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.519 r  getPix/g0_b2_i_14/O
                         net (fo=1, routed)           1.603    21.121    getPix/g0_b2_i_14_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.124    21.245 r  getPix/g0_b2_i_3/O
                         net (fo=99, routed)          1.461    22.706    getPix/out_pix4[2]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124    22.830 f  getPix/red[7]_i_180/O
                         net (fo=2, routed)           0.823    23.653    getPix/red[7]_i_180_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I2_O)        0.153    23.806 f  getPix/red[7]_i_250/O
                         net (fo=1, routed)           0.407    24.212    getPix/red[7]_i_250_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.327    24.539 r  getPix/red[7]_i_187/O
                         net (fo=1, routed)           0.437    24.977    getPix/red[7]_i_187_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124    25.101 r  getPix/red[7]_i_101/O
                         net (fo=1, routed)           0.659    25.760    getPix/red[7]_i_101_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    25.884 r  getPix/red[7]_i_47/O
                         net (fo=1, routed)           0.000    25.884    getPix/red[7]_i_47_n_0
    SLICE_X9Y30          MUXF7 (Prop_muxf7_I1_O)      0.217    26.101 r  getPix/red_reg[7]_i_13/O
                         net (fo=1, routed)           0.436    26.537    getPix/red_reg[7]_i_13_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.299    26.836 f  getPix/red[7]_i_3/O
                         net (fo=1, routed)           0.263    27.099    getPix/red[7]_i_3_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    27.223 r  getPix/red[7]_i_1/O
                         net (fo=1, routed)           0.000    27.223    next_pix[7]
    SLICE_X9Y30          FDRE                                         r  red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.442    30.792    clk_pixel_BUFG
    SLICE_X9Y30          FDRE                                         r  red_reg[7]/C
                         clock pessimism              0.311    31.103    
                         clock uncertainty           -0.092    31.011    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)        0.031    31.042    red_reg[7]
  -------------------------------------------------------------------
                         required time                         31.042    
                         arrival time                         -27.223    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             9.726ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_4864_4927_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.973ns  (logic 0.882ns (5.891%)  route 14.091ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 30.860 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       14.091    21.334    getPix/str_reg_4864_4927_3_5/ADDRD0
    SLICE_X2Y28          RAMD64E                                      r  getPix/str_reg_4864_4927_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.510    30.860    getPix/str_reg_4864_4927_3_5/WCLK
    SLICE_X2Y28          RAMD64E                                      r  getPix/str_reg_4864_4927_3_5/RAMA/CLK
                         clock pessimism              0.232    31.092    
                         clock uncertainty           -0.092    31.000    
    SLICE_X2Y28          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.060    getPix/str_reg_4864_4927_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         31.060    
                         arrival time                         -21.334    
  -------------------------------------------------------------------
                         slack                                  9.726    

Slack (MET) :             9.726ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_4864_4927_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.973ns  (logic 0.882ns (5.891%)  route 14.091ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 30.860 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       14.091    21.334    getPix/str_reg_4864_4927_3_5/ADDRD0
    SLICE_X2Y28          RAMD64E                                      r  getPix/str_reg_4864_4927_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.510    30.860    getPix/str_reg_4864_4927_3_5/WCLK
    SLICE_X2Y28          RAMD64E                                      r  getPix/str_reg_4864_4927_3_5/RAMB/CLK
                         clock pessimism              0.232    31.092    
                         clock uncertainty           -0.092    31.000    
    SLICE_X2Y28          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.060    getPix/str_reg_4864_4927_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         31.060    
                         arrival time                         -21.334    
  -------------------------------------------------------------------
                         slack                                  9.726    

Slack (MET) :             9.726ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_4864_4927_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.973ns  (logic 0.882ns (5.891%)  route 14.091ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 30.860 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       14.091    21.334    getPix/str_reg_4864_4927_3_5/ADDRD0
    SLICE_X2Y28          RAMD64E                                      r  getPix/str_reg_4864_4927_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.510    30.860    getPix/str_reg_4864_4927_3_5/WCLK
    SLICE_X2Y28          RAMD64E                                      r  getPix/str_reg_4864_4927_3_5/RAMC/CLK
                         clock pessimism              0.232    31.092    
                         clock uncertainty           -0.092    31.000    
    SLICE_X2Y28          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.060    getPix/str_reg_4864_4927_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         31.060    
                         arrival time                         -21.334    
  -------------------------------------------------------------------
                         slack                                  9.726    

Slack (MET) :             9.726ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_4864_4927_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.973ns  (logic 0.882ns (5.891%)  route 14.091ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 30.860 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       14.091    21.334    getPix/str_reg_4864_4927_3_5/ADDRD0
    SLICE_X2Y28          RAMD64E                                      r  getPix/str_reg_4864_4927_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.510    30.860    getPix/str_reg_4864_4927_3_5/WCLK
    SLICE_X2Y28          RAMD64E                                      r  getPix/str_reg_4864_4927_3_5/RAMD/CLK
                         clock pessimism              0.232    31.092    
                         clock uncertainty           -0.092    31.000    
    SLICE_X2Y28          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.060    getPix/str_reg_4864_4927_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         31.060    
                         arrival time                         -21.334    
  -------------------------------------------------------------------
                         slack                                  9.726    

Slack (MET) :             9.873ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_3200_3263_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 0.882ns (5.950%)  route 13.941ns (94.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 30.858 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       13.941    21.185    getPix/str_reg_3200_3263_0_2/ADDRD0
    SLICE_X2Y27          RAMD64E                                      r  getPix/str_reg_3200_3263_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.508    30.858    getPix/str_reg_3200_3263_0_2/WCLK
    SLICE_X2Y27          RAMD64E                                      r  getPix/str_reg_3200_3263_0_2/RAMA/CLK
                         clock pessimism              0.232    31.090    
                         clock uncertainty           -0.092    30.998    
    SLICE_X2Y27          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.058    getPix/str_reg_3200_3263_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         31.058    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                  9.873    

Slack (MET) :             9.873ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_3200_3263_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 0.882ns (5.950%)  route 13.941ns (94.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 30.858 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       13.941    21.185    getPix/str_reg_3200_3263_0_2/ADDRD0
    SLICE_X2Y27          RAMD64E                                      r  getPix/str_reg_3200_3263_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.508    30.858    getPix/str_reg_3200_3263_0_2/WCLK
    SLICE_X2Y27          RAMD64E                                      r  getPix/str_reg_3200_3263_0_2/RAMB/CLK
                         clock pessimism              0.232    31.090    
                         clock uncertainty           -0.092    30.998    
    SLICE_X2Y27          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.058    getPix/str_reg_3200_3263_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         31.058    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                  9.873    

Slack (MET) :             9.873ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_3200_3263_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 0.882ns (5.950%)  route 13.941ns (94.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 30.858 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       13.941    21.185    getPix/str_reg_3200_3263_0_2/ADDRD0
    SLICE_X2Y27          RAMD64E                                      r  getPix/str_reg_3200_3263_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.508    30.858    getPix/str_reg_3200_3263_0_2/WCLK
    SLICE_X2Y27          RAMD64E                                      r  getPix/str_reg_3200_3263_0_2/RAMC/CLK
                         clock pessimism              0.232    31.090    
                         clock uncertainty           -0.092    30.998    
    SLICE_X2Y27          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.058    getPix/str_reg_3200_3263_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         31.058    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                  9.873    

Slack (MET) :             9.873ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_3200_3263_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 0.882ns (5.950%)  route 13.941ns (94.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 30.858 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       13.941    21.185    getPix/str_reg_3200_3263_0_2/ADDRD0
    SLICE_X2Y27          RAMD64E                                      r  getPix/str_reg_3200_3263_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.508    30.858    getPix/str_reg_3200_3263_0_2/WCLK
    SLICE_X2Y27          RAMD64E                                      r  getPix/str_reg_3200_3263_0_2/RAMD/CLK
                         clock pessimism              0.232    31.090    
                         clock uncertainty           -0.092    30.998    
    SLICE_X2Y27          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.058    getPix/str_reg_3200_3263_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         31.058    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                  9.873    

Slack (MET) :             10.013ns  (required time - arrival time)
  Source:                 FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_3328_3391_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        14.682ns  (logic 0.882ns (6.007%)  route 13.800ns (93.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 30.857 - 25.000 ) 
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.780     6.361    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.882     7.243 r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DO[8]
                         net (fo=1605, routed)       13.800    21.044    getPix/str_reg_3328_3391_0_2/ADDRD0
    SLICE_X2Y26          RAMD64E                                      r  getPix/str_reg_3328_3391_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.507    30.857    getPix/str_reg_3328_3391_0_2/WCLK
    SLICE_X2Y26          RAMD64E                                      r  getPix/str_reg_3328_3391_0_2/RAMA/CLK
                         clock pessimism              0.232    31.089    
                         clock uncertainty           -0.092    30.997    
    SLICE_X2Y26          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    31.057    getPix/str_reg_3328_3391_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         31.057    
                         arrival time                         -21.044    
  -------------------------------------------------------------------
                         slack                                 10.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.592     1.865    clk_pixel_BUFG
    SLICE_X1Y33          FDRE                                         r  CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  CounterY_reg[1]/Q
                         net (fo=15, routed)          0.145     2.151    CounterY_reg_n_0_[1]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.045     2.196 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000     2.196    data0[5]
    SLICE_X0Y33          FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.861     2.414    clk_pixel_BUFG
    SLICE_X0Y33          FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism             -0.536     1.878    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.091     1.969    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 serializer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ser_clock/OSERDESE2_inst1/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.193%)  route 0.679ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.581     1.854    clk_pixel_BUFG
    SLICE_X0Y78          FDRE                                         r  serializer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.995 r  serializer_rst_reg/Q
                         net (fo=9, routed)           0.679     2.675    ser_clock/internal_reset
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.847     2.400    ser_clock/clk_pixel_BUFG
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLKDIV
                         clock pessimism             -0.513     1.886    
    OLOGIC_X0Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.445    ser_clock/OSERDESE2_inst1
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.413%)  route 0.131ns (36.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.563     1.836    clk_pixel_BUFG
    SLICE_X13Y33         FDRE                                         r  CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128     1.964 r  CounterX_reg[8]/Q
                         net (fo=25, routed)          0.131     2.095    CounterX[8]
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.099     2.194 r  CounterX[9]_i_1/O
                         net (fo=1, routed)           0.000     2.194    p_1_in[9]
    SLICE_X13Y33         FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.831     2.384    clk_pixel_BUFG
    SLICE_X13Y33         FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.092     1.928    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 encode_G/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.226ns (60.269%)  route 0.149ns (39.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.591     1.864    encode_G/clk_pixel_BUFG
    SLICE_X0Y56          FDRE                                         r  encode_G/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.128     1.992 r  encode_G/disparity_reg[3]/Q
                         net (fo=7, routed)           0.149     2.141    encode_G/p_1_in
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.098     2.239 r  encode_G/TMDS_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.239    encode_G/TMDS_reg0[0]
    SLICE_X0Y55          FDRE                                         r  encode_G/TMDS_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.861     2.415    encode_G/clk_pixel_BUFG
    SLICE_X0Y55          FDRE                                         r  encode_G/TMDS_reg_reg[0]/C
                         clock pessimism             -0.534     1.880    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.092     1.972    encode_G/TMDS_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.709%)  route 0.199ns (51.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.561     1.834    clk_pixel_BUFG
    SLICE_X13Y31         FDRE                                         r  CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  CounterX_reg[2]/Q
                         net (fo=28, routed)          0.199     2.174    CounterX[2]
    SLICE_X13Y32         LUT5 (Prop_lut5_I3_O)        0.048     2.222 r  CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000     2.222    p_1_in[4]
    SLICE_X13Y32         FDRE                                         r  CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.830     2.383    clk_pixel_BUFG
    SLICE_X13Y32         FDRE                                         r  CounterX_reg[4]/C
                         clock pessimism             -0.534     1.849    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.105     1.954    CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_R/TMDS_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.593     1.866    clk_pixel_BUFG
    SLICE_X0Y35          FDRE                                         r  DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     2.007 f  DrawArea_reg/Q
                         net (fo=12, routed)          0.468     2.475    encode_R/DrawArea
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.045     2.520 r  encode_R/TMDS_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.520    encode_R/TMDS_reg[8]_i_1__0_n_0
    SLICE_X0Y52          FDRE                                         r  encode_R/TMDS_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.863     2.416    encode_R/clk_pixel_BUFG
    SLICE_X0Y52          FDRE                                         r  encode_R/TMDS_reg_reg[8]/C
                         clock pessimism             -0.280     2.136    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.107     2.243    encode_R/TMDS_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.185%)  route 0.205ns (52.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.593     1.866    clk_pixel_BUFG
    SLICE_X1Y34          FDRE                                         r  CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  CounterY_reg[7]/Q
                         net (fo=21, routed)          0.205     2.212    CounterY_reg_n_0_[7]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.042     2.254 r  CounterY[8]_i_1/O
                         net (fo=1, routed)           0.000     2.254    data0[8]
    SLICE_X1Y34          FDRE                                         r  CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.862     2.415    clk_pixel_BUFG
    SLICE_X1Y34          FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.107     1.973    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 serializer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            serializer_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.581     1.854    clk_pixel_BUFG
    SLICE_X0Y78          FDRE                                         r  serializer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.995 r  serializer_rst_reg/Q
                         net (fo=9, routed)           0.187     2.182    serializer_rst
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     2.227 r  serializer_rst_i_1/O
                         net (fo=1, routed)           0.000     2.227    serializer_rst_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  serializer_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.850     2.403    clk_pixel_BUFG
    SLICE_X0Y78          FDRE                                         r  serializer_rst_reg/C
                         clock pessimism             -0.548     1.854    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     1.945    serializer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.608%)  route 0.205ns (52.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.592     1.865    clk_pixel_BUFG
    SLICE_X1Y33          FDRE                                         r  CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  CounterY_reg[1]/Q
                         net (fo=15, routed)          0.205     2.211    CounterY_reg_n_0_[1]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.045     2.256 r  CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000     2.256    data0[4]
    SLICE_X1Y34          FDRE                                         r  CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.862     2.415    clk_pixel_BUFG
    SLICE_X1Y34          FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092     1.972    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.287%)  route 0.150ns (39.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.561     1.834    clk_pixel_BUFG
    SLICE_X13Y31         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.128     1.962 r  CounterX_reg[3]/Q
                         net (fo=42, routed)          0.150     2.112    CounterX[3]
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.099     2.211 r  CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     2.211    p_1_in[5]
    SLICE_X13Y31         FDRE                                         r  CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.829     2.382    clk_pixel_BUFG
    SLICE_X13Y31         FDRE                                         r  CounterX_reg[5]/C
                         clock pessimism             -0.548     1.834    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.092     1.926    CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         25.000      22.424     RAMB18_X0Y42    FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y76    ser_blue/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y75    ser_blue/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y78    ser_clock/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y77    ser_clock/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y54    ser_green/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y53    ser_green/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y52    ser_red/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y51    ser_red/OSERDESE2_inst2/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X6Y67     getPix/str_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X6Y67     getPix/str_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y64     getPix/str_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X6Y67     getPix/str_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X6Y67     getPix/str_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_x5
  To Clock:  clk_pixel_x5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_x5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  clk_pixel_x5_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y76    ser_blue/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y75    ser_blue/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y78    ser_clock/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y77    ser_clock/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y54    ser_green/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y53    ser_green/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y52    ser_red/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y51    ser_red/OSERDESE2_inst2/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mips
  To Clock:  clk_mips

Setup :            0  Failing Endpoints,  Worst Slack       46.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.109ns  (required time - arrival time)
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
                            (recovery check against rising-edge clock clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_mips rise@50.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.046%)  route 0.967ns (67.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.004ns = ( 56.004 - 50.000 ) 
    Source Clock Delay      (SCD):    6.321ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.739     6.321    clk_mips_BUFG
    SLICE_X13Y102        FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.456     6.777 f  fifo_reset_reg/Q
                         net (fo=305, routed)         0.967     7.744    FIFO_DUALCLOCK_MACRO_inst/fifo_reset
    RAMB18_X0Y42         FIFO18E1                                     f  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    52.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.682 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.576    54.258    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    54.349 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.655    56.004    FIFO_DUALCLOCK_MACRO_inst/clk_mips_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism              0.320    56.324    
                         clock uncertainty           -0.103    56.221    
    RAMB18_X0Y42         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.853    FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         53.853    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 46.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
                            (removal check against rising-edge clock clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mips rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.874%)  route 0.404ns (74.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.645     1.919    clk_mips_BUFG
    SLICE_X13Y102        FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     2.060 f  fifo_reset_reg/Q
                         net (fo=305, routed)         0.404     2.464    FIFO_DUALCLOCK_MACRO_inst/fifo_reset
    RAMB18_X0Y42         FIFO18E1                                     f  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.524    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.962     2.515    FIFO_DUALCLOCK_MACRO_inst/clk_mips_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.518     1.997    
    RAMB18_X0Y42         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.408    FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  1.055    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mips
  To Clock:  clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack       20.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.809ns  (required time - arrival time)
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
                            (recovery check against rising-edge clock clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.046%)  route 0.967ns (67.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 30.996 - 25.000 ) 
    Source Clock Delay      (SCD):    6.321ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.655     4.485    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        1.739     6.321    clk_mips_BUFG
    SLICE_X13Y102        FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.456     6.777 f  fifo_reset_reg/Q
                         net (fo=305, routed)         0.967     7.744    FIFO_DUALCLOCK_MACRO_inst/fifo_reset
    RAMB18_X0Y42         FIFO18E1                                     f  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        1.646    30.996    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.148    31.144    
                         clock uncertainty           -0.223    30.920    
    RAMB18_X0Y42         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    28.552    FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         28.552    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 20.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mips  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
                            (removal check against rising-edge clock clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_mips rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.874%)  route 0.404ns (74.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mips rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.501     1.248    clk_mips
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_mips_BUFG_inst/O
                         net (fo=6422, routed)        0.645     1.919    clk_mips_BUFG
    SLICE_X13Y102        FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     2.060 f  fifo_reset_reg/Q
                         net (fo=305, routed)         0.404     2.464    FIFO_DUALCLOCK_MACRO_inst/fifo_reset
    RAMB18_X0Y42         FIFO18E1                                     f  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1343, routed)        0.961     2.514    FIFO_DUALCLOCK_MACRO_inst/clk_pixel_BUFG
    RAMB18_X0Y42         FIFO18E1                                     r  FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism             -0.232     2.282    
                         clock uncertainty            0.223     2.505    
    RAMB18_X0Y42         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.916    FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.548    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_feedback
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_feedback'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_feedback fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.844    clk_feedback
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_feedback'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_feedback rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    clk_feedback
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pixel_x5
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 2.364ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.650     6.232    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.704 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.705    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_OB)    1.892     8.596 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.596    TMDSn_clock
    E16                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 2.363ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.650     6.232    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.704 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.705    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_O)     1.891     8.595 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     8.595    TMDSp_clock
    E15                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSngreen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.664     6.246    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.718 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.719    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_OB)    1.876     8.594 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     8.594    TMDSngreen
    J18                                                               r  TMDSngreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnblue
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 2.363ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.648     6.230    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.702 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.703    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_OB)    1.891     8.594 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.594    TMDSnblue
    C15                                                               r  TMDSnblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpgreen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.664     6.246    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.718 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.719    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_O)     1.875     8.593 r  OBUFDS_green/O
                         net (fo=0)                   0.000     8.593    TMDSpgreen
    J17                                                               r  TMDSpgreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpblue
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.363ns  (logic 2.362ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.648     6.230    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.702 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.703    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_O)     1.890     8.593 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     8.593    TMDSpblue
    D15                                                               r  TMDSpblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnred
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 2.344ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.665     6.247    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.720    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_OB)    1.872     8.592 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     8.592    TMDSnred
    J15                                                               r  TMDSnred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpred
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.344ns  (logic 2.343ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.665     6.247    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.720    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_O)     1.871     8.591 r  OBUFDS_red/O
                         net (fo=0)                   0.000     8.591    TMDSpred
    K15                                                               r  TMDSpred (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpred
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.997ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.858    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.035 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.036    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_O)     0.820     2.856 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.856    TMDSpred
    K15                                                               r  TMDSpred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnred
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.998ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.858    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.035 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.036    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_OB)    0.821     2.857 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.857    TMDSnred
    J15                                                               r  TMDSnred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpgreen
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.857    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.034 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.035    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_O)     0.823     2.859 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.859    TMDSpgreen
    J17                                                               r  TMDSpgreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSngreen
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.857    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.034 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.035    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_OB)    0.824     2.860 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.860    TMDSngreen
    J18                                                               r  TMDSngreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpblue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.576     1.849    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.026 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.027    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_O)     0.839     2.866 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.866    TMDSpblue
    D15                                                               r  TMDSpblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnblue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 1.017ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.576     1.849    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.026 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.027    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_OB)    0.840     2.867 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.867    TMDSnblue
    C15                                                               r  TMDSnblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.577     1.850    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.027 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.028    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_O)     0.839     2.868 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.868    TMDSp_clock
    E15                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 1.017ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.577     1.850    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.027 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.028    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_OB)    0.840     2.869 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.869    TMDSn_clock
    E16                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





