\subsection{sync\+\_\+reg Entity Reference}
\label{classsync__reg}\index{sync\+\_\+reg@{sync\+\_\+reg}}


Collaboration diagram for sync\+\_\+reg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d0/d2c/classsync__reg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf async\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sync\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf sync\+\_\+reg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{sync\+\_\+reg@{sync\+\_\+reg}!async\+\_\+in@{async\+\_\+in}}
\index{async\+\_\+in@{async\+\_\+in}!sync\+\_\+reg@{sync\+\_\+reg}}
\paragraph[{async\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf async\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsync__reg_a0468fb72e5220eac4f182269f3dd1734}


Definition at line {\bf 19} of file {\bf sync\+\_\+reg.\+vhd}.

\index{sync\+\_\+reg@{sync\+\_\+reg}!clk@{clk}}
\index{clk@{clk}!sync\+\_\+reg@{sync\+\_\+reg}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsync__reg_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 17} of file {\bf sync\+\_\+reg.\+vhd}.

\index{sync\+\_\+reg@{sync\+\_\+reg}!ieee@{ieee}}
\index{ieee@{ieee}!sync\+\_\+reg@{sync\+\_\+reg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classsync__reg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf sync\+\_\+reg.\+vhd}.

\index{sync\+\_\+reg@{sync\+\_\+reg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!sync\+\_\+reg@{sync\+\_\+reg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsync__reg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf sync\+\_\+reg.\+vhd}.

\index{sync\+\_\+reg@{sync\+\_\+reg}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!sync\+\_\+reg@{sync\+\_\+reg}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsync__reg_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 18} of file {\bf sync\+\_\+reg.\+vhd}.

\index{sync\+\_\+reg@{sync\+\_\+reg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!sync\+\_\+reg@{sync\+\_\+reg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsync__reg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf sync\+\_\+reg.\+vhd}.

\index{sync\+\_\+reg@{sync\+\_\+reg}!sync\+\_\+out@{sync\+\_\+out}}
\index{sync\+\_\+out@{sync\+\_\+out}!sync\+\_\+reg@{sync\+\_\+reg}}
\paragraph[{sync\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsync__reg_ac16fa4690dc869b06938e849073cd342}


Definition at line {\bf 21} of file {\bf sync\+\_\+reg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf sync\+\_\+reg.\+vhd}\end{DoxyCompactItemize}
