#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Jun 06 15:00:19 2017
# Process ID: 5092
# Log file: E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.runs/impl_1/system_wrapper.rdi
# Journal file: E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from E:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from E:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from E:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from E:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from E:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.xdc] for cell 'system_i/LEDs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.xdc] for cell 'system_i/LEDs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1_board.xdc] for cell 'system_i/LEDs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1_board.xdc] for cell 'system_i/LEDs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:90]
INFO: [Timing 38-2] Deriving generated clocks [E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:90]
Finished Parsing XDC File [E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc]
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [e:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.runs/impl_1/.Xil/Vivado-5092-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.runs/impl_1/.Xil/Vivado-5092-/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 895.160 ; gain = 713.324
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 898.254 ; gain = 3.051

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2b2291e1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.567 . Memory (MB): peak = 898.254 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s).
INFO: [Opt 31-10] Eliminated 591 cells.
Phase 2 Constant Propagation | Checksum: 219152830

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 898.254 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1348 unconnected nets.
INFO: [Opt 31-11] Eliminated 1200 unconnected cells.
Phase 3 Sweep | Checksum: 140fa02dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 898.254 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 140fa02dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 898.254 ; gain = 0.000
Implement Debug Cores | Checksum: 1f44ec057
Logic Optimization | Checksum: 1f44ec057

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 140fa02dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.691 . Memory (MB): peak = 899.223 ; gain = 0.969
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 6 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending Power Optimization Task | Checksum: 140fa02dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.859 ; gain = 102.605
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.859 ; gain = 105.699
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1000.859 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: bb0bff4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: bb0bff4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.479 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: bb0bff4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: ccab9ee4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: ccab9ee4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: ccab9ee4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1749cd278

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1e28c3459

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 185624c84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 185624c84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 15a4d75a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 148b7538c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 148b7538c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 148b7538c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c1dd22a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c1dd22a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1beb15813

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3b4aec3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1a9b9b005

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1aab4c55a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1aab4c55a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1aab4c55a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1ec477f20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: f6083b11

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 4.2.1 Post Placement Timing Optimization | Checksum: f6083b11

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: f6083b11

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: f6083b11

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: f6083b11

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: f6083b11

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: f6083b11

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.622  | TNS=0.000  |

Phase 4.4.4 Print Final WNS | Checksum: f6083b11

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: f6083b11

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.859 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1c6e4bcc0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.859 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c6e4bcc0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.859 ; gain = 0.000
Ending Placer Task | Checksum: 18be6c04e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.859 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1000.859 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1000.859 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1bc85213f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.070 ; gain = 58.211
Phase 1 Build RT Design | Checksum: 16c28c53a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.070 ; gain = 58.211

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16c28c53a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1059.070 ; gain = 58.211

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 16c28c53a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.113 ; gain = 60.254

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: b0fb25d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.371 ; gain = 65.512

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: b0fb25d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.371 ; gain = 65.512

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: b0fb25d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 1068.906 ; gain = 68.047
Phase 2.5.1 Update timing with NCN CRPR | Checksum: b0fb25d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 1068.906 ; gain = 68.047
Phase 2.5 Update Timing | Checksum: b0fb25d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 1068.906 ; gain = 68.047
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.707  | TNS=0      | WHS=-0.359 | THS=-165   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: b0fb25d1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1068.996 ; gain = 68.137
Phase 2 Router Initialization | Checksum: b0fb25d1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1068.996 ; gain = 68.137

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 133a50239

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1068.996 ; gain = 68.137

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 962
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 1076813b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 1068.996 ; gain = 68.137

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1076813b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.996 ; gain = 68.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.558  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 1a47f7070

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.996 ; gain = 68.137
Phase 4.1 Global Iteration 0 | Checksum: 1a47f7070

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.996 ; gain = 68.137

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X20Y25/IMUX_L29
Overlapping nets: 2
	system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/active_target_hot[0]
	system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/active_target_hot[1]
2. INT_L_X20Y25/IMUX_L30
Overlapping nets: 2
	system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/st_mr_rid[0]
	system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/st_mr_rvalid[1]

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 19151bbfd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.996 ; gain = 68.137

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 19151bbfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.996 ; gain = 68.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.558  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 19151bbfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.996 ; gain = 68.137
Phase 4.2 Global Iteration 1 | Checksum: 19151bbfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.996 ; gain = 68.137
Phase 4 Rip-up And Reroute | Checksum: 19151bbfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.996 ; gain = 68.137

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 19151bbfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.996 ; gain = 68.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.633  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 19151bbfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.996 ; gain = 68.137

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19151bbfd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1069.324 ; gain = 68.465
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.633  | TNS=0      | WHS=0.028  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 19151bbfd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1069.324 ; gain = 68.465
Phase 6 Post Hold Fix | Checksum: 19151bbfd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1069.324 ; gain = 68.465

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.51394 %
  Global Horizontal Routing Utilization  = 7.0903 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 19151bbfd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1072.289 ; gain = 71.430

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 1abcaf0c1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 1072.289 ; gain = 71.430

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.637  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 1abcaf0c1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1072.289 ; gain = 71.430
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1abcaf0c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1072.289 ; gain = 71.430

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1072.289 ; gain = 71.430
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1072.289 ; gain = 71.430
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/RST_MMCM]'  to set the static_probabiblity to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/RST_MMCM]'  to set the static_probabiblity to '1'  if desired.
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1072.289 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1072.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 06 15:02:10 2017...
