library ieee;
use ieee.std_logic_1164.all;

ENTITY FSM IS
   PORT( clk, rst, dir_der , dir_izq, int    : IN STD_LOGIC;
         LedsDer, LedsIzq : OUT std_logic_vector(3 downto 0));
END FSM;

ARCHITECTURE A1 OF FSM is
  type State is (LedIzq1, LedIzq2, LedIzq3, LedDer1, LedDer2, LedDer3, LedOn, LedOff);
  signal currentState, nextState: State;
  signal count: integer:=1;
  begin
    Registers: process (clk, rst)
    begin
      if rst = '1' then
        currentState <= LedOff;
		  count <= 1;
      elsif Rising_edge(clk) then
		  count <= count + 1;
		  if (count = 25000000) then
          count <= 1;
			 currentState <= nextState;
      end if;
    end process Registers;

    combProcess: process(CurrentState, dir_der, dir_izq, int)
    begin
       LedsDer <= "1000";
       LedsIzq <= "0001";
       nextState <= LedOff;
       case currentState is
         when LedIzq1 =>
           LedsDer <= "1000";
           LedsIzq <= "0011";
           nextState <= LedIzq2;
         when LedIzq2 =>
           LedsDer <= "1000";
           LedsIzq <= "0111";
           nextState <= LedIzq3;
         when LedIzq3 =>
           LedsDer <= "1000";
           LedsIzq <= "1111";
           nextState <= LedIzq1;
         when LedDer1 =>
           LedsDer <= "1100";
           LedsIzq <= "0001";
           nextState <= LedDer2;
         when LedDer2 =>
           LedsDer <= "1110";
           LedsIzq <= "0001";
           nextState <= LedDer3;
         when LedDer3 =>
           LedsDer <= "1111";
           LedsIzq <= "0001";
           nextState <= LedDer1;
         when LedOn =>
           LedsDer <= "1111";
           LedsIzq <= "1111";
           nextState <= LedOff;
         when others =>
           LedsDer <= "1000";
			  LedsIzq <= "0001";																																								
           if (int = '1') then
             nextState <= LedOn;
           elsif (dir_izq = '1') then
             nextState <= LedIzq1;
           elsif (dir_der = '1') then
             nextState <= LedDer1;
           end if;
       end case;
	   if (int = '1' and (nextState /= LedOn)) then
             nextState <= LedOn;
       end if;
    end process combProcess;
end architecture A1;