// Seed: 4251176532
module module_0;
  id_1(
      1, id_2 & id_2, id_3
  );
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2
    , id_10,
    input wor id_3
    , id_11,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply1 id_8
);
  module_0();
endmodule : id_12
module module_2;
  module_0();
  wand id_1;
  wire id_4 = id_3;
  reg  id_5;
  id_6 :
  assert property (@(posedge 1'b0) ~id_2) begin
    {1'h0, id_5, 1 + 1} <= id_5;
    if (id_5 >= id_1) id_5 = 1;
  end
endmodule
