//Revision 12
//NOTE
// Default austriamicrosystems template for AMS Designer
// Note:
//      Please remember to replace the Library, Cell, and View fields
//      for the Top Cell with the actual names used by your design.
//END_NOTE

config top_tb;
design VIN_TOP_SENSOR.top_tb:schematic;

const digital behavioral, functional, schematic, symbol;
const analog veriloga, functional, schematic, symbol;
liblist basic, analogLib;

viewlist verilogams, veriloga, behavioral, functional, \module , schematic, spectre, symbol;
stoplist symbol, spectre;


cell IMP_AN_LPF.lpf_cmfb binding :schematic_dummy;
cell IMP_AN_LPF.s1_gm1_block binding :verilogams;

cell IMP_AN_SIGNAL_GEN_GM.Signal_Generator_CMFB binding :schematic_dummy;
cell IMP_AN_SIGNAL_GEN_GM.Signal_Generator_CMFB_LNA binding :schematic_dummy;
cell IMP_AN_SIGNAL_GEN_GM.Signal_Generator_Amplifier binding :verilogams;
cell IMP_AN_SIGNAL_GEN_GM.Signal_Generator_Amplifier_LNA binding :verilogams;
cell IMP_AN_SIGNAL_GEN_GM.Signal_Generator_bias binding :verilogams;

cell IMP_AN_MIXER.mixer binding :verilogams;

cell IMP_AN_TIA.tia binding :verilogams;

cell IMP_DAC.RDAC32 binding :verilogams;

cell VIN_AN_LPF_SEL.lpf_cap_sel binding :veriloga;

cell IMP_AN_BIAS.current_mirror1 binding :veriloga;

cell IMP_AN_BUFFER.buffer binding :verilogams;


endconfig
