$comment
	File created using the following command:
		vcd file SAP1.msim.vcd -direction
$end
$date
	Sat Mar 19 18:55:51 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module SAP1_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " mr $end
$var wire 1 # debug_bus [7] $end
$var wire 1 $ debug_bus [6] $end
$var wire 1 % debug_bus [5] $end
$var wire 1 & debug_bus [4] $end
$var wire 1 ' debug_bus [3] $end
$var wire 1 ( debug_bus [2] $end
$var wire 1 ) debug_bus [1] $end
$var wire 1 * debug_bus [0] $end
$var wire 1 + debug_cw [11] $end
$var wire 1 , debug_cw [10] $end
$var wire 1 - debug_cw [9] $end
$var wire 1 . debug_cw [8] $end
$var wire 1 / debug_cw [7] $end
$var wire 1 0 debug_cw [6] $end
$var wire 1 1 debug_cw [5] $end
$var wire 1 2 debug_cw [4] $end
$var wire 1 3 debug_cw [3] $end
$var wire 1 4 debug_cw [2] $end
$var wire 1 5 debug_cw [1] $end
$var wire 1 6 debug_cw [0] $end
$var wire 1 7 display [7] $end
$var wire 1 8 display [6] $end
$var wire 1 9 display [5] $end
$var wire 1 : display [4] $end
$var wire 1 ; display [3] $end
$var wire 1 < display [2] $end
$var wire 1 = display [1] $end
$var wire 1 > display [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var tri1 1 B devclrn $end
$var tri1 1 C devpor $end
$var tri1 1 D devoe $end
$var wire 1 E display[0]~output_o $end
$var wire 1 F display[1]~output_o $end
$var wire 1 G display[2]~output_o $end
$var wire 1 H display[3]~output_o $end
$var wire 1 I display[4]~output_o $end
$var wire 1 J display[5]~output_o $end
$var wire 1 K display[6]~output_o $end
$var wire 1 L display[7]~output_o $end
$var wire 1 M debug_bus[0]~output_o $end
$var wire 1 N debug_bus[1]~output_o $end
$var wire 1 O debug_bus[2]~output_o $end
$var wire 1 P debug_bus[3]~output_o $end
$var wire 1 Q debug_bus[4]~output_o $end
$var wire 1 R debug_bus[5]~output_o $end
$var wire 1 S debug_bus[6]~output_o $end
$var wire 1 T debug_bus[7]~output_o $end
$var wire 1 U debug_cw[0]~output_o $end
$var wire 1 V debug_cw[1]~output_o $end
$var wire 1 W debug_cw[2]~output_o $end
$var wire 1 X debug_cw[3]~output_o $end
$var wire 1 Y debug_cw[4]~output_o $end
$var wire 1 Z debug_cw[5]~output_o $end
$var wire 1 [ debug_cw[6]~output_o $end
$var wire 1 \ debug_cw[7]~output_o $end
$var wire 1 ] debug_cw[8]~output_o $end
$var wire 1 ^ debug_cw[9]~output_o $end
$var wire 1 _ debug_cw[10]~output_o $end
$var wire 1 ` debug_cw[11]~output_o $end
$var wire 1 a clk~input_o $end
$var wire 1 b clk~inputclkctrl_outclk $end
$var wire 1 c uc|count[1]~1_combout $end
$var wire 1 d mr~input_o $end
$var wire 1 e mr~inputclkctrl_outclk $end
$var wire 1 f uc|count~0_combout $end
$var wire 1 g uc|count~2_combout $end
$var wire 1 h uc|rom_1~15_combout $end
$var wire 1 i pc|out_count[0]~4_combout $end
$var wire 1 j pc|out_count[1]~0_combout $end
$var wire 1 k pc|out_count[2]~1_combout $end
$var wire 1 l uc|rom_1~7_combout $end
$var wire 1 m uc|rom_1~8_combout $end
$var wire 1 n uc|rom_1~0_combout $end
$var wire 1 o mux|OUT_BUS[4]~19_combout $end
$var wire 1 p uc|rom_1~1_combout $end
$var wire 1 q mux|OUT_BUS[4]~20_combout $end
$var wire 1 r br|DATA_OUT[4]~feeder_combout $end
$var wire 1 s uc|rom_1~11_combout $end
$var wire 1 t uc|rom_1~12_combout $end
$var wire 1 u ula|Add0~14_combout $end
$var wire 1 v ula|Add0~11_combout $end
$var wire 1 w ula|Add0~8_combout $end
$var wire 1 x uc|rom_2~3_combout $end
$var wire 1 y mux|OUT_BUS[3]~29_combout $end
$var wire 1 z mux|OUT_BUS[7]~7_combout $end
$var wire 1 { mux|OUT_BUS[7]~7clkctrl_outclk $end
$var wire 1 | ula|Add0~5_combout $end
$var wire 1 } ula|Add0~0_combout $end
$var wire 1 ~ uc|rom_1~2_combout $end
$var wire 1 !! uc|rom_1~16_combout $end
$var wire 1 "! ula|Add0~2_cout $end
$var wire 1 #! ula|Add0~4 $end
$var wire 1 $! ula|Add0~6_combout $end
$var wire 1 %! mar|DATA_OUT[0]~feeder_combout $end
$var wire 1 &! uc|rom_2~2_combout $end
$var wire 1 '! mem|rom~1_combout $end
$var wire 1 (! mux|OUT_BUS[0]~3_combout $end
$var wire 1 )! mux|OUT_BUS[1]~8_combout $end
$var wire 1 *! mux|OUT_BUS[1]~9_combout $end
$var wire 1 +! mux|OUT_BUS[1]~10_combout $end
$var wire 1 ,! ula|Add0~7 $end
$var wire 1 -! ula|Add0~10 $end
$var wire 1 .! ula|Add0~13 $end
$var wire 1 /! ula|Add0~15_combout $end
$var wire 1 0! mux|OUT_BUS[4]~21_combout $end
$var wire 1 1! mem|rom~4_combout $end
$var wire 1 2! mux|OUT_BUS[4]~22_combout $end
$var wire 1 3! uc|rom_1~5_combout $end
$var wire 1 4! uc|rom_1~4_combout $end
$var wire 1 5! uc|rom_1~6_combout $end
$var wire 1 6! ula|Add0~12_combout $end
$var wire 1 7! pc|out_count[3]~2_combout $end
$var wire 1 8! pc|out_count[3]~3_combout $end
$var wire 1 9! mem|rom~3_combout $end
$var wire 1 :! mux|OUT_BUS[3]~15_combout $end
$var wire 1 ;! mux|OUT_BUS[3]~16_combout $end
$var wire 1 <! mux|OUT_BUS[3]~14_combout $end
$var wire 1 =! mux|OUT_BUS[3]~17_combout $end
$var wire 1 >! mem|rom~2_combout $end
$var wire 1 ?! mux|OUT_BUS[2]~11_combout $end
$var wire 1 @! mux|OUT_BUS[2]~12_combout $end
$var wire 1 A! ula|Add0~9_combout $end
$var wire 1 B! mux|OUT_BUS[2]~13_combout $end
$var wire 1 C! mar|DATA_OUT[2]~feeder_combout $end
$var wire 1 D! mem|rom~5_combout $end
$var wire 1 E! ula|Add0~17_combout $end
$var wire 1 F! ula|Add0~16 $end
$var wire 1 G! ula|Add0~18_combout $end
$var wire 1 H! mux|OUT_BUS[5]~23_combout $end
$var wire 1 I! mux|OUT_BUS[5]~24_combout $end
$var wire 1 J! uc|rom_2~0_combout $end
$var wire 1 K! uc|rom_2~1_combout $end
$var wire 1 L! mux|OUT_BUS[4]~18_combout $end
$var wire 1 M! ula|Add0~20_combout $end
$var wire 1 N! ula|Add0~19 $end
$var wire 1 O! ula|Add0~21_combout $end
$var wire 1 P! mux|OUT_BUS[6]~25_combout $end
$var wire 1 Q! mem|rom~6_combout $end
$var wire 1 R! mux|OUT_BUS[6]~26_combout $end
$var wire 1 S! uc|rom_1~3_combout $end
$var wire 1 T! ula|Add0~23_combout $end
$var wire 1 U! ula|Add0~22 $end
$var wire 1 V! ula|Add0~24_combout $end
$var wire 1 W! mux|OUT_BUS[7]~27_combout $end
$var wire 1 X! mux|OUT_BUS[7]~28_combout $end
$var wire 1 Y! uc|rom_1~13_combout $end
$var wire 1 Z! uc|rom_1~14_combout $end
$var wire 1 [! mux|OUT_BUS[0]~2_combout $end
$var wire 1 \! mem|rom~0_combout $end
$var wire 1 ]! mux|OUT_BUS[0]~4_combout $end
$var wire 1 ^! mux|OUT_BUS[0]~5_combout $end
$var wire 1 _! ula|Add0~3_combout $end
$var wire 1 `! mux|OUT_BUS[0]~6_combout $end
$var wire 1 a! uc|rom_1~9_combout $end
$var wire 1 b! uc|rom_1~10_combout $end
$var wire 1 c! outr|DATA_OUT[2]~feeder_combout $end
$var wire 1 d! outr|DATA_OUT[3]~feeder_combout $end
$var wire 1 e! outr|DATA_OUT[4]~feeder_combout $end
$var wire 1 f! pc|out_count [3] $end
$var wire 1 g! pc|out_count [2] $end
$var wire 1 h! pc|out_count [1] $end
$var wire 1 i! pc|out_count [0] $end
$var wire 1 j! outr|DATA_OUT [7] $end
$var wire 1 k! outr|DATA_OUT [6] $end
$var wire 1 l! outr|DATA_OUT [5] $end
$var wire 1 m! outr|DATA_OUT [4] $end
$var wire 1 n! outr|DATA_OUT [3] $end
$var wire 1 o! outr|DATA_OUT [2] $end
$var wire 1 p! outr|DATA_OUT [1] $end
$var wire 1 q! outr|DATA_OUT [0] $end
$var wire 1 r! ir|DATA_OUT [7] $end
$var wire 1 s! ir|DATA_OUT [6] $end
$var wire 1 t! ir|DATA_OUT [5] $end
$var wire 1 u! ir|DATA_OUT [4] $end
$var wire 1 v! ir|DATA_OUT [3] $end
$var wire 1 w! ir|DATA_OUT [2] $end
$var wire 1 x! ir|DATA_OUT [1] $end
$var wire 1 y! ir|DATA_OUT [0] $end
$var wire 1 z! br|DATA_OUT [7] $end
$var wire 1 {! br|DATA_OUT [6] $end
$var wire 1 |! br|DATA_OUT [5] $end
$var wire 1 }! br|DATA_OUT [4] $end
$var wire 1 ~! br|DATA_OUT [3] $end
$var wire 1 !" br|DATA_OUT [2] $end
$var wire 1 "" br|DATA_OUT [1] $end
$var wire 1 #" br|DATA_OUT [0] $end
$var wire 1 $" uc|count [2] $end
$var wire 1 %" uc|count [1] $end
$var wire 1 &" uc|count [0] $end
$var wire 1 '" ar|DATA_OUT [7] $end
$var wire 1 (" ar|DATA_OUT [6] $end
$var wire 1 )" ar|DATA_OUT [5] $end
$var wire 1 *" ar|DATA_OUT [4] $end
$var wire 1 +" ar|DATA_OUT [3] $end
$var wire 1 ," ar|DATA_OUT [2] $end
$var wire 1 -" ar|DATA_OUT [1] $end
$var wire 1 ." ar|DATA_OUT [0] $end
$var wire 1 /" mar|DATA_OUT [7] $end
$var wire 1 0" mar|DATA_OUT [6] $end
$var wire 1 1" mar|DATA_OUT [5] $end
$var wire 1 2" mar|DATA_OUT [4] $end
$var wire 1 3" mar|DATA_OUT [3] $end
$var wire 1 4" mar|DATA_OUT [2] $end
$var wire 1 5" mar|DATA_OUT [1] $end
$var wire 1 6" mar|DATA_OUT [0] $end
$var wire 1 7" mux|OUT_BUS [7] $end
$var wire 1 8" mux|OUT_BUS [6] $end
$var wire 1 9" mux|OUT_BUS [5] $end
$var wire 1 :" mux|OUT_BUS [4] $end
$var wire 1 ;" mux|OUT_BUS [3] $end
$var wire 1 <" mux|OUT_BUS [2] $end
$var wire 1 =" mux|OUT_BUS [1] $end
$var wire 1 >" mux|OUT_BUS [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0*
0)
0(
0'
0&
0%
0$
0#
06
05
04
03
02
01
00
0/
0.
1-
1,
0+
0>
0=
0<
0;
0:
09
08
07
0?
1@
xA
1B
1C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
1_
0`
0a
0b
0c
0d
0e
0f
1g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
1y
1z
1{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
1&!
0'!
1(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
11!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0i!
0h!
0g!
0f!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0&"
0%"
0$"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
06"
05"
04"
03"
z2"
z1"
z0"
z/"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
$end
#10000
1!
1a
1b
#20000
0!
0a
0b
1&"
1a!
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
1:!
0(!
1.
0-
0,
1+
1/
12!
1;!
1=!
1:"
1Q
1&
1;"
1e!
1r
1P
1'
1d!
#30000
1!
1a
1b
1v!
1u!
0a!
1Y!
#40000
0!
0a
0b
1%"
0&"
1i!
1Z!
0h
1g
0K!
1&!
1j
0i
1^
0]
0\
0`
1[
1[!
0:!
1q
1(!
10
0+
0/
0.
1-
0j
1P!
1H!
10!
#50000
1!
1a
1b
13"
1\!
19!
01!
#60000
0!
0a
0b
1&"
13!
1~
0c
0Z!
1K!
0&!
0g
1f
0^
1]
0[
0[!
0;!
0q
0(!
00
1.
0-
15!
1W
1]!
0=!
0P!
0H!
00!
14
1^!
02!
0;"
0P
1`!
0'
0:"
0d!
0Q
0&
1>"
0e!
0r
1M
1*
1%!
#70000
1!
1a
1b
1."
1_!
#80000
0!
0a
0b
0%"
1$"
0&"
03!
0f
0K!
05!
0W
0]
0L!
1(!
0z
0.
04
0{
#90000
1!
1a
1b
#100000
0!
0a
0b
0$"
0~
1&!
1x
1g
1_
1^
1z
1-
1,
1{
#110000
1!
1a
1b
03"
16"
1D!
09!
#120000
0!
0a
0b
1&"
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
1:!
0(!
1.
0-
0,
1+
1/
1j
1I!
1;!
1=!
19"
1R
1%
1;"
1P
1'
1d!
#130000
1!
1a
1b
1t!
1y!
0u!
1s
#140000
0!
0a
0b
1%"
0&"
0i!
1h!
1l
1Z!
0h
1g
0K!
1&!
1i
1^
0]
0\
0`
1[
1[!
0:!
1q
1(!
10
0+
0/
0.
1-
0]!
1P!
1H!
10!
#150000
1!
1a
1b
13"
0\!
0D!
19!
1'!
#160000
0!
0a
0b
1&"
0c
0Z!
1K!
0&!
1t
0g
1f
1Z
0^
1]
0[
0[!
0;!
0q
0(!
00
1.
0-
11
0^!
0=!
0P!
0H!
00!
1*!
0`!
0I!
1+!
0;"
0P
0'
0>"
09"
1="
0d!
1N
0R
0M
0*
0%
1)
0%!
#170000
1!
1a
1b
1""
1|
1$!
#180000
0!
0a
0b
0%"
1$"
0&"
1n
0l
0t
0f
0K!
0]
0Z
0y
1o
0L!
1(!
0z
01
0.
0{
15!
1p
1U
1W
1z
0*!
1)!
1`!
1q
14
16
1{
1*!
1>"
1M
1*
1%!
#190000
1!
1a
1b
1-"
1,!
0$!
1A!
0+!
1B!
0="
0N
0)
1<"
1O
1(
1c!
1C!
#200000
0!
0a
0b
0$"
0n
1&!
1x
1g
1_
1^
1y
0o
1-
1,
05!
0p
0U
0W
1P!
1H!
10!
0`!
0B!
1+!
0q
04
06
1R!
1I!
12!
0P!
0H!
00!
0>"
0<"
1="
1N
0O
0M
0R!
0I!
02!
0*
0(
1)
18"
19"
1:"
0%!
0c!
0C!
1Q
1R
1S
1$
1%
1&
08"
09"
0:"
1e!
1r
0Q
0R
0S
0$
0%
0&
0e!
0r
#210000
1!
1a
1b
03"
15"
06"
1Q!
1D!
11!
0'!
#220000
0!
0a
0b
1&"
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
0(!
1.
0-
0,
1+
1/
1R!
1I!
12!
0)!
0*!
18"
19"
1:"
1Q
1R
1S
0+!
1$
1%
1&
1e!
1r
0="
0N
0)
#230000
1!
1a
1b
1s!
0y!
0v!
1u!
0Y!
04!
0s
#240000
0!
0a
0b
1%"
0&"
1i!
1J!
1l
1a!
0h
1g
0K!
1&!
1k
0j
0i
1^
0]
0\
0`
0L!
1(!
0z
0+
0/
0.
1-
0{
0&!
1m
1b!
0k
1j
1Y
1X
0^
0R!
0I!
02!
1]!
1)!
1[!
0(!
0y
1o
0-
13
12
1^!
1*!
1?!
1z
1{
1`!
1+!
08"
09"
0:"
0Q
0R
0S
0$
0%
0&
1>"
1="
0e!
0r
1N
1M
1*
1)
1%!
#250000
1!
1a
1b
1p!
1q!
1E
1F
1=
1>
#260000
0!
0a
0b
1&"
0a!
1~
0c
0m
0g
1f
0X
0[!
1(!
1y
0o
03
0b!
0Y
1@!
0?!
0z
02
0{
1B!
0@!
0B!
#270000
1!
1a
1b
#280000
0!
0a
0b
0%"
1$"
0&"
0J!
1n
0l
1a!
0f
1m
1X
0y
1o
1[!
0(!
13
0m
0X
1z
1?!
0[!
1(!
1y
0o
03
1{
1@!
0?!
0z
0{
1B!
0@!
0B!
#290000
1!
1a
1b
#300000
0!
0a
0b
0$"
0~
0n
1&!
1x
1g
1_
1^
1z
1-
1,
1{
#310000
1!
1a
1b
16"
0Q!
0D!
01!
#320000
0!
0a
0b
1&"
0a!
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
0(!
1.
0-
0,
1+
1/
1k
0j
0]!
0)!
0^!
0*!
0`!
0+!
0>"
0="
0N
0M
0*
0)
0%!
#330000
1!
1a
1b
0s!
0t!
0u!
1a!
14!
#340000
0!
0a
0b
1%"
0&"
0i!
0h!
1g!
1J!
0a!
1b!
0h
1g
0K!
1&!
1i
1^
0]
0\
0`
1Y
0L!
1(!
0z
12
0+
0/
0.
1-
0{
0&!
0b!
0Y
0^
1?!
0-
02
1@!
1B!
#350000
1!
1a
1b
#360000
0!
0a
0b
1&"
1a!
0c
0g
1f
1b!
1Y
12
#370000
1!
1a
1b
0p!
0q!
0E
0F
0=
0>
#380000
0!
0a
0b
0%"
1$"
0&"
0J!
0a!
0b!
0f
0Y
02
#390000
1!
1a
1b
#400000
0!
0a
0b
0$"
1&!
1x
1g
1_
1^
1z
1-
1,
1{
1<"
1O
1(
1c!
1C!
#410000
1!
1a
1b
14"
05"
06"
#420000
0!
0a
0b
1&"
1a!
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
0(!
1.
0-
0,
1+
1/
0?!
0@!
0B!
0<"
0O
0(
0c!
0C!
#430000
1!
1a
1b
#440000
0!
0a
0b
1%"
0&"
1i!
1J!
0a!
1b!
0h
1g
0K!
1&!
1j
0i
1^
0]
0\
0`
1Y
0L!
1(!
0z
12
0+
0/
0.
1-
0{
0&!
0b!
0j
0Y
0^
1]!
1?!
0-
02
1^!
1@!
1`!
1B!
#450000
1!
1a
1b
#460000
0!
0a
0b
1&"
1a!
0c
0g
1f
1b!
1Y
12
#470000
1!
1a
1b
#480000
0!
0a
0b
0%"
1$"
0&"
0J!
0a!
0b!
0f
0Y
02
#490000
1!
1a
1b
#500000
0!
0a
0b
0$"
1&!
1x
1g
1_
1^
1z
1-
1,
1{
1>"
1<"
1O
1M
1*
1(
1%!
1c!
1C!
#510000
1!
1a
1b
16"
#520000
0!
0a
0b
1&"
1a!
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
0(!
1.
0-
0,
1+
1/
1j
0]!
0?!
0^!
0@!
0`!
0B!
0>"
0<"
0O
0M
0*
0(
0%!
0c!
0C!
#530000
1!
1a
1b
#540000
0!
0a
0b
1%"
0&"
0i!
1h!
1J!
0a!
1b!
0h
1g
0K!
1&!
1i
1^
0]
0\
0`
1Y
0L!
1(!
0z
12
0+
0/
0.
1-
0{
0&!
0b!
0Y
0^
1?!
1)!
0-
02
1@!
1*!
1B!
1+!
#550000
1!
1a
1b
#560000
0!
0a
0b
1&"
1a!
0c
0g
1f
1b!
1Y
12
#570000
1!
1a
1b
#580000
0!
0a
0b
0%"
1$"
0&"
0J!
0a!
0b!
0f
0Y
02
#590000
1!
1a
1b
#600000
0!
0a
0b
0$"
1&!
1x
1g
1_
1^
1z
1-
1,
1{
1<"
1="
1N
1O
1(
1)
1c!
1C!
#610000
1!
1a
1b
15"
06"
#620000
0!
0a
0b
1&"
1a!
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
0(!
1.
0-
0,
1+
1/
0?!
0)!
0@!
0*!
0B!
0+!
0<"
0="
0N
0O
0(
0)
0c!
0C!
#630000
1!
1a
1b
#640000
0!
0a
0b
1%"
0&"
1i!
1J!
0a!
17!
1b!
0h
1g
0K!
1&!
0k
0j
0i
1^
0]
0\
0`
1Y
07!
0L!
1(!
0z
12
0+
0/
0.
1-
0{
0&!
0b!
18!
1k
1j
0Y
0^
1]!
1?!
1)!
0-
02
08!
1^!
1@!
1*!
1`!
1B!
1+!
#650000
1!
1a
1b
#660000
0!
0a
0b
1&"
1a!
0c
0g
1f
1b!
1Y
12
#670000
1!
1a
1b
#680000
0!
0a
0b
0%"
1$"
0&"
0J!
0a!
0b!
0f
0Y
02
#690000
1!
1a
1b
#700000
1"
0!
1d
1e
0a
0b
0$"
0i!
0h!
0g!
0""
0."
05"
0-"
04"
0]!
0)!
0?!
0|
0_!
09!
0,!
1$!
11!
1&!
1x
1g
0k
0j
1i
1_
1^
0^!
0*!
0@!
0$!
0A!
1z
1-
1,
1{
0`!
0+!
0B!
1>"
1<"
1="
1N
1O
1M
1*
1(
1)
0>"
0="
0<"
1%!
1c!
1C!
0O
0N
0M
0*
0)
0(
0%!
0c!
0C!
#710000
1!
1a
1b
#720000
0!
0a
0b
#730000
1!
1a
1b
#740000
0!
0a
0b
#750000
1!
1a
1b
#760000
0!
0a
0b
#770000
1!
1a
1b
#780000
0!
0a
0b
#790000
1!
1a
1b
#800000
0!
0a
0b
#810000
1!
1a
1b
#820000
0!
0a
0b
#830000
1!
1a
1b
#840000
0"
0!
0d
0e
0a
0b
1&"
1a!
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
1:!
0(!
1.
0-
0,
1+
1/
12!
1;!
1=!
1:"
1Q
1&
1;"
1e!
1r
1P
1'
1d!
#850000
1!
1a
1b
1v!
1u!
0a!
1Y!
#860000
0!
0a
0b
1%"
0&"
1i!
1Z!
0h
1g
0K!
1&!
1j
0i
1^
0]
0\
0`
1[
1[!
0:!
1q
1(!
10
0+
0/
0.
1-
0j
1P!
1H!
10!
#870000
1!
1a
1b
13"
1\!
19!
01!
#880000
0!
0a
0b
1&"
13!
1~
0c
0Z!
1K!
0&!
0g
1f
0^
1]
0[
0[!
0;!
0q
0(!
00
1.
0-
15!
1W
1]!
0=!
0P!
0H!
00!
14
1^!
02!
0;"
0P
1`!
0'
0:"
0d!
0Q
0&
1>"
0e!
0r
1M
1*
1%!
#890000
1!
1a
1b
1."
1_!
#900000
0!
0a
0b
0%"
1$"
0&"
03!
0f
0K!
05!
0W
0]
0L!
1(!
0z
0.
04
0{
#910000
1!
1a
1b
#920000
0!
0a
0b
0$"
0~
1&!
1x
1g
1_
1^
1z
1-
1,
1{
#930000
1!
1a
1b
03"
16"
1D!
09!
#940000
0!
0a
0b
1&"
1c
1K!
0&!
0x
1h
0g
1\
1`
0_
0^
1]
1L!
1:!
0(!
1.
0-
0,
1+
1/
1j
1I!
1;!
1=!
19"
1R
1%
1;"
1P
1'
1d!
#950000
1!
1a
1b
1t!
1y!
0u!
1s
#960000
0!
0a
0b
1%"
0&"
0i!
1h!
1l
1Z!
0h
1g
0K!
1&!
1i
1^
0]
0\
0`
1[
1[!
0:!
1q
1(!
10
0+
0/
0.
1-
0]!
1P!
1H!
10!
#970000
1!
1a
1b
13"
0\!
0D!
19!
1'!
#980000
0!
0a
0b
1&"
0c
0Z!
1K!
0&!
1t
0g
1f
1Z
0^
1]
0[
0[!
0;!
0q
0(!
00
1.
0-
11
0^!
0=!
0P!
0H!
00!
1*!
0`!
0I!
1+!
0;"
0P
0'
0>"
09"
1="
0d!
1N
0R
0M
0*
0%
1)
0%!
#990000
1!
1a
1b
1""
1|
1$!
#1000000
