/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire [33:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_3z[6] ? celloutsig_1_5z : in_data[154];
  assign celloutsig_1_11z = celloutsig_1_9z ? celloutsig_1_2z[0] : celloutsig_1_8z;
  assign celloutsig_1_19z = celloutsig_1_10z ? celloutsig_1_16z : celloutsig_1_1z[6];
  assign celloutsig_0_24z = celloutsig_0_21z ? celloutsig_0_23z[0] : celloutsig_0_3z;
  assign celloutsig_1_18z = !(celloutsig_1_15z[2] ? celloutsig_1_11z : celloutsig_1_15z[4]);
  assign celloutsig_0_1z = !(in_data[90] ? in_data[64] : celloutsig_0_0z);
  assign celloutsig_0_30z = ~(celloutsig_0_6z[0] | _01_);
  assign celloutsig_0_27z = ~celloutsig_0_6z[2];
  assign celloutsig_0_48z = _00_ | ~(celloutsig_0_37z);
  assign celloutsig_0_49z = celloutsig_0_4z | ~(celloutsig_0_14z);
  assign celloutsig_1_4z = in_data[174] | ~(celloutsig_1_0z);
  assign celloutsig_0_20z = celloutsig_0_1z | ~(in_data[89]);
  assign celloutsig_0_5z = celloutsig_0_1z ^ _02_;
  assign celloutsig_1_2z = celloutsig_1_1z[7:1] + { in_data[140:135], celloutsig_1_0z };
  reg [7:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _20_ <= 8'h00;
    else _20_ <= { in_data[66:65], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z };
  assign { _05_[7], _01_, _05_[5:0] } = _20_;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _21_ <= 4'h0;
    else _21_ <= { in_data[50:48], celloutsig_0_1z };
  assign { _02_, _04_[2], _00_, _03_ } = _21_;
  assign celloutsig_0_50z = { celloutsig_0_46z[2:0], celloutsig_0_11z, celloutsig_0_48z, celloutsig_0_0z } / { 1'h1, celloutsig_0_29z[2:0], celloutsig_0_28z, celloutsig_0_37z };
  assign celloutsig_0_13z = { _04_[2], _00_, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z } / { 1'h1, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_31z = { _05_[3:1], celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_28z } / { 1'h1, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_5z, _02_, _04_[2], _00_, _03_, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_10z, in_data[0] };
  assign celloutsig_0_33z = { in_data[70:42], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_21z } / { 1'h1, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_0_3z = { in_data[92:76], _02_, _04_[2], _00_, _03_ } <= { in_data[30:12], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_28z = celloutsig_0_6z <= { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_1z } || { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_30z };
  assign celloutsig_0_4z = in_data[81:76] || in_data[61:56];
  assign celloutsig_0_7z = { in_data[91], celloutsig_0_4z, celloutsig_0_6z } || { _02_, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z } || { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z } || _05_[5:0];
  assign celloutsig_0_25z = { in_data[18:17], celloutsig_0_23z, celloutsig_0_9z, _02_, _04_[2], _00_, _03_, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_10z } || { celloutsig_0_23z[1], celloutsig_0_13z, celloutsig_0_22z, _02_, _04_[2], _00_, _03_, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[99] & ~(in_data[149]);
  assign celloutsig_1_5z = celloutsig_1_1z[10] & ~(celloutsig_1_1z[9]);
  assign celloutsig_1_10z = celloutsig_1_0z & ~(celloutsig_1_2z[2]);
  assign celloutsig_0_46z = in_data[14:10] % { 1'h1, celloutsig_0_33z[21:18] };
  assign celloutsig_1_3z = celloutsig_1_1z[7] ? { celloutsig_1_2z, celloutsig_1_0z } : in_data[154:147];
  assign celloutsig_1_15z = celloutsig_1_9z ? { celloutsig_1_3z[6:2], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z } : { in_data[126:114], celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[16:7] !== in_data[13:4];
  assign celloutsig_0_17z = _05_[5:2] !== { _04_[2], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_21z = | { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_1_9z = | celloutsig_1_3z[6:2];
  assign celloutsig_1_16z = | { celloutsig_1_5z, in_data[116:115] };
  assign celloutsig_0_9z = | { _00_, celloutsig_0_7z, celloutsig_0_6z, _02_, celloutsig_0_5z, _04_[2] };
  assign celloutsig_0_14z = | { celloutsig_0_13z[5:0], celloutsig_0_4z };
  assign celloutsig_0_15z = | { celloutsig_0_13z[5:0], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, in_data[74:71], celloutsig_0_0z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_6z[3:2], celloutsig_0_3z };
  assign celloutsig_0_16z = ~^ { _05_[7], _01_, _05_[5:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_19z = { _02_, _04_[2], celloutsig_0_18z, celloutsig_0_16z } >> { _02_, _04_[2], _00_, _03_ };
  assign celloutsig_0_29z = { _02_, _04_[2], _00_, _03_, celloutsig_0_5z, celloutsig_0_11z } >> { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_6z = in_data[94:91] >>> { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[157:150], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[174:165], celloutsig_1_0z };
  assign celloutsig_0_23z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_7z } - { _04_[2], _00_, _03_, celloutsig_0_3z };
  assign celloutsig_1_6z = ~((celloutsig_1_2z[4] & celloutsig_1_3z[6]) | celloutsig_1_3z[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_6z[0] & celloutsig_0_1z) | celloutsig_0_3z);
  assign { _04_[3], _04_[1:0] } = { _02_, _00_, _03_ };
  assign _05_[6] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
