Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Oct  5 14:21:58 2024
| Host         : LAPTOP-16OE0O8T running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    86 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    86 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    75 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1425 |          412 |
| Yes          | No                    | No                     |            1314 |          556 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1391 |          542 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                          Enable Signal                         |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  Clock_Generator/inst/clk_out1 |                                                                | Aquila_SoC/RISCV_CORE0/Fetch/rst_sr_reg[4]_1              |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1 |                                                                | UART/uart_rstate0_0                                       |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1 |                                                                | usr_reset                                                 |                3 |              5 |         1.67 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]        | Aquila_SoC/RISCV_CORE0/Fetch/pc_o1                        |                1 |              5 |         5.00 |
|  Clock_Generator/inst/clk_out1 |                                                                | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_0            |                2 |              6 |         3.00 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Decode/FSM_onehot_S_reg[4]              | Aquila_SoC/RISCV_CORE0/Decode/alu_muldiv_sel_o_reg_5      |                3 |              6 |         2.00 |
|  Clock_Generator/inst/clk_out1 |                                                                | UART/uart_rbaud[8]_i_1_n_0                                |                3 |              6 |         2.00 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/uart_xfifo                      | UART/uart_xfifo[7]_i_1_n_0                                |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/CSR/mstatus_r[8]                        | rst                                                       |                5 |              8 |         1.60 |
|  Clock_Generator/inst/clk_out1 |                                                                | UART/uart_rbaud[15]_i_1_n_0                               |                4 |             10 |         2.50 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/CSR/mstatus_r[10]                       | rst                                                       |                6 |             14 |         2.33 |
|  Clock_Generator/inst/clk_out1 |                                                                | UART/uart_xbaud[0]_i_1_n_0                                |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[2]_1[0]            |                                                           |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[2]_0[0]            |                                                           |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[1]_4[0]            |                                                           |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[1]_3[0]            |                                                           |               26 |             32 |         1.23 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[1]_2[0]            |                                                           |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_o_reg_0[0]                | rst                                                       |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[1]_1[0]            |                                                           |               18 |             32 |         1.78 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[1]_0[0]            |                                                           |               18 |             32 |         1.78 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[0]_6[0]            |                                                           |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[0]_5[0]            |                                                           |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[0]_4[0]            |                                                           |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[0]_3[0]            |                                                           |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[0]_2[0]            |                                                           |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[0]_1[0]            |                                                           |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[0]_0[0]            |                                                           |               25 |             32 |         1.28 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_o_reg_0[1]                | rst                                                       |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1 | instruction_delay_reg[31]_i_4_n_0                              |                                                           |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[3]_6[0]            |                                                           |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1 | data_read_reg_reg[31]_i_4_n_0                                  |                                                           |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/regfile_we_o_reg_0[0]            | rst                                                       |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[4]_4[0]            |                                                           |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[4]_3[0]            |                                                           |                7 |             32 |         4.57 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[4]_2[0]            |                                                           |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[4]_1[0]            |                                                           |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[4]_0[0]            |                                                           |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[3]_7[0]            |                                                           |               25 |             32 |         1.28 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[2]_2[0]            |                                                           |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[3]_5[0]            |                                                           |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[3]_4[0]            |                                                           |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[3]_3[0]            |                                                           |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[3]_2[0]            |                                                           |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[3]_1[0]            |                                                           |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[3]_0[0]            |                                                           |               21 |             32 |         1.52 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[2]_4[0]            |                                                           |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/rd_addr_o_reg[2]_3[0]            |                                                           |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[9]_7[0]        | rst                                                       |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_5                 | rst                                                       |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_4                 | rst                                                       |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Fetch/p_0_in                            | Aquila_SoC/RISCV_CORE0/Program_Counter/pc_r_reg[29]_0     |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Fetch/rst_sr_reg[4]                     | Aquila_SoC/RISCV_CORE0/Fetch/rst_sr_reg[4]_0              |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_3[0]              | rst                                                       |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_2[0]              | rst                                                       |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result[31]_i_1_n_0       |                                                           |               18 |             32 |         1.78 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/rst_sr_reg[4]_1          | Aquila_SoC/RISCV_CORE0/Writeback/sys_jump_r_reg_0         |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/FSM_onehot_S_reg_n_0_[2] |                                                           |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/rst_sr_reg[4][0]         |                                                           |               21 |             32 |         1.52 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Decode/operation_sel_o_reg[2]_rep_2[0]  |                                                           |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/csr_irq_taken_r_reg[0]   | rst                                                       |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/CLINT/p_d_ready                                     | rst                                                       |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result[64]_i_1_n_0       |                                                           |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/E[0]                            |                                                           |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[9]_6[0]        | rst                                                       |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[9]_5[0]        | rst                                                       |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[9]_1[0]        | rst                                                       |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[9]_0[0]        | rst                                                       |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[1]_0[0]        | rst                                                       |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[0]_5[0]        | rst                                                       |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[0]_4[0]        | rst                                                       |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[0]_3[0]        | rst                                                       |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[0]_2[0]        | rst                                                       |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[0]_1[0]        | rst                                                       |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[9]_8[0]        | rst                                                       |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Memory/csr_we_addr_o_reg[0]_0[0]        | rst                                                       |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[2]_0[0]              | rst                                                       |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]        | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/rst_sr_reg[4]_0     |               11 |             37 |         3.36 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/xcpt_valid_o_reg_0[0]    | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/xcpt_valid_o_reg[0] |               11 |             39 |         3.55 |
|  Clock_Generator/inst/clk_out1 |                                                                |                                                           |               23 |             55 |         2.39 |
|  Clock_Generator/inst/clk_out1 |                                                                | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/fast_result0        |               21 |             66 |         3.14 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]        | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/xcpt_valid_o_reg[0] |               37 |             80 |         2.16 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Decode/we                               |                                                           |               22 |             86 |         3.91 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/mul00_i_1_n_0            |                                                           |               22 |             98 |         4.45 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]        | Aquila_SoC/RISCV_CORE0/Fetch/rst_sr_reg[4]_1              |               74 |            166 |         2.24 |
|  Clock_Generator/inst/clk_out1 | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/E[0]                     | Aquila_SoC/RISCV_CORE0/Program_Counter/SR[0]              |               77 |            196 |         2.55 |
|  Clock_Generator/inst/clk_out1 |                                                                | rst                                                       |              372 |           1308 |         3.52 |
+--------------------------------+----------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


