INFO-FLOW: Workspace /home/arthur/MapaLogistico/chls/chls/solution1 opened at Wed Jun 07 23:10:31 -03 2023
Execute     ap_set_clock -name default -period 11 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 3.18 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.3 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/arthur/mapalogistico/hls_ip_repo 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
Execute     config_export -output=/home/arthur/mapalogistico/hls_ip_repo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.38 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 11 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 11 -name default 
Execute   config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./chls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
Execute       set_directive_top top_module -name=top_module 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling chls/sub_modules.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang chls/sub_modules.cpp -foptimization-record-file=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/all.directive.json -E -I/home/arthur/Vitis_Libraries/security/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.cpp.clang.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/clang.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/all.directive.json -fix-errors /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 6.83 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp -I/home/arthur/Vitis_Libraries/security/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.clang.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling chls/top_module.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang chls/top_module.cpp -foptimization-record-file=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/all.directive.json -E -I/home/arthur/Vitis_Libraries/security/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.cpp.clang.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/clang.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/all.directive.json -fix-errors /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.1 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 6.48 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp -I/home/arthur/Vitis_Libraries/security/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.clang.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.47 seconds. CPU system time: 2.34 seconds. Elapsed time: 42.9 seconds; current allocated memory: 1.461 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.g.bc" "/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sub_modules.g.bc /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.g.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.0.bc > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.46 sec.
Execute       run_link_or_opt -opt -out /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_module -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_module -reflow-float-conversion -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.7 sec.
Execute       run_link_or_opt -out /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       run_link_or_opt -opt -out /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_module 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_module -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.15 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_module -mllvm -hls-db-dir -mllvm /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=11 -x ir /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e 2> /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 152,836 Compile/Link /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 152,836 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 13,853 Unroll/Inline /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,853 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,490 Performance/Pipeline /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,490 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,800 Optimizations /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,800 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.84 seconds. Elapsed time: 8.39 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_module -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.0.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.1.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
Command         transform done; 0.25 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.480 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.g.1.bc to /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.o.1.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (chls/sub_modules.cpp:43) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (chls/sub_modules.cpp:16) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
Command         transform done; 0.61 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
Command         transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.512 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.o.2.bc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute           auto_get_db
Command         transform done; 0.59 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.725 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2 sec.
Command     elaborate done; 53.31 sec.
Execute     ap_eval exec zip -j /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
Execute       ap_set_top_model top_module 
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
Execute       get_model_list top_module -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top_module 
Execute       preproc_iomode -model logmap 
Execute       preproc_iomode -model generic_modf<double> 
Execute       preproc_iomode -model pow_generic<float> 
Execute       preproc_iomode -model set_hash_stream 
Execute       preproc_iomode -model set_hash_stream_Pipeline_VITIS_LOOP_48_3 
Execute       preproc_iomode -model set_hash_stream_Pipeline_VITIS_LOOP_43_2 
Execute       preproc_iomode -model set_hash_stream_Pipeline_VITIS_LOOP_39_1 
Execute       preproc_iomode -model sha256<64> 
Execute       preproc_iomode -model sha256_top<64, 256> 
Execute       preproc_iomode -model sha256Digest<256> 
Execute       preproc_iomode -model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       preproc_iomode -model generateMsgSchedule 
Execute       preproc_iomode -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       preproc_iomode -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       preproc_iomode -model dup_strm 
Execute       preproc_iomode -model dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       preproc_iomode -model preProcessing 
Execute       preproc_iomode -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       preproc_iomode -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       preproc_iomode -model get_image_stream 
Execute       preproc_iomode -model get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list top_module -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc get_image_stream_Pipeline_VITIS_LOOP_16_1 get_image_stream preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE preProcessing dup_strm_Pipeline_VITIS_LOOP_506_1 dup_strm generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 generateMsgSchedule sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS sha256Digest<256> {sha256_top<64, 256>} sha256<64> set_hash_stream_Pipeline_VITIS_LOOP_39_1 set_hash_stream_Pipeline_VITIS_LOOP_43_2 set_hash_stream_Pipeline_VITIS_LOOP_48_3 set_hash_stream pow_generic<float> generic_modf<double> logmap top_module
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : get_image_stream_Pipeline_VITIS_LOOP_16_1 ...
Execute       set_default_model get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       apply_spec_resource_limit get_image_stream_Pipeline_VITIS_LOOP_16_1 
INFO-FLOW: Configuring Module : get_image_stream ...
Execute       set_default_model get_image_stream 
Execute       apply_spec_resource_limit get_image_stream 
INFO-FLOW: Configuring Module : preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS ...
Execute       set_default_model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       apply_spec_resource_limit preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
INFO-FLOW: Configuring Module : preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE ...
Execute       set_default_model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       apply_spec_resource_limit preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
INFO-FLOW: Configuring Module : preProcessing ...
Execute       set_default_model preProcessing 
Execute       apply_spec_resource_limit preProcessing 
INFO-FLOW: Configuring Module : dup_strm_Pipeline_VITIS_LOOP_506_1 ...
Execute       set_default_model dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       apply_spec_resource_limit dup_strm_Pipeline_VITIS_LOOP_506_1 
INFO-FLOW: Configuring Module : dup_strm ...
Execute       set_default_model dup_strm 
Execute       apply_spec_resource_limit dup_strm 
INFO-FLOW: Configuring Module : generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 ...
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       apply_spec_resource_limit generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
INFO-FLOW: Configuring Module : generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 ...
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       apply_spec_resource_limit generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
INFO-FLOW: Configuring Module : generateMsgSchedule ...
Execute       set_default_model generateMsgSchedule 
Execute       apply_spec_resource_limit generateMsgSchedule 
INFO-FLOW: Configuring Module : sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS ...
Execute       set_default_model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       apply_spec_resource_limit sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
INFO-FLOW: Configuring Module : sha256Digest<256> ...
Execute       set_default_model sha256Digest<256> 
Execute       apply_spec_resource_limit sha256Digest<256> 
INFO-FLOW: Configuring Module : sha256_top<64, 256> ...
Execute       set_default_model sha256_top<64, 256> 
Execute       apply_spec_resource_limit sha256_top<64, 256> 
INFO-FLOW: Configuring Module : sha256<64> ...
Execute       set_default_model sha256<64> 
Execute       apply_spec_resource_limit sha256<64> 
INFO-FLOW: Configuring Module : set_hash_stream_Pipeline_VITIS_LOOP_39_1 ...
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_39_1 
Execute       apply_spec_resource_limit set_hash_stream_Pipeline_VITIS_LOOP_39_1 
INFO-FLOW: Configuring Module : set_hash_stream_Pipeline_VITIS_LOOP_43_2 ...
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_43_2 
Execute       apply_spec_resource_limit set_hash_stream_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Configuring Module : set_hash_stream_Pipeline_VITIS_LOOP_48_3 ...
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_48_3 
Execute       apply_spec_resource_limit set_hash_stream_Pipeline_VITIS_LOOP_48_3 
INFO-FLOW: Configuring Module : set_hash_stream ...
Execute       set_default_model set_hash_stream 
Execute       apply_spec_resource_limit set_hash_stream 
INFO-FLOW: Configuring Module : pow_generic<float> ...
Execute       set_default_model pow_generic<float> 
Execute       apply_spec_resource_limit pow_generic<float> 
INFO-FLOW: Configuring Module : generic_modf<double> ...
Execute       set_default_model generic_modf<double> 
Execute       apply_spec_resource_limit generic_modf<double> 
INFO-FLOW: Configuring Module : logmap ...
Execute       set_default_model logmap 
Execute       apply_spec_resource_limit logmap 
INFO-FLOW: Configuring Module : top_module ...
Execute       set_default_model top_module 
Execute       apply_spec_resource_limit top_module 
INFO-FLOW: Model list for preprocess: entry_proc get_image_stream_Pipeline_VITIS_LOOP_16_1 get_image_stream preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE preProcessing dup_strm_Pipeline_VITIS_LOOP_506_1 dup_strm generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 generateMsgSchedule sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS sha256Digest<256> {sha256_top<64, 256>} sha256<64> set_hash_stream_Pipeline_VITIS_LOOP_39_1 set_hash_stream_Pipeline_VITIS_LOOP_43_2 set_hash_stream_Pipeline_VITIS_LOOP_48_3 set_hash_stream pow_generic<float> generic_modf<double> logmap top_module
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: get_image_stream_Pipeline_VITIS_LOOP_16_1 ...
Execute       set_default_model get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       cdfg_preprocess -model get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       rtl_gen_preprocess get_image_stream_Pipeline_VITIS_LOOP_16_1 
INFO-FLOW: Preprocessing Module: get_image_stream ...
Execute       set_default_model get_image_stream 
Execute       cdfg_preprocess -model get_image_stream 
Execute       rtl_gen_preprocess get_image_stream 
INFO-FLOW: Preprocessing Module: preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS ...
Execute       set_default_model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       cdfg_preprocess -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       rtl_gen_preprocess preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
INFO-FLOW: Preprocessing Module: preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE ...
Execute       set_default_model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       cdfg_preprocess -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       rtl_gen_preprocess preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
INFO-FLOW: Preprocessing Module: preProcessing ...
Execute       set_default_model preProcessing 
Execute       cdfg_preprocess -model preProcessing 
Execute       rtl_gen_preprocess preProcessing 
INFO-FLOW: Preprocessing Module: dup_strm_Pipeline_VITIS_LOOP_506_1 ...
Execute       set_default_model dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       cdfg_preprocess -model dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       rtl_gen_preprocess dup_strm_Pipeline_VITIS_LOOP_506_1 
INFO-FLOW: Preprocessing Module: dup_strm ...
Execute       set_default_model dup_strm 
Execute       cdfg_preprocess -model dup_strm 
Execute       rtl_gen_preprocess dup_strm 
INFO-FLOW: Preprocessing Module: generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 ...
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       cdfg_preprocess -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       rtl_gen_preprocess generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
INFO-FLOW: Preprocessing Module: generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 ...
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       cdfg_preprocess -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       rtl_gen_preprocess generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
INFO-FLOW: Preprocessing Module: generateMsgSchedule ...
Execute       set_default_model generateMsgSchedule 
Execute       cdfg_preprocess -model generateMsgSchedule 
Execute       rtl_gen_preprocess generateMsgSchedule 
INFO-FLOW: Preprocessing Module: sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS ...
Execute       set_default_model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       cdfg_preprocess -model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       rtl_gen_preprocess sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
INFO-FLOW: Preprocessing Module: sha256Digest<256> ...
Execute       set_default_model sha256Digest<256> 
Execute       cdfg_preprocess -model sha256Digest<256> 
Execute       rtl_gen_preprocess sha256Digest<256> 
INFO-FLOW: Preprocessing Module: sha256_top<64, 256> ...
Execute       set_default_model sha256_top<64, 256> 
Execute       cdfg_preprocess -model sha256_top<64, 256> 
Execute       rtl_gen_preprocess sha256_top<64, 256> 
INFO-FLOW: Preprocessing Module: sha256<64> ...
Execute       set_default_model sha256<64> 
Execute       cdfg_preprocess -model sha256<64> 
Execute       rtl_gen_preprocess sha256<64> 
INFO-FLOW: Preprocessing Module: set_hash_stream_Pipeline_VITIS_LOOP_39_1 ...
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_39_1 
Execute       cdfg_preprocess -model set_hash_stream_Pipeline_VITIS_LOOP_39_1 
Execute       rtl_gen_preprocess set_hash_stream_Pipeline_VITIS_LOOP_39_1 
INFO-FLOW: Preprocessing Module: set_hash_stream_Pipeline_VITIS_LOOP_43_2 ...
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_43_2 
Execute       cdfg_preprocess -model set_hash_stream_Pipeline_VITIS_LOOP_43_2 
Execute       rtl_gen_preprocess set_hash_stream_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Preprocessing Module: set_hash_stream_Pipeline_VITIS_LOOP_48_3 ...
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_48_3 
Execute       cdfg_preprocess -model set_hash_stream_Pipeline_VITIS_LOOP_48_3 
Execute       rtl_gen_preprocess set_hash_stream_Pipeline_VITIS_LOOP_48_3 
INFO-FLOW: Preprocessing Module: set_hash_stream ...
Execute       set_default_model set_hash_stream 
Execute       cdfg_preprocess -model set_hash_stream 
Execute       rtl_gen_preprocess set_hash_stream 
INFO-FLOW: Preprocessing Module: pow_generic<float> ...
Execute       set_default_model pow_generic<float> 
Execute       cdfg_preprocess -model pow_generic<float> 
Execute       rtl_gen_preprocess pow_generic<float> 
INFO-FLOW: Preprocessing Module: generic_modf<double> ...
Execute       set_default_model generic_modf<double> 
Execute       cdfg_preprocess -model generic_modf<double> 
Execute       rtl_gen_preprocess generic_modf<double> 
INFO-FLOW: Preprocessing Module: logmap ...
Execute       set_default_model logmap 
Execute       cdfg_preprocess -model logmap 
Execute       rtl_gen_preprocess logmap 
INFO-FLOW: Preprocessing Module: top_module ...
Execute       set_default_model top_module 
Execute       cdfg_preprocess -model top_module 
Execute       rtl_gen_preprocess top_module 
INFO-FLOW: Model list for synthesis: entry_proc get_image_stream_Pipeline_VITIS_LOOP_16_1 get_image_stream preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE preProcessing dup_strm_Pipeline_VITIS_LOOP_506_1 dup_strm generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 generateMsgSchedule sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS sha256Digest<256> {sha256_top<64, 256>} sha256<64> set_hash_stream_Pipeline_VITIS_LOOP_39_1 set_hash_stream_Pipeline_VITIS_LOOP_43_2 set_hash_stream_Pipeline_VITIS_LOOP_48_3 set_hash_stream pow_generic<float> generic_modf<double> logmap top_module
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.726 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.726 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       schedule -model get_image_stream_Pipeline_VITIS_LOOP_16_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.727 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream_Pipeline_VITIS_LOOP_16_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream_Pipeline_VITIS_LOOP_16_1.sched.adb -f 
INFO-FLOW: Finish scheduling get_image_stream_Pipeline_VITIS_LOOP_16_1.
Execute       set_default_model get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       bind -model get_image_stream_Pipeline_VITIS_LOOP_16_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.727 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream_Pipeline_VITIS_LOOP_16_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream_Pipeline_VITIS_LOOP_16_1.bind.adb -f 
INFO-FLOW: Finish binding get_image_stream_Pipeline_VITIS_LOOP_16_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_image_stream 
Execute       schedule -model get_image_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.728 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream.sched.adb -f 
INFO-FLOW: Finish scheduling get_image_stream.
Execute       set_default_model get_image_stream 
Execute       bind -model get_image_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.728 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream.bind.adb -f 
INFO-FLOW: Finish binding get_image_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       schedule -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.729 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.sched.adb -f 
INFO-FLOW: Finish scheduling preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.
Execute       set_default_model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       bind -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.729 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.bind.adb -f 
INFO-FLOW: Finish binding preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       schedule -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.sched.adb -f 
INFO-FLOW: Finish scheduling preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.
Execute       set_default_model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       bind -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.bind.adb -f 
INFO-FLOW: Finish binding preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model preProcessing 
Execute       schedule -model preProcessing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing.sched.adb -f 
INFO-FLOW: Finish scheduling preProcessing.
Execute       set_default_model preProcessing 
Execute       bind -model preProcessing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing.bind.adb -f 
INFO-FLOW: Finish binding preProcessing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       schedule -model dup_strm_Pipeline_VITIS_LOOP_506_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm_Pipeline_VITIS_LOOP_506_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm_Pipeline_VITIS_LOOP_506_1.sched.adb -f 
INFO-FLOW: Finish scheduling dup_strm_Pipeline_VITIS_LOOP_506_1.
Execute       set_default_model dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       bind -model dup_strm_Pipeline_VITIS_LOOP_506_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm_Pipeline_VITIS_LOOP_506_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm_Pipeline_VITIS_LOOP_506_1.bind.adb -f 
INFO-FLOW: Finish binding dup_strm_Pipeline_VITIS_LOOP_506_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dup_strm 
Execute       schedule -model dup_strm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm.sched.adb -f 
INFO-FLOW: Finish scheduling dup_strm.
Execute       set_default_model dup_strm 
Execute       bind -model dup_strm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm.bind.adb -f 
INFO-FLOW: Finish binding dup_strm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       schedule -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.sched.adb -f 
INFO-FLOW: Finish scheduling generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       bind -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.bind.adb -f 
INFO-FLOW: Finish binding generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       schedule -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.sched.adb -f 
INFO-FLOW: Finish scheduling generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       bind -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.bind.adb -f 
INFO-FLOW: Finish binding generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generateMsgSchedule 
Execute       schedule -model generateMsgSchedule 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule.sched.adb -f 
INFO-FLOW: Finish scheduling generateMsgSchedule.
Execute       set_default_model generateMsgSchedule 
Execute       bind -model generateMsgSchedule 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule.bind.adb -f 
INFO-FLOW: Finish binding generateMsgSchedule.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       schedule -model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.sched.adb -f 
INFO-FLOW: Finish scheduling sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.
Execute       set_default_model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       bind -model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.bind.adb -f 
INFO-FLOW: Finish binding sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256Digest<256> 
Execute       schedule -model sha256Digest<256> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_s.sched.adb -f 
INFO-FLOW: Finish scheduling sha256Digest<256>.
Execute       set_default_model sha256Digest<256> 
Execute       bind -model sha256Digest<256> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_s.bind.adb -f 
INFO-FLOW: Finish binding sha256Digest<256>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_top<64, 256> 
Execute       schedule -model sha256_top<64, 256> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256_top_64_256_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256_top_64_256_s.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_top<64, 256>.
Execute       set_default_model sha256_top<64, 256> 
Execute       bind -model sha256_top<64, 256> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256_top_64_256_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256_top_64_256_s.bind.adb -f 
INFO-FLOW: Finish binding sha256_top<64, 256>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256<64> 
Execute       schedule -model sha256<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256_64_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling sha256<64>.
Execute       set_default_model sha256<64> 
Execute       bind -model sha256<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256_64_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256_64_s.bind.adb -f 
INFO-FLOW: Finish binding sha256<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_39_1 
Execute       schedule -model set_hash_stream_Pipeline_VITIS_LOOP_39_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_39_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_39_1.sched.adb -f 
INFO-FLOW: Finish scheduling set_hash_stream_Pipeline_VITIS_LOOP_39_1.
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_39_1 
Execute       bind -model set_hash_stream_Pipeline_VITIS_LOOP_39_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_39_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_39_1.bind.adb -f 
INFO-FLOW: Finish binding set_hash_stream_Pipeline_VITIS_LOOP_39_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_43_2 
Execute       schedule -model set_hash_stream_Pipeline_VITIS_LOOP_43_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_43_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_43_2.sched.adb -f 
INFO-FLOW: Finish scheduling set_hash_stream_Pipeline_VITIS_LOOP_43_2.
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_43_2 
Execute       bind -model set_hash_stream_Pipeline_VITIS_LOOP_43_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_43_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_43_2.bind.adb -f 
INFO-FLOW: Finish binding set_hash_stream_Pipeline_VITIS_LOOP_43_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_48_3 
Execute       schedule -model set_hash_stream_Pipeline_VITIS_LOOP_48_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_48_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_48_3.sched.adb -f 
INFO-FLOW: Finish scheduling set_hash_stream_Pipeline_VITIS_LOOP_48_3.
Execute       set_default_model set_hash_stream_Pipeline_VITIS_LOOP_48_3 
Execute       bind -model set_hash_stream_Pipeline_VITIS_LOOP_48_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_48_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream_Pipeline_VITIS_LOOP_48_3.bind.adb -f 
INFO-FLOW: Finish binding set_hash_stream_Pipeline_VITIS_LOOP_48_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model set_hash_stream 
Execute       schedule -model set_hash_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream.sched.adb -f 
INFO-FLOW: Finish scheduling set_hash_stream.
Execute       set_default_model set_hash_stream 
Execute       bind -model set_hash_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/set_hash_stream.bind.adb -f 
INFO-FLOW: Finish binding set_hash_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<float> 
Execute       schedule -model pow_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/pow_generic_float_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/pow_generic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<float>.
Execute       set_default_model pow_generic<float> 
Execute       bind -model pow_generic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/pow_generic_float_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/pow_generic_float_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_modf<double> 
Execute       schedule -model generic_modf<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generic_modf_double_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generic_modf_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_modf<double>.
Execute       set_default_model generic_modf<double> 
Execute       bind -model generic_modf<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generic_modf_double_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generic_modf_double_s.bind.adb -f 
INFO-FLOW: Finish binding generic_modf<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model logmap 
Execute       schedule -model logmap 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/logmap.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/logmap.sched.adb -f 
INFO-FLOW: Finish scheduling logmap.
Execute       set_default_model logmap 
Execute       bind -model logmap 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/logmap.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/logmap.bind.adb -f 
INFO-FLOW: Finish binding logmap.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_module 
Execute       schedule -model top_module 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.sched.adb -f 
INFO-FLOW: Finish scheduling top_module.
Execute       set_default_model top_module 
Execute       bind -model top_module 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.bind.adb -f 
INFO-FLOW: Finish binding top_module.
Execute       get_model_list top_module -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       rtl_gen_preprocess get_image_stream 
Execute       rtl_gen_preprocess preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       rtl_gen_preprocess preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       rtl_gen_preprocess preProcessing 
Execute       rtl_gen_preprocess dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       rtl_gen_preprocess dup_strm 
Execute       rtl_gen_preprocess generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       rtl_gen_preprocess generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       rtl_gen_preprocess generateMsgSchedule 
Execute       rtl_gen_preprocess sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       rtl_gen_preprocess sha256Digest<256> 
Execute       rtl_gen_preprocess sha256_top<64, 256> 
Execute       rtl_gen_preprocess sha256<64> 
Execute       rtl_gen_preprocess set_hash_stream_Pipeline_VITIS_LOOP_39_1 
Execute       rtl_gen_preprocess set_hash_stream_Pipeline_VITIS_LOOP_43_2 
Execute       rtl_gen_preprocess set_hash_stream_Pipeline_VITIS_LOOP_48_3 
Execute       rtl_gen_preprocess set_hash_stream 
Execute       rtl_gen_preprocess pow_generic<float> 
Execute       rtl_gen_preprocess generic_modf<double> 
Execute       rtl_gen_preprocess logmap 
Execute       rtl_gen_preprocess top_module 
INFO-FLOW: Model list for RTL generation: entry_proc get_image_stream_Pipeline_VITIS_LOOP_16_1 get_image_stream preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE preProcessing dup_strm_Pipeline_VITIS_LOOP_506_1 dup_strm generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 generateMsgSchedule sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS sha256Digest<256> {sha256_top<64, 256>} sha256<64> set_hash_stream_Pipeline_VITIS_LOOP_39_1 set_hash_stream_Pipeline_VITIS_LOOP_43_2 set_hash_stream_Pipeline_VITIS_LOOP_48_3 set_hash_stream pow_generic<float> generic_modf<double> logmap top_module
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model entry_proc -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model entry_proc -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model entry_proc -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model get_image_stream_Pipeline_VITIS_LOOP_16_1 -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream_Pipeline_VITIS_LOOP_16_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_image_stream_Pipeline_VITIS_LOOP_16_1 -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       gen_rtl get_image_stream_Pipeline_VITIS_LOOP_16_1 -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_get_image_stream_Pipeline_VITIS_LOOP_16_1 
Execute       syn_report -csynth -model get_image_stream_Pipeline_VITIS_LOOP_16_1 -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/get_image_stream_Pipeline_VITIS_LOOP_16_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model get_image_stream_Pipeline_VITIS_LOOP_16_1 -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/get_image_stream_Pipeline_VITIS_LOOP_16_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model get_image_stream_Pipeline_VITIS_LOOP_16_1 -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream_Pipeline_VITIS_LOOP_16_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model get_image_stream_Pipeline_VITIS_LOOP_16_1 -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream_Pipeline_VITIS_LOOP_16_1.adb 
Execute       db_write -model get_image_stream_Pipeline_VITIS_LOOP_16_1 -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info get_image_stream_Pipeline_VITIS_LOOP_16_1 -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream_Pipeline_VITIS_LOOP_16_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model get_image_stream -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_image_stream -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_get_image_stream 
Execute       gen_rtl get_image_stream -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_get_image_stream 
Execute       syn_report -csynth -model get_image_stream -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/get_image_stream_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model get_image_stream -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/get_image_stream_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model get_image_stream -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model get_image_stream -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream.adb 
Execute       db_write -model get_image_stream -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info get_image_stream -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/get_image_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       gen_rtl preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
Execute       syn_report -csynth -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.adb 
Execute       db_write -model preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.759 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       gen_rtl preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
Execute       syn_report -csynth -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.56 sec.
Execute       syn_report -rtlxml -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.27 sec.
Execute       syn_report -verbosereport -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.adb 
Command       db_write done; 0.28 sec.
Execute       db_write -model preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model preProcessing -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.766 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl preProcessing -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_preProcessing 
Execute       gen_rtl preProcessing -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_preProcessing 
Execute       syn_report -csynth -model preProcessing -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/preProcessing_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model preProcessing -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/preProcessing_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model preProcessing -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model preProcessing -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing.adb 
Execute       db_write -model preProcessing -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info preProcessing -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/preProcessing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dup_strm_Pipeline_VITIS_LOOP_506_1 -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm_Pipeline_VITIS_LOOP_506_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.768 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl dup_strm_Pipeline_VITIS_LOOP_506_1 -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       gen_rtl dup_strm_Pipeline_VITIS_LOOP_506_1 -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_dup_strm_Pipeline_VITIS_LOOP_506_1 
Execute       syn_report -csynth -model dup_strm_Pipeline_VITIS_LOOP_506_1 -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/dup_strm_Pipeline_VITIS_LOOP_506_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model dup_strm_Pipeline_VITIS_LOOP_506_1 -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/dup_strm_Pipeline_VITIS_LOOP_506_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model dup_strm_Pipeline_VITIS_LOOP_506_1 -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm_Pipeline_VITIS_LOOP_506_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model dup_strm_Pipeline_VITIS_LOOP_506_1 -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm_Pipeline_VITIS_LOOP_506_1.adb 
Execute       db_write -model dup_strm_Pipeline_VITIS_LOOP_506_1 -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dup_strm_Pipeline_VITIS_LOOP_506_1 -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm_Pipeline_VITIS_LOOP_506_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dup_strm -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.769 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl dup_strm -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_dup_strm 
Execute       gen_rtl dup_strm -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_dup_strm 
Execute       syn_report -csynth -model dup_strm -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/dup_strm_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model dup_strm -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/dup_strm_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model dup_strm -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model dup_strm -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm.adb 
Execute       db_write -model dup_strm -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dup_strm -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/dup_strm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.770 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       gen_rtl generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
Execute       syn_report -csynth -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.adb 
Execute       db_write -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.773 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       gen_rtl generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
Execute       syn_report -csynth -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.adb 
Execute       db_write -model generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generateMsgSchedule -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.776 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl generateMsgSchedule -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_generateMsgSchedule 
Execute       gen_rtl generateMsgSchedule -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_generateMsgSchedule 
Execute       syn_report -csynth -model generateMsgSchedule -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/generateMsgSchedule_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model generateMsgSchedule -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/generateMsgSchedule_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model generateMsgSchedule -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model generateMsgSchedule -f -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule.adb 
Execute       db_write -model generateMsgSchedule -bindview -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generateMsgSchedule -p /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/generateMsgSchedule 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.778 GB.
Execute       source /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS -style xilinx -f -lang vhdl -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/vhdl/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       gen_rtl sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS -style xilinx -f -lang vlog -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/verilog/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS 
Execute       syn_report -csynth -model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS -o /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS -o /home/arthur/MapaLogistico/chls/chls/solution1/.autopilot/db/sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
