# Embedded SW/SYS engineer 
### Senior Firmware Engineer at Delta Electronics with 3+ years of automotive electronics experience. Currently pursuing an M.S. in Embedded & Cyber-Physical Systems at UC Irvine.

[üóÇÔ∏è View my resume here](resume.md)  

M.S. Embedded & Cyber-Physical Systems Graduate Student, UC Irvine  
M.S. Mechanical Engineering, National Taiwan University  

---
## ü§ùLet's Connect<br>
[LinkedIn](https://www.linkedin.com/in/kevin-lee-253645167) | [GitHub](https://github.com/kevin-chengchihlee) | [‚úâÔ∏èkevin.chengchihlee@gmail.com](mailto:kevin.chengchihlee@gmail.com) | Irvine, CA  

---

## üöÄProjects
- **Range-Extended Hybrid Powertrain for MotorBike:**  
C|SIMULINK|STM32|CANBUS|dSPACE|<br>
Real-Time System|Automotive<br>
  *Energy Management Strategy development and VCU prototyping.*  
  [‚öôÔ∏èCheck for more detail](proj_vcu_ems.md)<br>  
  In this project, a hybrid-powertrain was proposed with the prototype made. I was responsible for the Energy-Management-Strategy design and development on a VCU prototype.  
The VCU Prototype with energy-management-strategy embedded SW and CANBUS.
![VCU Prototype](assets/proj_vcu_ems/VCU_proto.jpg)
 CiL test with dSpace through derive cycle and vehicle model.
![CiL for VCU Verification](assets/proj_vcu_ems/VCU_CiL.jpg)
Software StateChart & VCU in operation.   
<img src="assets/proj_vcu_ems/Chart-Flow.gif" width="50%"><img src="assets/proj_vcu_ems/VCU_operate.jpg" width="50%">

- **LightSwarm Network:**  
C|Python|ESP32|RaspberryPi|UDP|FreeRTOS|<br>
Real-Time System<br>  
  *IoT self-organizing network.*<br>
  [‚öôÔ∏èCheck for more detail](proj_lightswarm.md)<br>  
  In this project, a self-organizing LightSwarm is developped with communication through UDP. Multiple ESP32s are the swarm device and a RaspberryPi 5 as a master device for monitoring.  

- **Infineon Aurix EV Traction Inverter Embedded SW:**  
C|Python|InfineonAurix|dSPACE|ASPICE|HiL|<br>
Jenkins|VectorCAST|MISRA C<br>  
  Development of the Embedded SW of an EV Traction Inverter, including CPU load analysis and optimization. During this project, the automated verification pipeline was also established for saving ~85% labor per SW release.
