Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sat Dec 22 18:07:31 2018
| Host             : danmanPC running 64-bit unknown
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.006        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.856        |
| Device Static (W)        | 0.150        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.9         |
| Junction Temperature (C) | 48.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.037 |        4 |       --- |             --- |
| Slice Logic             |     0.127 |    78137 |       --- |             --- |
|   LUT as Logic          |     0.125 |    44327 |     53200 |           83.32 |
|   F7/F8 Muxes           |     0.001 |     3136 |     53200 |            5.89 |
|   Register              |     0.001 |    26488 |    106400 |           24.89 |
|   CARRY4                |    <0.001 |       18 |     13300 |            0.14 |
|   LUT as Shift Register |    <0.001 |       60 |     17400 |            0.34 |
|   Others                |     0.000 |      348 |       --- |             --- |
| Signals                 |     0.163 |    58881 |       --- |             --- |
| I/O                     |    <0.001 |        1 |       200 |            0.50 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.150 |          |           |                 |
| Total                   |     2.006 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.344 |       0.327 |      0.017 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.718 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_0      | clk_0                                                       |            40.0 |
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| design_1_wrapper                                 |     1.856 |
|   design_1_i                                     |     1.856 |
|     coproc_0                                     |     0.275 |
|       inst                                       |     0.275 |
|         qmaes                                    |     0.274 |
|           genblk1[0].aes_inst                    |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[10].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.002 |
|             sub1                                 |     0.002 |
|           genblk1[11].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[12].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[13].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[14].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[15].aes_inst                   |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[16].aes_inst                   |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[17].aes_inst                   |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[18].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.002 |
|             sub1                                 |     0.002 |
|           genblk1[19].aes_inst                   |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[1].aes_inst                    |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.002 |
|             sub1                                 |     0.002 |
|           genblk1[20].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[21].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.002 |
|             sub1                                 |     0.002 |
|           genblk1[22].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[23].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[24].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[25].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[26].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[27].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[28].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[29].aes_inst                   |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[2].aes_inst                    |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[30].aes_inst                   |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[31].aes_inst                   |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[3].aes_inst                    |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[4].aes_inst                    |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[5].aes_inst                    |     0.009 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[6].aes_inst                    |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[7].aes_inst                    |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[8].aes_inst                    |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.002 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|           genblk1[9].aes_inst                    |     0.008 |
|             ks1                                  |     0.001 |
|             mix1                                 |     0.003 |
|               w1                                 |     0.001 |
|             sbox1                                |     0.001 |
|             sub1                                 |     0.002 |
|     processing_system7_0                         |     1.537 |
|       inst                                       |     1.537 |
|     ps7_0_axi_periph                             |     0.005 |
|       s00_couplers                               |     0.005 |
|         auto_pc                                  |     0.005 |
|           inst                                   |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.005 |
|               RD.ar_channel_0                    |     0.002 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |     0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.001 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |    <0.001 |
|               WR.aw_channel_0                    |     0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     qmaxi_0                                      |     0.038 |
|       inst                                       |     0.038 |
|         quickmaffs_v1_0_S00_AXI_inst             |     0.038 |
|     rst_ps7_0_50M                                |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


