Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:58:15 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/rfifo/post_route_timing.rpt
| Design       : rfifo
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ram_addr/ram_reg_0/CLKARDCLK   q_reg[205]/D                   7.062         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[21]/D                    7.124         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[13]/D                    7.125         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[211]/D                   7.126         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[64]/D                    7.136         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[149]/D                   7.148         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[222]/D                   7.158         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[65]/D                    7.193         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[241]/D                   7.196         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[236]/D                   7.197         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[49]/D                    7.198         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[253]/D                   7.210         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[207]/D                   7.222         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[3]/D                     7.230         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[193]/D                   7.230         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[31]/D                    7.233         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[170]/D                   7.241         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[225]/D                   7.244         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[209]/D                   7.259         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[0]/D                     7.260         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[220]/D                   7.263         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[159]/D                   7.277         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[192]/D                   7.290         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[160]/D                   7.298         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[20]/D                    7.304         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[41]/D                    7.310         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[234]/D                   7.313         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[171]/D                   7.320         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[78]/D                    7.326         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[181]/D                   7.327         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[175]/D                   7.327         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[106]/D                   7.329         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[243]/D                   7.334         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[97]/D                    7.334         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[108]/D                   7.335         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[51]/D                    7.338         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[28]/D                    7.346         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[94]/D                    7.349         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[77]/D                    7.352         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[17]/D                    7.353         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[19]/D                    7.355         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[158]/D                   7.362         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[156]/D                   7.368         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[127]/D                   7.370         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[95]/D                    7.373         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[195]/D                   7.376         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[226]/D                   7.376         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[80]/D                    7.396         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[231]/D                   7.406         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[11]/D                    7.409         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[194]/D                   7.410         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[18]/D                    7.411         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[217]/D                   7.413         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[73]/D                    7.414         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[4]/D                     7.419         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[32]/D                    7.420         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[83]/D                    7.421         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[46]/D                    7.422         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[42]/D                    7.424         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[23]/D                    7.424         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[129]/D                   7.425         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[107]/D                   7.426         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[15]/D                    7.427         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[200]/D                   7.429         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[242]/D                   7.430         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[33]/D                    7.436         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[55]/D                    7.437         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[26]/D                    7.438         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[123]/D                   7.440         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[111]/D                   7.441         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[1]/D                     7.443         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[177]/D                   7.446         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[14]/D                    7.446         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[142]/D                   7.446         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[183]/D                   7.447         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[85]/D                    7.448         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[245]/D                   7.448         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[50]/D                    7.449         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[232]/D                   7.450         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[37]/D                    7.451         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[146]/D                   7.451         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[24]/D                    7.453         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[86]/D                    7.454         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[164]/D                   7.455         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[148]/D                   7.456         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[135]/D                   7.458         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[96]/D                    7.458         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[110]/D                   7.458         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[204]/D                   7.463         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[152]/D                   7.464         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[201]/D                   7.469         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[150]/D                   7.476         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[145]/D                   7.478         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[100]/D                   7.479         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[168]/D                   7.480         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[63]/D                    7.484         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[216]/D                   7.489         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[174]/D                   7.494         
ram_addr/ram_reg_1/CLKARDCLK   q_reg[125]/D                   7.502         
ram_addr/ram_reg_0/CLKARDCLK   q_reg[2]/D                     7.503         



