// Seed: 3938603602
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    output tri  id_3,
    output wand id_4,
    output wor  id_5
);
  wire id_7;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    input  wor  id_1,
    input  wor  id_2
);
  assign id_0 = id_2;
  module_0 modCall_1 (id_2);
  assign id_0 = id_1 >>> 1;
endmodule
module module_3 (
    output tri id_0,
    output tri id_1,
    input wire id_2,
    input wand id_3,
    input wor id_4,
    input tri0 id_5,
    input wor id_6,
    input tri id_7,
    output supply1 id_8,
    output wor id_9,
    input wand id_10,
    input wire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input supply1 id_16#(.id_30(id_21 == 1)),
    output tri1 id_17,
    output tri0 id_18
    , id_31,
    input tri1 id_19,
    input wand id_20,
    input wand id_21,
    input wor id_22,
    input supply1 id_23,
    input uwire id_24,
    input supply1 id_25,
    input tri id_26,
    input tri1 id_27,
    input supply1 id_28
);
  assign id_0 = 1 == {1'b0, 1};
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  id_32(
      .id_0(1'h0), .id_1(1)
  );
endmodule
