
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: link_design -top Top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.609 ; gain = 0.000 ; free physical = 1074 ; free virtual = 6703
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/xdc/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.523 ; gain = 0.000 ; free physical = 969 ; free virtual = 6599
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2805.555 ; gain = 64.031 ; free physical = 949 ; free virtual = 6579

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19643f66d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2848.367 ; gain = 42.812 ; free physical = 554 ; free virtual = 6199

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10bdd397b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3027.305 ; gain = 0.000 ; free physical = 379 ; free virtual = 6025
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 140b50042

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3027.305 ; gain = 0.000 ; free physical = 379 ; free virtual = 6025
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18b69309b

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3027.305 ; gain = 0.000 ; free physical = 379 ; free virtual = 6025
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18b69309b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3027.305 ; gain = 0.000 ; free physical = 379 ; free virtual = 6025
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18b69309b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3027.305 ; gain = 0.000 ; free physical = 379 ; free virtual = 6025
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18b69309b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3027.305 ; gain = 0.000 ; free physical = 379 ; free virtual = 6025
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3027.305 ; gain = 0.000 ; free physical = 379 ; free virtual = 6025
Ending Logic Optimization Task | Checksum: ee9bfa17

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3027.305 ; gain = 0.000 ; free physical = 379 ; free virtual = 6025

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 17 Total Ports: 100
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 13f799e08

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 353 ; free virtual = 5999
Ending Power Optimization Task | Checksum: 13f799e08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.289 ; gain = 357.984 ; free physical = 360 ; free virtual = 6006

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14d809499

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 364 ; free virtual = 6009
Ending Final Cleanup Task | Checksum: 14d809499

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 363 ; free virtual = 6008

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 363 ; free virtual = 6008
Ending Netlist Obfuscation Task | Checksum: 14d809499

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 363 ; free virtual = 6008
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3385.289 ; gain = 643.766 ; free physical = 363 ; free virtual = 6008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 361 ; free virtual = 6007
INFO: [Common 17-1381] The checkpoint '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/impl_1/Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mletemple/snap/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[14] (net: bitmap/ADDR[14]) which is driven by a register (idisplay_manager/idisplay_arena/cmt_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[14] (net: bitmap/ADDR[14]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[14] (net: bitmap/ADDR[14]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[14] (net: bitmap/ADDR[14]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[14] (net: bitmap/ADDR[14]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_arena/cmt_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_life/FSM_sequential_scurrent_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_life/FSM_sequential_scurrent_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_life/FSM_sequential_scurrent_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[10] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[8]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[11] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[9]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[12] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[10]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[13] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[11]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[2] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[0]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[3] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[1]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[4] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[2]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[5] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[3]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[6] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[4]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[7] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[5]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[8] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[6]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[9] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[7]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 280 ; free virtual = 5929
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d07a911e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 280 ; free virtual = 5929
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 280 ; free virtual = 5929

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1420f0fc2

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 309 ; free virtual = 5965

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a3f78e0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 323 ; free virtual = 5979

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a3f78e0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 323 ; free virtual = 5979
Phase 1 Placer Initialization | Checksum: 1a3f78e0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 323 ; free virtual = 5978

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aa5beaf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 322 ; free virtual = 5978

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e96c0529

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 322 ; free virtual = 5978

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e96c0529

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 322 ; free virtual = 5977

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 62 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 1, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 31 nets or LUTs. Breaked 5 LUTs, combined 26 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 290 ; free virtual = 5946

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |             26  |                    31  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |             26  |                    31  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 25f9367d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 290 ; free virtual = 5946
Phase 2.4 Global Placement Core | Checksum: 1e6568293

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 290 ; free virtual = 5946
Phase 2 Global Placement | Checksum: 1e6568293

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 290 ; free virtual = 5946

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19f68d266

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 289 ; free virtual = 5946

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eeba0b94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 289 ; free virtual = 5945

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f6d33ebd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 288 ; free virtual = 5944

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10c71ac85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 288 ; free virtual = 5944

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1845f65c3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 289 ; free virtual = 5945

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15e88df06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 288 ; free virtual = 5944

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18fca2536

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 288 ; free virtual = 5944

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1786acfee

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 288 ; free virtual = 5944

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16473cd2d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 289 ; free virtual = 5945
Phase 3 Detail Placement | Checksum: 16473cd2d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 289 ; free virtual = 5945

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13ac2e1f1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.410 | TNS=-504.496 |
Phase 1 Physical Synthesis Initialization | Checksum: 1161e49cc

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 288 ; free virtual = 5944
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15276e9a3

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 288 ; free virtual = 5944
Phase 4.1.1.1 BUFG Insertion | Checksum: 13ac2e1f1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 288 ; free virtual = 5944

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.564. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 180ab271e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 286 ; free virtual = 5944

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944
Phase 4.1 Post Commit Optimization | Checksum: 180ab271e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180ab271e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 180ab271e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944
Phase 4.3 Placer Reporting | Checksum: 180ab271e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2020bf4b0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944
Ending Placer Task | Checksum: 13a8f80dc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 287 ; free virtual = 5944
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 312 ; free virtual = 5970
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 306 ; free virtual = 5967
INFO: [Common 17-1381] The checkpoint '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/impl_1/Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 302 ; free virtual = 5960
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 308 ; free virtual = 5966
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.90s |  WALL: 0.34s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 277 ; free virtual = 5936

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.564 | TNS=-391.383 |
Phase 1 Physical Synthesis Initialization | Checksum: bc91006c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 278 ; free virtual = 5937
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.564 | TNS=-391.383 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: bc91006c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 278 ; free virtual = 5937

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.564 | TNS=-391.383 |
INFO: [Physopt 32-702] Processed net bitmap/screen_reg_0_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.559 | TNS=-390.343 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[7].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_59
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.555 | TNS=-389.511 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-385.975 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.480 | TNS=-374.295 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[8].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_58
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.457 | TNS=-369.879 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.363 | TNS=-353.687 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_1.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.342 | TNS=-352.696 |
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[1]. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_16_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.339 | TNS=-346.664 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[6].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_60
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.320 | TNS=-344.088 |
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[11]. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_6_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.316 | TNS=-340.120 |
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[4]. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_13_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.304 | TNS=-336.008 |
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[5]. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_12_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.295 | TNS=-334.200 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[5].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_61
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.287 | TNS=-331.496 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_36_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_36
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_36_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[3].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_63
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_36_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_36_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.254 | TNS=-327.800 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.239 | TNS=-324.888 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_66
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.228 | TNS=-324.472 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.226 | TNS=-318.184 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.173 | TNS=-312.744 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_1
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.165 | TNS=-312.232 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_comp
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[10].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_56
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_comp_1.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.133 | TNS=-310.936 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[9].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_57
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_30_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.133 | TNS=-310.456 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.118 | TNS=-308.664 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1.  Re-placed instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_2
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.117 | TNS=-308.344 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.108 | TNS=-307.224 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_2
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.107 | TNS=-305.186 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[1].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_65
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.097 | TNS=-297.406 |
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_23_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_23
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.096 | TNS=-276.948 |
INFO: [Physopt 32-81] Processed net idisplay_manager/igest_diplay/Q[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net idisplay_manager/igest_diplay/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.046 | TNS=-276.164 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_2
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79_n_0.  Re-placed instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.037 | TNS=-276.072 |
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_comp_1.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.982 | TNS=-273.048 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0_repN.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_comp
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.980 | TNS=-269.512 |
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.950 | TNS=-249.248 |
INFO: [Physopt 32-81] Processed net idisplay_manager/igest_diplay/Q[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net idisplay_manager/igest_diplay/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.936 | TNS=-249.032 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN_1. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.926 | TNS=-247.752 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_74_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-245.008 |
INFO: [Physopt 32-663] Processed net igame_logic/position_convertisor/Q[1].  Re-placed instance igame_logic/position_convertisor/FSM_sequential_current_state_reg[1]
INFO: [Physopt 32-735] Processed net igame_logic/position_convertisor/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.904 | TNS=-244.936 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.891 | TNS=-243.272 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_75_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.880 | TNS=-241.864 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.876 | TNS=-240.180 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79_n_0.  Re-placed instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.859 | TNS=-240.008 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.844 | TNS=-239.104 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_92_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.844 | TNS=-239.104 |
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.838 | TNS=-222.114 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_91_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.834 | TNS=-222.042 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_life/irom_life/data_rom[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[8].  Re-placed instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_58_comp
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.789 | TNS=-221.232 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/ADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_15
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/ADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.776 | TNS=-214.404 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_comp_1
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.769 | TNS=-204.590 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[15].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_2
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_life/irom_life/cmt_addr_disp_reg[14].  Re-placed instance idisplay_manager/idisplay_life/irom_life/screen_reg_0_0_i_21
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_life/irom_life/cmt_addr_disp_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.660 | TNS=-200.597 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_comp
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.622 | TNS=-197.205 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_28_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_28
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-194.949 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_66
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80_n_0.  Re-placed instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.593 | TNS=-194.351 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.554 | TNS=-181.077 |
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_77_n_0.  Re-placed instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_77
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_77_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.553 | TNS=-160.906 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN.  Re-placed instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.547 | TNS=-160.490 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_15
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.531 | TNS=-159.834 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[9].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_8
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.519 | TNS=-159.306 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[12].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_5
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.506 | TNS=-158.842 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_15
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.506 | TNS=-158.842 |
Phase 3 Critical Path Optimization | Checksum: bc91006c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:12 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 263 ; free virtual = 5932

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.506 | TNS=-158.842 |
INFO: [Physopt 32-702] Processed net bitmap/screen_reg_0_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.498 | TNS=-157.966 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_comp
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0_repN.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_comp
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34_comp
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_n_0_repN. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_35_comp_1.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.486 | TNS=-155.826 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_66
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_5.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.447 | TNS=-145.796 |
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/data_rom[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_comp_1
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_comp_1
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.393 | TNS=-144.830 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_comp_1
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0_repN_1.  Re-placed instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_comp_1
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.393 | TNS=-144.490 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/ADDR[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[15].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_2
INFO: [Physopt 32-710] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[14]. Critical path length was reduced through logic transformation on cell idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_3_comp.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.363 | TNS=-138.360 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79
INFO: [Physopt 32-81] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_79_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.362 | TNS=-138.332 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78
INFO: [Physopt 32-81] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.356 | TNS=-136.946 |
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/ADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_15
INFO: [Physopt 32-572] Net idisplay_manager/idisplay_letter/irom_letters/ADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_2_n_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0.  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0].  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_66
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/cmt_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_5
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0.  Did not re-place instance idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2].  Did not re-place instance idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_15
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_letter/irom_letters/ADDR[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_2_n_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.356 | TNS=-136.946 |
Phase 4 Critical Path Optimization | Checksum: bc91006c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 263 ; free virtual = 5931
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 263 ; free virtual = 5931
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.356 | TNS=-136.946 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.208  |        254.437  |           10  |              0  |                    65  |           0  |           2  |  00:00:17  |
|  Total          |          1.208  |        254.437  |           10  |              0  |                    65  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 263 ; free virtual = 5931
Ending Physical Synthesis Task | Checksum: 145435cc5

Time (s): cpu = 00:01:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 263 ; free virtual = 5931
INFO: [Common 17-83] Releasing license: Implementation
469 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 263 ; free virtual = 5932
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 259 ; free virtual = 5931
INFO: [Common 17-1381] The checkpoint '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/impl_1/Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bcddd541 ConstDB: 0 ShapeSum: 39a8b50 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8681dd36

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 128 ; free virtual = 5798
Post Restoration Checksum: NetGraph: 2d49223 NumContArr: 83ad4b13 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8681dd36

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 129 ; free virtual = 5799

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8681dd36

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 5810

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8681dd36

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 5810
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a25afbd1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 150 ; free virtual = 5756
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.303 | TNS=-101.807| WHS=-0.172 | THS=-14.296|

Phase 2 Router Initialization | Checksum: d878e614

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 147 ; free virtual = 5752

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00422161 %
  Global Horizontal Routing Utilization  = 0.00511509 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1507
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1483
  Number of Partially Routed Nets     = 24
  Number of Node Overlaps             = 62


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d878e614

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.289 ; gain = 0.000 ; free physical = 136 ; free virtual = 5741
Phase 3 Initial Routing | Checksum: 1a00d35c3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3388.266 ; gain = 2.977 ; free physical = 209 ; free virtual = 5666

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.782 | TNS=-181.699| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b8206705

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 3388.266 ; gain = 2.977 ; free physical = 217 ; free virtual = 5677

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.698 | TNS=-166.208| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d207ecd0

Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 3388.266 ; gain = 2.977 ; free physical = 214 ; free virtual = 5676

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.604 | TNS=-143.955| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18a3efce0

Time (s): cpu = 00:02:00 ; elapsed = 00:01:25 . Memory (MB): peak = 3388.266 ; gain = 2.977 ; free physical = 213 ; free virtual = 5675

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.929 | TNS=-175.045| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: fd1d57cd

Time (s): cpu = 00:02:23 ; elapsed = 00:01:47 . Memory (MB): peak = 3388.266 ; gain = 2.977 ; free physical = 224 ; free virtual = 5688
Phase 4 Rip-up And Reroute | Checksum: fd1d57cd

Time (s): cpu = 00:02:23 ; elapsed = 00:01:47 . Memory (MB): peak = 3388.266 ; gain = 2.977 ; free physical = 224 ; free virtual = 5688

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c6185b34

Time (s): cpu = 00:02:24 ; elapsed = 00:01:47 . Memory (MB): peak = 3388.266 ; gain = 2.977 ; free physical = 224 ; free virtual = 5688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.604 | TNS=-142.086| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f3d8328b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:49 . Memory (MB): peak = 3409.266 ; gain = 23.977 ; free physical = 238 ; free virtual = 5685

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f3d8328b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:49 . Memory (MB): peak = 3409.266 ; gain = 23.977 ; free physical = 238 ; free virtual = 5685
Phase 5 Delay and Skew Optimization | Checksum: 1f3d8328b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:49 . Memory (MB): peak = 3409.266 ; gain = 23.977 ; free physical = 238 ; free virtual = 5685

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2161481f2

Time (s): cpu = 00:02:36 ; elapsed = 00:01:49 . Memory (MB): peak = 3409.266 ; gain = 23.977 ; free physical = 238 ; free virtual = 5685
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.590 | TNS=-134.071| WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2161481f2

Time (s): cpu = 00:02:36 ; elapsed = 00:01:49 . Memory (MB): peak = 3409.266 ; gain = 23.977 ; free physical = 238 ; free virtual = 5685
Phase 6 Post Hold Fix | Checksum: 2161481f2

Time (s): cpu = 00:02:36 ; elapsed = 00:01:49 . Memory (MB): peak = 3409.266 ; gain = 23.977 ; free physical = 238 ; free virtual = 5685

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.680507 %
  Global Horizontal Routing Utilization  = 0.443805 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 199ba3c3c

Time (s): cpu = 00:02:36 ; elapsed = 00:01:49 . Memory (MB): peak = 3409.266 ; gain = 23.977 ; free physical = 238 ; free virtual = 5685

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 199ba3c3c

Time (s): cpu = 00:02:36 ; elapsed = 00:01:49 . Memory (MB): peak = 3409.266 ; gain = 23.977 ; free physical = 238 ; free virtual = 5685

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cf63e941

Time (s): cpu = 00:02:36 ; elapsed = 00:01:49 . Memory (MB): peak = 3441.281 ; gain = 55.992 ; free physical = 238 ; free virtual = 5685

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.590 | TNS=-134.071| WHS=0.094  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: cf63e941

Time (s): cpu = 00:02:37 ; elapsed = 00:01:49 . Memory (MB): peak = 3441.281 ; gain = 55.992 ; free physical = 234 ; free virtual = 5680
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:37 ; elapsed = 00:01:49 . Memory (MB): peak = 3441.281 ; gain = 55.992 ; free physical = 286 ; free virtual = 5733

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
489 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:40 ; elapsed = 00:01:50 . Memory (MB): peak = 3441.281 ; gain = 55.992 ; free physical = 286 ; free virtual = 5733
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3441.281 ; gain = 0.000 ; free physical = 284 ; free virtual = 5735
INFO: [Common 17-1381] The checkpoint '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/impl_1/Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
501 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/atk_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin igame_logic/fsm/atk_reg[1]_i_2/O, cell igame_logic/fsm/atk_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/enable1_008_out is a gated clock net sourced by a combinational pin igame_logic/fsm/enable1_00_reg_i_1/O, cell igame_logic/fsm/enable1_00_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/enable1_017_out is a gated clock net sourced by a combinational pin igame_logic/fsm/enable1_01_reg_i_1/O, cell igame_logic/fsm/enable1_01_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/enable1_115_out is a gated clock net sourced by a combinational pin igame_logic/fsm/enable1_11_reg_i_1/O, cell igame_logic/fsm/enable1_11_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/enable2_004_out is a gated clock net sourced by a combinational pin igame_logic/fsm/enable2_00_reg_i_1/O, cell igame_logic/fsm/enable2_00_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/enable2_013_out is a gated clock net sourced by a combinational pin igame_logic/fsm/enable2_01_reg_i_1/O, cell igame_logic/fsm/enable2_01_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/enable2_102_out is a gated clock net sourced by a combinational pin igame_logic/fsm/enable2_10_reg_i_1/O, cell igame_logic/fsm/enable2_10_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/enable2_111_out is a gated clock net sourced by a combinational pin igame_logic/fsm/enable2_11_reg_i_1/O, cell igame_logic/fsm/enable2_11_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/enable_reg_i_1_n_0 is a gated clock net sourced by a combinational pin igame_logic/fsm/enable_reg_i_1/O, cell igame_logic/fsm/enable_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/newturn_reg_i_1_n_0 is a gated clock net sourced by a combinational pin igame_logic/fsm/newturn_reg_i_1/O, cell igame_logic/fsm/newturn_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/player_id_reg_1 is a gated clock net sourced by a combinational pin igame_logic/fsm/enable1_10_reg_i_1/O, cell igame_logic/fsm/enable1_10_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/player_id_reg_i_2_n_0 is a gated clock net sourced by a combinational pin igame_logic/fsm/player_id_reg_i_2/O, cell igame_logic/fsm/player_id_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/poke1_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin igame_logic/fsm/poke1_reg[1]_i_2/O, cell igame_logic/fsm/poke1_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/poke2_reg[1]_i_1_n_0 is a gated clock net sourced by a combinational pin igame_logic/fsm/poke2_reg[1]_i_1/O, cell igame_logic/fsm/poke2_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net igame_logic/fsm/stab2__0 is a gated clock net sourced by a combinational pin igame_logic/fsm/stab2_reg_i_2/O, cell igame_logic/fsm/stab2_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[14] (net: bitmap/ADDR[14]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_arena/cmt_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_letter/cmt_vector_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_life/FSM_sequential_scurrent_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_life/FSM_sequential_scurrent_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/idisplay_life/FSM_sequential_scurrent_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[2]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[2]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[4]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bitmap/screen_reg_0_0 has an input control pin bitmap/screen_reg_0_0/ADDRARDADDR[15] (net: bitmap/ADDR[15]) which is driven by a register (idisplay_manager/igest_diplay/FSM_sequential_scurrent_reg[4]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[10] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[8]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[11] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[9]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[12] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[10]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[13] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[11]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[2] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[0]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[3] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[1]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[4] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[2]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[5] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[3]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[6] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[4]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[7] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[5]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[8] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[6]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ADDRARDADDR[9] (net: idisplay_manager/idisplay_life/irom_life/ADDRARDADDR[7]) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg has an input control pin idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg/ENARDEN (net: idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg_i_1_n_0) which is driven by a register (idisplay_manager/idisplay_life/cmt_addr_rom_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 57 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jan 12 16:11:26 2023. For additional details about this file, please refer to the WebTalk help file at /home/mletemple/snap/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3662.918 ; gain = 197.621 ; free physical = 420 ; free virtual = 5664
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 16:11:26 2023...
