============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.15-s086_1
  Generated on:           Oct 09 2024  09:39:54 pm
  Module:                 conv_standard
  Library domain:         timing_cond_0p81v_125c
    Domain index:         0
    Technology library:   tcbn28hpcplusbwp30p140ssg0p81v125c 110
  Operating conditions:   ssg0p81v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances       10  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances          10  100.00                     93.44  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops               185   95.85                     96.58  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops            185   95.85                         -  
 Total Ungated Flip-flops            8    4.15                         -  
 Enable not found                    4   50.00                         -  
 Register bank width too small       4   50.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  193  100.00                         -  
--------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     193        193      185 (95.85%) 8 (4.15%)   
-------------------------------------------------------


