Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 09:11:14 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.069        0.000                      0                 1532        0.023        0.000                      0                 1532       48.750        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              76.069        0.000                      0                 1528        0.023        0.000                      0                 1528       48.750        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.745        0.000                      0                    4        1.462        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       76.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.652ns  (logic 3.716ns (15.711%)  route 19.936ns (84.289%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.892    28.795    sm/accel_edge_n_0
    SLICE_X57Y53         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDRE (Setup_fdre_C_CE)      -0.205   104.865    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.865    
                         arrival time                         -28.795    
  -------------------------------------------------------------------
                         slack                                 76.069    

Slack (MET) :             76.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.652ns  (logic 3.716ns (15.711%)  route 19.936ns (84.289%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.892    28.795    sm/accel_edge_n_0
    SLICE_X57Y53         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDRE (Setup_fdre_C_CE)      -0.205   104.865    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.865    
                         arrival time                         -28.795    
  -------------------------------------------------------------------
                         slack                                 76.069    

Slack (MET) :             76.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.652ns  (logic 3.716ns (15.711%)  route 19.936ns (84.289%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.892    28.795    sm/accel_edge_n_0
    SLICE_X57Y53         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y53         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDSE (Setup_fdse_C_CE)      -0.205   104.865    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                        104.865    
                         arrival time                         -28.795    
  -------------------------------------------------------------------
                         slack                                 76.069    

Slack (MET) :             76.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.583ns  (logic 3.716ns (15.757%)  route 19.867ns (84.243%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.823    28.726    sm/accel_edge_n_0
    SLICE_X54Y52         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y52         FDRE (Setup_fdre_C_CE)      -0.169   104.901    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.901    
                         arrival time                         -28.726    
  -------------------------------------------------------------------
                         slack                                 76.175    

Slack (MET) :             76.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.583ns  (logic 3.716ns (15.757%)  route 19.867ns (84.243%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.823    28.726    sm/accel_edge_n_0
    SLICE_X54Y52         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y52         FDRE (Setup_fdre_C_CE)      -0.169   104.901    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.901    
                         arrival time                         -28.726    
  -------------------------------------------------------------------
                         slack                                 76.175    

Slack (MET) :             76.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.583ns  (logic 3.716ns (15.757%)  route 19.867ns (84.243%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.823    28.726    sm/accel_edge_n_0
    SLICE_X54Y52         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y52         FDRE (Setup_fdre_C_CE)      -0.169   104.901    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        104.901    
                         arrival time                         -28.726    
  -------------------------------------------------------------------
                         slack                                 76.175    

Slack (MET) :             76.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.583ns  (logic 3.716ns (15.757%)  route 19.867ns (84.243%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.823    28.726    sm/accel_edge_n_0
    SLICE_X54Y52         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y52         FDRE (Setup_fdre_C_CE)      -0.169   104.901    sm/D_states_q_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                        104.901    
                         arrival time                         -28.726    
  -------------------------------------------------------------------
                         slack                                 76.175    

Slack (MET) :             76.193ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.999ns  (logic 3.318ns (14.426%)  route 19.681ns (85.574%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I2_O)        0.124    21.295 r  sm/D_registers_q[7][22]_i_5/O
                         net (fo=2, routed)           1.134    22.430    sm/D_registers_q[7][22]_i_5_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.124    22.554 r  sm/D_registers_q[7][0]_i_44/O
                         net (fo=2, routed)           0.414    22.968    sm/D_registers_q[7][0]_i_44_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    23.092 r  sm/D_registers_q[7][0]_i_21/O
                         net (fo=1, routed)           0.403    23.494    sm/D_registers_q[7][0]_i_21_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.618 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.409    24.027    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.151 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.606    24.757    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.881 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=9, routed)           1.512    26.393    sm/M_alum_out[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I2_O)        0.124    26.517 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.873    27.390    sm/brams/override_address[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I2_O)        0.152    27.542 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.601    28.142    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.482   104.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   104.335    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.335    
                         arrival time                         -28.142    
  -------------------------------------------------------------------
                         slack                                 76.193    

Slack (MET) :             76.268ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.490ns  (logic 3.716ns (15.820%)  route 19.774ns (84.180%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.730    28.633    sm/accel_edge_n_0
    SLICE_X54Y51         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X54Y51         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y51         FDSE (Setup_fdse_C_CE)      -0.169   104.901    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.901    
                         arrival time                         -28.633    
  -------------------------------------------------------------------
                         slack                                 76.268    

Slack (MET) :             76.294ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.463ns  (logic 3.716ns (15.838%)  route 19.747ns (84.162%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[3]/Q
                         net (fo=333, routed)         3.989     9.588    sm/Q[2]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.738 r  sm/D_registers_q[7][24]_i_43/O
                         net (fo=1, routed)           0.452    10.191    sm/D_registers_q[7][24]_i_43_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.328    10.519 f  sm/D_registers_q[7][24]_i_27/O
                         net (fo=1, routed)           0.162    10.681    sm/D_registers_q[7][24]_i_27_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  sm/D_registers_q[7][24]_i_10/O
                         net (fo=34, routed)          1.282    12.087    sm/M_sm_bsel[2]
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.211 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=80, routed)          2.243    14.454    sm/D_states_q_reg[6]_rep__1_0[3]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124    14.578 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=2, routed)           1.412    15.990    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.351    16.465    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.589 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.461    17.050    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.174 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.158    17.332    sm/D_registers_q[7][22]_i_32_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.456 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.601    18.057    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.181 f  sm/D_registers_q[7][22]_i_32/O
                         net (fo=1, routed)           0.816    18.997    sm/D_registers_q[7][22]_i_32_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.121 r  sm/D_registers_q[7][22]_i_30/O
                         net (fo=2, routed)           0.603    19.724    sm/D_registers_q[7][22]_i_30_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.124    19.848 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    20.247    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.800    21.171    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.152    21.323 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.580    21.904    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I0_O)        0.320    22.224 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=4, routed)           0.468    22.692    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.326    23.018 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.661    23.679    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.803 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.775    24.578    sm/M_alum_out[26]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.702 f  sm/D_states_q[7]_i_49/O
                         net (fo=4, routed)           1.039    25.741    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    25.865 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.991    26.856    sm/D_states_q[7]_i_29_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.980 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.799    27.779    sm/accel_edge/D_states_q_reg[2]_rep__1_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    27.903 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.703    28.606    sm/accel_edge_n_0
    SLICE_X56Y53         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X56Y53         FDRE (Setup_fdre_C_CE)      -0.169   104.901    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        104.901    
                         arrival time                         -28.606    
  -------------------------------------------------------------------
                         slack                                 76.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.879    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.879    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.879    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.879    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.596     1.540    gamecounter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.830    gamecounter/D_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  gamecounter/D_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.986    gamecounter/D_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  gamecounter/D_ctr_q_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.039    gamecounter/D_ctr_q_reg[12]_i_1__2_n_7
    SLICE_X64Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.864     2.054    gamecounter/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    gamecounter/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.899    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.801    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.899    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.801    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.899    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.801    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.899    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.801    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.596     1.540    gamecounter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.830    gamecounter/D_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  gamecounter/D_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.986    gamecounter/D_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.052 r  gamecounter/D_ctr_q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.052    gamecounter/D_ctr_q_reg[12]_i_1__2_n_5
    SLICE_X64Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.864     2.054    gamecounter/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    gamecounter/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y63   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y66   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y67   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.745ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.994ns (20.355%)  route 3.889ns (79.645%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.662 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=90, routed)          1.976     7.638    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.148     7.786 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.209     8.995    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.328     9.323 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.704    10.027    fifo_reset_cond/AS[0]
    SLICE_X63Y62         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.505   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y62         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X63Y62         FDPE (Recov_fdpe_C_PRE)     -0.359   104.773    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.773    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 94.745    

Slack (MET) :             94.745ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.994ns (20.355%)  route 3.889ns (79.645%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.662 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=90, routed)          1.976     7.638    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.148     7.786 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.209     8.995    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.328     9.323 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.704    10.027    fifo_reset_cond/AS[0]
    SLICE_X63Y62         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.505   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y62         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X63Y62         FDPE (Recov_fdpe_C_PRE)     -0.359   104.773    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.773    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 94.745    

Slack (MET) :             94.745ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.994ns (20.355%)  route 3.889ns (79.645%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.662 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=90, routed)          1.976     7.638    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.148     7.786 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.209     8.995    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.328     9.323 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.704    10.027    fifo_reset_cond/AS[0]
    SLICE_X63Y62         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.505   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y62         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X63Y62         FDPE (Recov_fdpe_C_PRE)     -0.359   104.773    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.773    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 94.745    

Slack (MET) :             94.745ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.994ns (20.355%)  route 3.889ns (79.645%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.662 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=90, routed)          1.976     7.638    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.148     7.786 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.209     8.995    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.328     9.323 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.704    10.027    fifo_reset_cond/AS[0]
    SLICE_X63Y62         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.505   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y62         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X63Y62         FDPE (Recov_fdpe_C_PRE)     -0.359   104.773    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.773    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 94.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.246ns (17.242%)  route 1.181ns (82.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X56Y53         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDSE (Prop_fdse_C_Q)         0.148     1.658 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=115, routed)         0.934     2.592    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.098     2.690 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.246     2.937    fifo_reset_cond/AS[0]
    SLICE_X63Y62         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.859     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y62         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X63Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.475    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.246ns (17.242%)  route 1.181ns (82.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X56Y53         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDSE (Prop_fdse_C_Q)         0.148     1.658 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=115, routed)         0.934     2.592    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.098     2.690 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.246     2.937    fifo_reset_cond/AS[0]
    SLICE_X63Y62         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.859     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y62         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X63Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.475    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.246ns (17.242%)  route 1.181ns (82.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X56Y53         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDSE (Prop_fdse_C_Q)         0.148     1.658 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=115, routed)         0.934     2.592    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.098     2.690 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.246     2.937    fifo_reset_cond/AS[0]
    SLICE_X63Y62         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.859     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y62         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X63Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.475    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.246ns (17.242%)  route 1.181ns (82.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X56Y53         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDSE (Prop_fdse_C_Q)         0.148     1.658 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=115, routed)         0.934     2.592    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.098     2.690 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.246     2.937    fifo_reset_cond/AS[0]
    SLICE_X63Y62         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.859     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y62         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X63Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.475    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  1.462    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.028ns  (logic 11.913ns (33.064%)  route 24.116ns (66.936%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.459     7.008    L_reg/M_sm_pbc[9]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.299     7.307 r  L_reg/L_6f8962f4_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.032     8.339    L_reg/L_6f8962f4_remainder0_carry_i_21__0_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  L_reg/L_6f8962f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.262     9.726    L_reg/L_6f8962f4_remainder0_carry_i_17__0_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     9.878 f  L_reg/L_6f8962f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.546    L_reg/L_6f8962f4_remainder0_carry_i_19__0_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.360    10.906 r  L_reg/L_6f8962f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.645    11.551    L_reg/L_6f8962f4_remainder0_carry_i_10__0_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I1_O)        0.326    11.877 r  L_reg/L_6f8962f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.877    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.427 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.427    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.740 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.877    13.617    L_reg/L_6f8962f4_remainder0_1[7]
    SLICE_X45Y61         LUT5 (Prop_lut5_I2_O)        0.306    13.923 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    15.086    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.210 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.831    16.041    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.017    17.182    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.152    17.334 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.011    18.345    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.354    18.699 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.561    19.260    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.332    19.592 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.529    20.121    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.641 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.641    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.758 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.997 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.275    22.272    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.301    22.573 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.006    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.130 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.729    23.859    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.983 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.055    25.038    L_reg/i__carry_i_13__1_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.152    25.190 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    26.041    L_reg/i__carry_i_23__1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.373 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.468    26.841    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.991 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.810    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.326    28.136 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.136    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.686 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.686    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.800 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.800    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.914 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.914    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.136 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.970    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.269 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.731    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.004    32.127    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.251 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.059    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    33.183 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.025    34.208    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.152    34.360 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.029    37.389    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    41.158 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.158    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.935ns  (logic 11.848ns (32.970%)  route 24.088ns (67.030%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.459     7.008    L_reg/M_sm_pbc[9]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.299     7.307 r  L_reg/L_6f8962f4_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.032     8.339    L_reg/L_6f8962f4_remainder0_carry_i_21__0_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  L_reg/L_6f8962f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.262     9.726    L_reg/L_6f8962f4_remainder0_carry_i_17__0_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     9.878 f  L_reg/L_6f8962f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.546    L_reg/L_6f8962f4_remainder0_carry_i_19__0_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.360    10.906 r  L_reg/L_6f8962f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.645    11.551    L_reg/L_6f8962f4_remainder0_carry_i_10__0_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I1_O)        0.326    11.877 r  L_reg/L_6f8962f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.877    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.427 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.427    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.740 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.877    13.617    L_reg/L_6f8962f4_remainder0_1[7]
    SLICE_X45Y61         LUT5 (Prop_lut5_I2_O)        0.306    13.923 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    15.086    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.210 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.831    16.041    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.017    17.182    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.152    17.334 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.011    18.345    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.354    18.699 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.561    19.260    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.332    19.592 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.529    20.121    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.641 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.641    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.758 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.997 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.275    22.272    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.301    22.573 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.006    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.130 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.729    23.859    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.983 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.055    25.038    L_reg/i__carry_i_13__1_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.152    25.190 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    26.041    L_reg/i__carry_i_23__1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.373 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.468    26.841    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.991 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.810    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.326    28.136 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.136    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.686 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.686    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.800 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.800    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.914 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.914    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.136 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.970    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.269 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.731    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.004    32.127    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.251 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.059    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    33.183 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.033    34.216    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.146    34.362 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.993    37.355    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.065 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.065    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.808ns  (logic 11.659ns (32.559%)  route 24.149ns (67.441%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.459     7.008    L_reg/M_sm_pbc[9]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.299     7.307 r  L_reg/L_6f8962f4_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.032     8.339    L_reg/L_6f8962f4_remainder0_carry_i_21__0_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  L_reg/L_6f8962f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.262     9.726    L_reg/L_6f8962f4_remainder0_carry_i_17__0_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     9.878 f  L_reg/L_6f8962f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.546    L_reg/L_6f8962f4_remainder0_carry_i_19__0_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.360    10.906 r  L_reg/L_6f8962f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.645    11.551    L_reg/L_6f8962f4_remainder0_carry_i_10__0_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I1_O)        0.326    11.877 r  L_reg/L_6f8962f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.877    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.427 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.427    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.740 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.877    13.617    L_reg/L_6f8962f4_remainder0_1[7]
    SLICE_X45Y61         LUT5 (Prop_lut5_I2_O)        0.306    13.923 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    15.086    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.210 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.831    16.041    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.017    17.182    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.152    17.334 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.011    18.345    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.354    18.699 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.561    19.260    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.332    19.592 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.529    20.121    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.641 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.641    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.758 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.997 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.275    22.272    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.301    22.573 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.006    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.130 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.729    23.859    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.983 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.055    25.038    L_reg/i__carry_i_13__1_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.152    25.190 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    26.041    L_reg/i__carry_i_23__1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.373 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.468    26.841    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.991 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.810    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.326    28.136 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.136    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.686 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.686    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.800 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.800    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.914 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.914    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.136 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.970    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.269 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.731    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.004    32.127    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.251 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.059    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    33.183 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.033    34.216    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I3_O)        0.124    34.340 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.055    37.394    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.938 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.938    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.615ns  (logic 11.660ns (32.739%)  route 23.955ns (67.261%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.459     7.008    L_reg/M_sm_pbc[9]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.299     7.307 r  L_reg/L_6f8962f4_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.032     8.339    L_reg/L_6f8962f4_remainder0_carry_i_21__0_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  L_reg/L_6f8962f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.262     9.726    L_reg/L_6f8962f4_remainder0_carry_i_17__0_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     9.878 f  L_reg/L_6f8962f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.546    L_reg/L_6f8962f4_remainder0_carry_i_19__0_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.360    10.906 r  L_reg/L_6f8962f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.645    11.551    L_reg/L_6f8962f4_remainder0_carry_i_10__0_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I1_O)        0.326    11.877 r  L_reg/L_6f8962f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.877    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.427 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.427    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.740 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.877    13.617    L_reg/L_6f8962f4_remainder0_1[7]
    SLICE_X45Y61         LUT5 (Prop_lut5_I2_O)        0.306    13.923 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    15.086    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.210 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.831    16.041    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.017    17.182    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.152    17.334 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.011    18.345    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.354    18.699 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.561    19.260    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.332    19.592 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.529    20.121    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.641 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.641    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.758 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.997 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.275    22.272    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.301    22.573 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.006    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.130 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.729    23.859    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.983 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.055    25.038    L_reg/i__carry_i_13__1_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.152    25.190 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    26.041    L_reg/i__carry_i_23__1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.373 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.468    26.841    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.991 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.810    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.326    28.136 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.136    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.686 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.686    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.800 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.800    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.914 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.914    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.136 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.970    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.269 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.731    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.123 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.327    31.450    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.574 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.030    32.604    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.728 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.152    33.880    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I0_O)        0.124    34.004 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.196    37.200    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.745 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.745    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.330ns  (logic 11.436ns (32.370%)  route 23.894ns (67.630%))
  Logic Levels:           34  (CARRY4=9 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.516     7.163    L_reg/M_sm_pac[8]
    SLICE_X43Y64         LUT2 (Prop_lut2_I0_O)        0.152     7.315 r  L_reg/L_6f8962f4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.116    L_reg/L_6f8962f4_remainder0_carry_i_26_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.326     8.442 f  L_reg/L_6f8962f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.742     9.183    L_reg/L_6f8962f4_remainder0_carry_i_13_n_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.307 f  L_reg/L_6f8962f4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.689     9.997    L_reg/L_6f8962f4_remainder0_carry_i_15_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.124    10.121 r  L_reg/L_6f8962f4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.833    10.954    L_reg/L_6f8962f4_remainder0_carry_i_8_n_0
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.150    11.104 r  L_reg/L_6f8962f4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.682    11.786    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X41Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    12.375 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.375    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.489    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.728 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.074    13.802    L_reg/L_6f8962f4_remainder0[10]
    SLICE_X40Y65         LUT5 (Prop_lut5_I0_O)        0.302    14.104 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.837    14.941    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.065 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.686    15.751    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.875 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.729    16.604    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.148    16.752 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.825    17.577    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y63         LUT4 (Prop_lut4_I3_O)        0.328    17.905 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.821    18.726    L_reg/i__carry__0_i_11_n_0
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.124    18.850 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.016    19.866    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.990 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.990    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.388 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.388    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.722 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    21.699    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.303    22.002 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    22.797    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X34Y63         LUT5 (Prop_lut5_I0_O)        0.124    22.921 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.958    23.880    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y64         LUT2 (Prop_lut2_I0_O)        0.149    24.029 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.487    24.515    L_reg/i__carry_i_13_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.325    24.840 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.952    25.792    L_reg/i__carry_i_23_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.348    26.140 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.594    26.734    L_reg/i__carry_i_13_n_0
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.150    26.884 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.360    27.244    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.332    27.576 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.576    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.126 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.126    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.240    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.354    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.576 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.397    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.696 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.140    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.264 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    30.919    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.043 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    31.708    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124    31.832 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.849    32.681    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.124    32.805 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.086    36.891    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.459 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.459    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.322ns  (logic 11.629ns (32.923%)  route 23.693ns (67.077%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.459     7.008    L_reg/M_sm_pbc[9]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.299     7.307 r  L_reg/L_6f8962f4_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.032     8.339    L_reg/L_6f8962f4_remainder0_carry_i_21__0_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  L_reg/L_6f8962f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.262     9.726    L_reg/L_6f8962f4_remainder0_carry_i_17__0_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     9.878 f  L_reg/L_6f8962f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.546    L_reg/L_6f8962f4_remainder0_carry_i_19__0_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.360    10.906 r  L_reg/L_6f8962f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.645    11.551    L_reg/L_6f8962f4_remainder0_carry_i_10__0_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I1_O)        0.326    11.877 r  L_reg/L_6f8962f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.877    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.427 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.427    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.740 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.877    13.617    L_reg/L_6f8962f4_remainder0_1[7]
    SLICE_X45Y61         LUT5 (Prop_lut5_I2_O)        0.306    13.923 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    15.086    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.210 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.831    16.041    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.017    17.182    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.152    17.334 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.011    18.345    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.354    18.699 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.561    19.260    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.332    19.592 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.529    20.121    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.641 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.641    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.758 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.997 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.275    22.272    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.301    22.573 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.006    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.130 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.729    23.859    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.983 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.055    25.038    L_reg/i__carry_i_13__1_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.152    25.190 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    26.041    L_reg/i__carry_i_23__1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.373 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.468    26.841    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.991 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.810    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.326    28.136 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.136    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.686 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.686    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.800 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.800    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.914 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.914    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.136 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.970    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.269 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.731    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.004    32.127    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.251 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.059    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    33.183 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.025    34.208    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I0_O)        0.124    34.332 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.606    36.938    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.452 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.452    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.211ns  (logic 11.845ns (33.641%)  route 23.365ns (66.359%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.459     7.008    L_reg/M_sm_pbc[9]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.299     7.307 r  L_reg/L_6f8962f4_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.032     8.339    L_reg/L_6f8962f4_remainder0_carry_i_21__0_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  L_reg/L_6f8962f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.262     9.726    L_reg/L_6f8962f4_remainder0_carry_i_17__0_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     9.878 f  L_reg/L_6f8962f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.546    L_reg/L_6f8962f4_remainder0_carry_i_19__0_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.360    10.906 r  L_reg/L_6f8962f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.645    11.551    L_reg/L_6f8962f4_remainder0_carry_i_10__0_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I1_O)        0.326    11.877 r  L_reg/L_6f8962f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.877    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.427 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.427    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.740 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.877    13.617    L_reg/L_6f8962f4_remainder0_1[7]
    SLICE_X45Y61         LUT5 (Prop_lut5_I2_O)        0.306    13.923 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    15.086    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.210 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.831    16.041    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.017    17.182    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.152    17.334 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.011    18.345    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.354    18.699 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.561    19.260    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.332    19.592 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.529    20.121    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.641 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.641    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.758 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.997 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.275    22.272    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.301    22.573 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.006    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.130 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.729    23.859    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.983 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.055    25.038    L_reg/i__carry_i_13__1_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.152    25.190 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    26.041    L_reg/i__carry_i_23__1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.373 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.468    26.841    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.991 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.810    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.326    28.136 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.136    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.686 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.686    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.800 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.800    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.914 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.914    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.136 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.970    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.269 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.731    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.327    31.450    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.574 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.030    32.604    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.728 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.152    33.880    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I0_O)        0.153    34.033 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.606    36.639    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.341 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.341    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.136ns  (logic 11.625ns (33.086%)  route 23.511ns (66.915%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.459     7.008    L_reg/M_sm_pbc[9]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.299     7.307 r  L_reg/L_6f8962f4_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.032     8.339    L_reg/L_6f8962f4_remainder0_carry_i_21__0_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  L_reg/L_6f8962f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.262     9.726    L_reg/L_6f8962f4_remainder0_carry_i_17__0_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     9.878 f  L_reg/L_6f8962f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.546    L_reg/L_6f8962f4_remainder0_carry_i_19__0_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.360    10.906 r  L_reg/L_6f8962f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.645    11.551    L_reg/L_6f8962f4_remainder0_carry_i_10__0_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I1_O)        0.326    11.877 r  L_reg/L_6f8962f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.877    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.427 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.427    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.740 f  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.877    13.617    L_reg/L_6f8962f4_remainder0_1[7]
    SLICE_X45Y61         LUT5 (Prop_lut5_I2_O)        0.306    13.923 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    15.086    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.210 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.831    16.041    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.017    17.182    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.152    17.334 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.011    18.345    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.354    18.699 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.561    19.260    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.332    19.592 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.529    20.121    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.641 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.641    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.758 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.997 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.275    22.272    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.301    22.573 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.006    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.130 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.729    23.859    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.983 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.055    25.038    L_reg/i__carry_i_13__1_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.152    25.190 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    26.041    L_reg/i__carry_i_23__1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.373 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.468    26.841    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.991 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.810    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.326    28.136 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.136    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.686 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.686    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.800 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.800    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.914 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.914    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.136 r  bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.970    bseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.269 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.731    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.123 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.327    31.450    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.574 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.030    32.604    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.728 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.169    33.897    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.124    34.021 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.735    36.756    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.266 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.266    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.068ns  (logic 12.060ns (34.390%)  route 23.009ns (65.610%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=20, routed)          1.916     7.503    L_reg/M_sm_timer[4]
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124     7.627 r  L_reg/L_6f8962f4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.297    L_reg/L_6f8962f4_remainder0_carry__1_i_8__1_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.421 f  L_reg/L_6f8962f4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.327     9.748    L_reg/L_6f8962f4_remainder0_carry__1_i_7__1_n_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I2_O)        0.152     9.900 f  L_reg/L_6f8962f4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.582    L_reg/L_6f8962f4_remainder0_carry_i_20__1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.360    10.942 r  L_reg/L_6f8962f4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    11.716    L_reg/L_6f8962f4_remainder0_carry_i_10__1_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I1_O)        0.326    12.042 r  L_reg/L_6f8962f4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.042    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.592    timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.926 r  timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.904    13.831    L_reg/L_6f8962f4_remainder0_3[5]
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.303    14.134 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.029    15.162    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.286 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.492    15.779    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I3_O)        0.150    15.929 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.993    16.921    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.354    17.275 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.828    18.103    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.354    18.457 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.130    19.587    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.326    19.913 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.502    20.415    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.935 r  timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.935    timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.052 r  timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.052    timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.367 r  timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.641    22.008    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.307    22.315 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.798    23.113    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.237 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.543    23.780    timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.904 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.900    24.805    L_reg/i__carry_i_13__3_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.150    24.955 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.806    25.761    L_reg/i__carry_i_23__3_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.326    26.087 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.845    26.932    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I1_O)        0.150    27.082 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.442    27.524    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.326    27.850 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.850    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.400    timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.514    timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.827 f  timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.455    timerseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y69         LUT6 (Prop_lut6_I0_O)        0.306    29.761 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.024    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    30.148 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.957    31.105    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I1_O)        0.124    31.229 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.952    32.181    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.305 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.206    33.511    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.152    33.663 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.779    36.443    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.199 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.199    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.879ns  (logic 11.674ns (33.469%)  route 23.205ns (66.531%))
  Logic Levels:           34  (CARRY4=9 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.516     7.163    L_reg/M_sm_pac[8]
    SLICE_X43Y64         LUT2 (Prop_lut2_I0_O)        0.152     7.315 r  L_reg/L_6f8962f4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.116    L_reg/L_6f8962f4_remainder0_carry_i_26_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.326     8.442 f  L_reg/L_6f8962f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.742     9.183    L_reg/L_6f8962f4_remainder0_carry_i_13_n_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.307 f  L_reg/L_6f8962f4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.689     9.997    L_reg/L_6f8962f4_remainder0_carry_i_15_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.124    10.121 r  L_reg/L_6f8962f4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.833    10.954    L_reg/L_6f8962f4_remainder0_carry_i_8_n_0
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.150    11.104 r  L_reg/L_6f8962f4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.682    11.786    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X41Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    12.375 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.375    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.489    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.728 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.074    13.802    L_reg/L_6f8962f4_remainder0[10]
    SLICE_X40Y65         LUT5 (Prop_lut5_I0_O)        0.302    14.104 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.837    14.941    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.065 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.686    15.751    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.875 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.729    16.604    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.148    16.752 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.825    17.577    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y63         LUT4 (Prop_lut4_I3_O)        0.328    17.905 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.821    18.726    L_reg/i__carry__0_i_11_n_0
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.124    18.850 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.016    19.866    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.990 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.990    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.388 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.388    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.722 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    21.699    L_reg/L_6f8962f4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.303    22.002 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    22.797    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X34Y63         LUT5 (Prop_lut5_I0_O)        0.124    22.921 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.958    23.880    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y64         LUT2 (Prop_lut2_I0_O)        0.149    24.029 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.487    24.515    L_reg/i__carry_i_13_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.325    24.840 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.952    25.792    L_reg/i__carry_i_23_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.348    26.140 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.594    26.734    L_reg/i__carry_i_13_n_0
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.150    26.884 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.360    27.244    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.332    27.576 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.576    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.126 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.126    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.240    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.354    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.576 r  aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.397    aseg_driver/decimal_renderer/L_6f8962f4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.696 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.140    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.264 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    30.919    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.043 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    31.708    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124    31.832 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.849    32.681    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.150    32.831 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.397    36.228    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.008 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.008    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.363ns (82.378%)  route 0.292ns (17.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.292     1.967    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.190 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.190    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.409ns (78.929%)  route 0.376ns (21.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.376     2.039    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.319 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.319    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.367ns (75.541%)  route 0.443ns (24.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.443     2.118    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.344 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.344    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.404ns (77.446%)  route 0.409ns (22.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.409     2.072    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.348 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.396ns (70.363%)  route 0.588ns (29.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDPE (Prop_fdpe_C_Q)         0.164     1.692 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.588     2.280    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.512 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.512    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_452777418[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.482ns (71.781%)  route 0.582ns (28.219%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.588     1.532    forLoop_idx_0_452777418[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_452777418[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.148     1.680 r  forLoop_idx_0_452777418[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.793    forLoop_idx_0_452777418[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X64Y66         LUT6 (Prop_lut6_I1_O)        0.099     1.892 r  forLoop_idx_0_452777418[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.469     2.361    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.596 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.596    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_452777418[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.415ns (68.112%)  route 0.663ns (31.888%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.596     1.540    forLoop_idx_0_452777418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_452777418[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_452777418[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.827    forLoop_idx_0_452777418[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  forLoop_idx_0_452777418[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.517     2.388    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.618 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.618    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.350ns (63.718%)  route 0.768ns (36.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.768     2.415    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.624 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.383ns (61.608%)  route 0.862ns (38.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.862     2.508    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.749 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.749    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.373ns (60.916%)  route 0.881ns (39.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.881     2.528    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.760 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.760    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1915630167[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.488ns (27.598%)  route 3.902ns (72.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.902     5.390    forLoop_idx_0_1915630167[3].cond_butt_dirs/sync/D[0]
    SLICE_X62Y73         FDRE                                         r  forLoop_idx_0_1915630167[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494     4.898    forLoop_idx_0_1915630167[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  forLoop_idx_0_1915630167[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1915630167[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 1.502ns (28.279%)  route 3.810ns (71.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.810     5.312    forLoop_idx_0_1915630167[0].cond_butt_dirs/sync/D[0]
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_1915630167[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494     4.898    forLoop_idx_0_1915630167[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_1915630167[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.490ns (31.576%)  route 3.228ns (68.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.228     4.718    forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y45         FDRE                                         r  forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.518     4.923    forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.272ns  (logic 1.500ns (35.110%)  route 2.772ns (64.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.772     4.272    forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/D[0]
    SLICE_X48Y47         FDRE                                         r  forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.452     4.857    forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.493ns (38.857%)  route 2.350ns (61.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.350     3.843    cond_butt_next_play/sync/D[0]
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.496ns (44.662%)  route 1.853ns (55.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.853     3.349    reset_cond/AS[0]
    SLICE_X65Y70         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y70         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.496ns (44.662%)  route 1.853ns (55.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.853     3.349    reset_cond/AS[0]
    SLICE_X64Y70         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.496ns (44.662%)  route 1.853ns (55.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.853     3.349    reset_cond/AS[0]
    SLICE_X64Y70         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.496ns (44.662%)  route 1.853ns (55.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.853     3.349    reset_cond/AS[0]
    SLICE_X64Y70         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.496ns (44.662%)  route 1.853ns (55.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.853     3.349    reset_cond/AS[0]
    SLICE_X64Y70         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_452777418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.236ns (40.450%)  route 0.347ns (59.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.347     0.583    forLoop_idx_0_452777418[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y68         FDRE                                         r  forLoop_idx_0_452777418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.854     2.044    forLoop_idx_0_452777418[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  forLoop_idx_0_452777418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_452777418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.230ns (29.476%)  route 0.550ns (70.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.550     0.780    forLoop_idx_0_452777418[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y49         FDRE                                         r  forLoop_idx_0_452777418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.867     2.057    forLoop_idx_0_452777418[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  forLoop_idx_0_452777418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.263ns (25.574%)  route 0.766ns (74.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.766     1.029    reset_cond/AS[0]
    SLICE_X65Y70         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y70         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.263ns (25.574%)  route 0.766ns (74.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.766     1.029    reset_cond/AS[0]
    SLICE_X64Y70         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.263ns (25.574%)  route 0.766ns (74.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.766     1.029    reset_cond/AS[0]
    SLICE_X64Y70         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.263ns (25.574%)  route 0.766ns (74.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.766     1.029    reset_cond/AS[0]
    SLICE_X64Y70         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.263ns (25.574%)  route 0.766ns (74.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.766     1.029    reset_cond/AS[0]
    SLICE_X64Y70         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y70         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.261ns (21.141%)  route 0.974ns (78.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.974     1.235    cond_butt_next_play/sync/D[0]
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.863     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.268ns (17.377%)  route 1.272ns (82.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.272     1.540    forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/D[0]
    SLICE_X48Y47         FDRE                                         r  forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.837     2.027    forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  forLoop_idx_0_1915630167[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.257ns (14.656%)  route 1.499ns (85.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.499     1.757    forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y45         FDRE                                         r  forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.864     2.054    forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  forLoop_idx_0_1915630167[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





