// Seed: 1094613366
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7
);
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    id_12,
    output wor id_2,
    output tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input supply0 id_9,
    input wand id_10
);
  wor id_13 = id_4, id_14, id_15, id_16;
  xor primCall (id_0, id_16, id_14, id_7, id_15, id_12, id_10, id_1);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_15,
      id_5,
      id_1,
      id_1,
      id_8,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
