{
  "Top": "myip_v1_0_HLS",
  "RtlTop": "myip_v1_0_HLS",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "S_AXIS": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXIS_wLAST",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    },
    "M_AXIS": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXIS_wLAST",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "42801",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myip_v1_0_HLS",
    "Version": "1.0",
    "DisplayName": "Myip_v1_0_hls",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/myip_v1_0_HLS.cpp"],
    "Vhdl": [
      "impl\/vhdl\/exp_generic_doublbkb.vhd",
      "impl\/vhdl\/exp_generic_doublcud.vhd",
      "impl\/vhdl\/exp_generic_doubldEe.vhd",
      "impl\/vhdl\/exp_generic_double_s.vhd",
      "impl\/vhdl\/generic_tanh_double_s.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_bias1.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_bias2.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_bias3.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_dadfYi.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_dcmibs.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_ddihbi.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_dmug8j.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_fadmb6.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_fmuncg.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_fpepcA.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_fptocq.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_input.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_maceOg.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_v.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_v3.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weijbC.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weikbM.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weilbW.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/myip_v1_0_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/exp_generic_doublbkb.v",
      "impl\/verilog\/exp_generic_doublbkb_rom.dat",
      "impl\/verilog\/exp_generic_doublcud.v",
      "impl\/verilog\/exp_generic_doublcud_rom.dat",
      "impl\/verilog\/exp_generic_doubldEe.v",
      "impl\/verilog\/exp_generic_doubldEe_rom.dat",
      "impl\/verilog\/exp_generic_double_s.v",
      "impl\/verilog\/generic_tanh_double_s.v",
      "impl\/verilog\/myip_v1_0_HLS_bias1.v",
      "impl\/verilog\/myip_v1_0_HLS_bias1_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_bias2.v",
      "impl\/verilog\/myip_v1_0_HLS_bias2_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_bias3.v",
      "impl\/verilog\/myip_v1_0_HLS_bias3_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_dadfYi.v",
      "impl\/verilog\/myip_v1_0_HLS_dcmibs.v",
      "impl\/verilog\/myip_v1_0_HLS_ddihbi.v",
      "impl\/verilog\/myip_v1_0_HLS_dmug8j.v",
      "impl\/verilog\/myip_v1_0_HLS_fadmb6.v",
      "impl\/verilog\/myip_v1_0_HLS_fmuncg.v",
      "impl\/verilog\/myip_v1_0_HLS_fpepcA.v",
      "impl\/verilog\/myip_v1_0_HLS_fptocq.v",
      "impl\/verilog\/myip_v1_0_HLS_input.v",
      "impl\/verilog\/myip_v1_0_HLS_maceOg.v",
      "impl\/verilog\/myip_v1_0_HLS_v.v",
      "impl\/verilog\/myip_v1_0_HLS_v3.v",
      "impl\/verilog\/myip_v1_0_HLS_weijbC.v",
      "impl\/verilog\/myip_v1_0_HLS_weijbC_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weikbM.v",
      "impl\/verilog\/myip_v1_0_HLS_weikbM_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weilbW.v",
      "impl\/verilog\/myip_v1_0_HLS_weilbW_rom.dat",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/myip_v1_0_HLS.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/myip_v1_0_HLS_ap_dadddsub_3_full_dsp_64_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_ddiv_20_no_dsp_64_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_dmul_3_max_dsp_64_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_fmul_1_max_dsp_32_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_fptrunc_0_no_dsp_64_ip.tcl"
    ],
    "DesignXml": "D:\/CG4002\/cg4002\/solution1\/.autopilot\/db\/myip_v1_0_HLS.design.xml",
    "DebugDir": "D:\/CG4002\/cg4002\/solution1\/.debug",
    "ProtoInst": ["D:\/CG4002\/cg4002\/solution1\/.debug\/myip_v1_0_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "myip_v1_0_HLS_ap_dadddsub_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name myip_v1_0_HLS_ap_dadddsub_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name myip_v1_0_HLS_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_ddiv_20_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name myip_v1_0_HLS_ap_ddiv_20_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_dmul_3_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name myip_v1_0_HLS_ap_dmul_3_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myip_v1_0_HLS_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_fmul_1_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myip_v1_0_HLS_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name myip_v1_0_HLS_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myip_v1_0_HLS_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "S_AXIS M_AXIS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "M_AXIS": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "M_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "S_AXIS": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "S_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "S_AXIS_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "S_AXIS_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "M_AXIS_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myip_v1_0_HLS",
      "Instances": [{
          "ModuleName": "generic_tanh_double_s",
          "InstanceName": "grp_generic_tanh_double_s_fu_447",
          "Instances": [{
              "ModuleName": "exp_generic_double_s",
              "InstanceName": "grp_exp_generic_double_s_fu_87"
            }]
        }]
    },
    "Info": {
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myip_v1_0_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.655"
        },
        "Area": {
          "BRAM_18K": "7",
          "DSP48E": "24",
          "FF": "1011",
          "LUT": "2723",
          "URAM": "0"
        }
      },
      "generic_tanh_double_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "19",
          "LatencyWorst": "50",
          "PipelineIIMin": "1",
          "PipelineIIMax": "50",
          "PipelineII": "1 ~ 50",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.327"
        },
        "Area": {
          "BRAM_18K": "7",
          "DSP48E": "38",
          "FF": "4816",
          "LUT": "8097",
          "URAM": "0"
        }
      },
      "myip_v1_0_HLS": {
        "Latency": {
          "LatencyBest": "42801",
          "LatencyAvg": "44601",
          "LatencyWorst": "47701",
          "PipelineIIMin": "42802",
          "PipelineIIMax": "47702",
          "PipelineII": "42802 ~ 47702",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.327"
        },
        "Loops": [
          {
            "Name": "myip_v1_0_HLS_for1",
            "TripCount": "36",
            "Latency": "36",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "myip_v1_0_HLS_for2",
            "TripCount": "50",
            "LatencyMin": "16850",
            "LatencyMax": "19300",
            "Latency": "16850 ~ 19300",
            "PipelineII": "",
            "PipelineDepthMin": "337",
            "PipelineDepthMax": "386",
            "PipelineDepth": "337 ~ 386",
            "Loops": [{
                "Name": "myip_v1_0_HLS_for2.1",
                "TripCount": "36",
                "Latency": "324",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "myip_v1_0_HLS_for3",
            "TripCount": "50",
            "LatencyMin": "23150",
            "LatencyMax": "25600",
            "Latency": "23150 ~ 25600",
            "PipelineII": "",
            "PipelineDepthMin": "463",
            "PipelineDepthMax": "512",
            "PipelineDepth": "463 ~ 512",
            "Loops": [{
                "Name": "myip_v1_0_HLS_for3.1",
                "TripCount": "50",
                "Latency": "450",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "myip_v1_0_HLS_for4",
            "TripCount": "6",
            "Latency": "2742",
            "PipelineII": "",
            "PipelineDepth": "457",
            "Loops": [{
                "Name": "myip_v1_0_HLS_for4.1",
                "TripCount": "50",
                "Latency": "450",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "myip_v1_0_HLS_for5",
            "TripCount": "6",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "24",
          "DSP48E": "43",
          "FF": "6223",
          "LUT": "9562",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myip_v1_0_HLS",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-09-13 00:38:41 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
