<profile>

<section name = "Vitis HLS Report for 'pyr_dense_optical_flow_accel'" level="0">
<item name = "Date">Thu Mar 25 15:00:09 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">pyr_dense_optical_flow_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 5.522 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2071, 2165438, 13.807 us, 14.437 ms, 2064, 2165431, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0">densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_s, 2063, 2165430, 13.754 us, 14.437 ms, 2063, 2165430, none</column>
<column name="Array2xfMat_32_3_1080_1920_1_U0">Array2xfMat_32_3_1080_1920_1_s, 79, 2073678, 0.527 us, 13.825 ms, 79, 2073678, none</column>
<column name="Array2xfMat_32_0_1080_1920_1_25_U0">Array2xfMat_32_0_1080_1920_1_25, 79, 2073678, 0.527 us, 13.825 ms, 79, 2073678, none</column>
<column name="Array2xfMat_32_0_1080_1920_1_U0">Array2xfMat_32_0_1080_1920_1_s, 79, 2073678, 0.527 us, 13.825 ms, 79, 2073678, none</column>
<column name="xfMat2Array_32_3_1080_1920_1_U0">xfMat2Array_32_3_1080_1920_1_s, 8, 2073676, 53.336 ns, 13.825 ms, 8, 2073676, none</column>
<column name="Block_split2_proc66_U0">Block_split2_proc66, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 68, -</column>
<column name="FIFO">10, -, 2632, 1588, -</column>
<column name="Instance">221, 100, 35651, 65847, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">37, 5, 8, 29, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Array2xfMat_32_0_1080_1920_1_25_U0">Array2xfMat_32_0_1080_1920_1_25, 0, 5, 2004, 3460, 0</column>
<column name="Array2xfMat_32_0_1080_1920_1_U0">Array2xfMat_32_0_1080_1920_1_s, 0, 5, 1940, 3424, 0</column>
<column name="Array2xfMat_32_3_1080_1920_1_U0">Array2xfMat_32_3_1080_1920_1_s, 0, 5, 2045, 3938, 0</column>
<column name="Block_split2_proc66_U0">Block_split2_proc66, 0, 0, 67, 182, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 772, 1320, 0</column>
<column name="densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0">densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_s, 213, 79, 24943, 48621, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 2, 0, 512, 580, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 2, 0, 512, 580, 0</column>
<column name="gmem3_m_axi_U">gmem3_m_axi, 2, 0, 512, 580, 0</column>
<column name="gmem4_m_axi_U">gmem4_m_axi, 2, 0, 512, 580, 0</column>
<column name="xfMat2Array_32_3_1080_1920_1_U0">xfMat2Array_32_3_1080_1920_1_s, 0, 6, 1832, 2582, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="current_img_mat_cols_c18_U">0, 99, 0, -, 2, 32, 64</column>
<column name="current_img_mat_cols_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="current_img_mat_data_U">1, 163, 0, -, 1920, 8, 15360</column>
<column name="current_img_mat_rows_c17_U">0, 99, 0, -, 2, 32, 64</column>
<column name="current_img_mat_rows_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="init_flag_c_U">0, 99, 0, -, 3, 32, 96</column>
<column name="level_c_U">0, 99, 0, -, 3, 32, 96</column>
<column name="next_img_mat_cols_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="next_img_mat_data_U">1, 163, 0, -, 1920, 8, 15360</column>
<column name="next_img_mat_rows_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="p_current_img_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="p_next_image_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="p_streamFlowin_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="p_streamFlowout_c_U">0, 99, 0, -, 4, 64, 256</column>
<column name="scale_in_c_U">0, 99, 0, -, 3, 32, 96</column>
<column name="scale_up_flag_c_U">0, 99, 0, -, 3, 32, 96</column>
<column name="streamFlowin_mat_cols_c16_U">0, 99, 0, -, 3, 32, 96</column>
<column name="streamFlowin_mat_cols_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="streamFlowin_mat_data_U">4, 163, 0, -, 1920, 32, 61440</column>
<column name="streamFlowin_mat_rows_c15_U">0, 99, 0, -, 3, 32, 96</column>
<column name="streamFlowin_mat_rows_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="streamFlowout_mat_cols_c_U">0, 99, 0, -, 4, 32, 128</column>
<column name="streamFlowout_mat_data_U">4, 163, 0, -, 1920, 32, 61440</column>
<column name="streamFlowout_mat_rows_c_U">0, 99, 0, -, 4, 32, 128</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Array2xfMat_32_0_1080_1920_1_25_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Array2xfMat_32_3_1080_1920_1_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Block_split2_proc66_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Array2xfMat_32_0_1080_1920_1_25_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Array2xfMat_32_0_1080_1920_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Array2xfMat_32_3_1080_1920_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_split2_proc66_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_split2_proc66_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_split2_proc66_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_next_img_mat_cols_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_next_img_mat_rows_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Array2xfMat_32_0_1080_1920_1_25_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Array2xfMat_32_3_1080_1920_1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_split2_proc66_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_next_img_mat_cols_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_next_img_mat_rows_channel">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Array2xfMat_32_0_1080_1920_1_25_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Array2xfMat_32_3_1080_1920_1_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Block_split2_proc66_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Array2xfMat_32_0_1080_1920_1_25_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Array2xfMat_32_3_1080_1920_1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_split2_proc66_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_next_img_mat_cols_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_next_img_mat_rows_channel">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Array2xfMat_32_0_1080_1920_1_25_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Array2xfMat_32_3_1080_1920_1_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Block_split2_proc66_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_Array2xfMat_32_0_1080_1920_1_25_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Array2xfMat_32_3_1080_1920_1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_split2_proc66_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_next_img_mat_cols_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_next_img_mat_rows_channel">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, pyr_dense_optical_flow_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, pyr_dense_optical_flow_accel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, pyr_dense_optical_flow_accel, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem4_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WDATA">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WSTRB">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RDATA">in, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BUSER">in, 1, m_axi, gmem4, pointer</column>
</table>
</item>
</section>
</profile>
