#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep 26 14:51:23 2021
# Process ID: 3324
# Current directory: C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1
# Command line: vivado.exe -log uBlaze_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uBlaze_wrapper.tcl
# Log file: C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/uBlaze_wrapper.vds
# Journal file: C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uBlaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/ip_repo_git'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.cache/ip 
Command: synth_design -top uBlaze_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 845.016 ; gain = 177.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uBlaze_wrapper' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/hdl/uBlaze_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'uBlaze' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1213]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_axi_gpio_0_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_axi_gpio_0_0' (2#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_axi_iic_0_1' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_axi_iic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_axi_iic_0_1' (3#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_axi_iic_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'uBlaze_axi_iic_0_1' has 27 connections declared, but only 26 given [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1461]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_axi_uartlite_0_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_axi_uartlite_0_0' (4#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_clk_wiz_0_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_clk_wiz_0_0' (5#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'uBlaze_clk_wiz_0_0' has 4 connections declared, but only 3 given [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1511]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_logicDMF_0_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_logicDMF_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_logicDMF_0_0' (6#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_logicDMF_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_mdm_1_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_mdm_1_0' (7#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_microblaze_0_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_microblaze_0_0' (8#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_microblaze_0_axi_intc_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_microblaze_0_axi_intc_0' (9#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_microblaze_0_axi_periph_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1833]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_FBB4YA' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_FBB4YA' (10#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_16JS5DV' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_16JS5DV' (11#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1CZONU9' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1CZONU9' (12#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_8LEMU8' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_8LEMU8' (13#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1QZG505' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1QZG505' (14#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_LH7R2C' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_LH7R2C' (15#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:686]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7GLZ7' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1066]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7GLZ7' (16#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1066]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_xbar_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_xbar_0' (17#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_microblaze_0_axi_periph_0' (18#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1833]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_126LSC0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:832]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_dlmb_bram_if_cntlr_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_dlmb_bram_if_cntlr_0' (19#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_dlmb_v10_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_dlmb_v10_0' (20#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'uBlaze_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:978]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_ilmb_bram_if_cntlr_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_ilmb_bram_if_cntlr_0' (21#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_ilmb_v10_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_ilmb_v10_0' (22#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'uBlaze_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1024]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_lmb_bram_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_lmb_bram_0' (23#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'uBlaze_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1049]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_126LSC0' (24#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:832]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_microblaze_0_xlconcat_0' [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_microblaze_0_xlconcat_0/synth/uBlaze_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (25#1) [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_microblaze_0_xlconcat_0' (26#1) [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_microblaze_0_xlconcat_0/synth/uBlaze_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'uBlaze_rst_sys_clock_100M_0' [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_rst_sys_clock_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_rst_sys_clock_100M_0' (27#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/.Xil/Vivado-3324-DESKTOP-D13TGPE/realtime/uBlaze_rst_sys_clock_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_sys_clock_100M' of module 'uBlaze_rst_sys_clock_100M_0' has 10 connections declared, but only 8 given [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1822]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze' (28#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/synth/uBlaze.v:1213]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_wrapper' (29#1) [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/hdl/uBlaze_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_7GLZ7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7GLZ7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7GLZ7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7GLZ7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_LH7R2C has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_LH7R2C has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_LH7R2C has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_LH7R2C has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1QZG505 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1QZG505 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1QZG505 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1QZG505 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_8LEMU8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_8LEMU8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_8LEMU8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_8LEMU8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1CZONU9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1CZONU9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1CZONU9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1CZONU9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_16JS5DV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_16JS5DV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_16JS5DV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_16JS5DV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_FBB4YA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_FBB4YA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_FBB4YA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_FBB4YA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 914.348 ; gain = 246.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 914.348 ; gain = 246.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 914.348 ; gain = 246.391
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_microblaze_0_0/uBlaze_microblaze_0_0/uBlaze_microblaze_0_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_microblaze_0_0/uBlaze_microblaze_0_0/uBlaze_microblaze_0_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_dlmb_v10_0/uBlaze_dlmb_v10_0/uBlaze_dlmb_v10_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_dlmb_v10_0/uBlaze_dlmb_v10_0/uBlaze_dlmb_v10_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_ilmb_v10_0/uBlaze_ilmb_v10_0/uBlaze_dlmb_v10_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_ilmb_v10_0/uBlaze_ilmb_v10_0/uBlaze_dlmb_v10_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_dlmb_bram_if_cntlr_0/uBlaze_dlmb_bram_if_cntlr_0/uBlaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_dlmb_bram_if_cntlr_0/uBlaze_dlmb_bram_if_cntlr_0/uBlaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_ilmb_bram_if_cntlr_0/uBlaze_ilmb_bram_if_cntlr_0/uBlaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_ilmb_bram_if_cntlr_0/uBlaze_ilmb_bram_if_cntlr_0/uBlaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_lmb_bram_0/uBlaze_lmb_bram_0/uBlaze_lmb_bram_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_lmb_bram_0/uBlaze_lmb_bram_0/uBlaze_lmb_bram_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_xbar_0/uBlaze_xbar_0/uBlaze_xbar_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_xbar_0/uBlaze_xbar_0/uBlaze_xbar_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_microblaze_0_axi_intc_0/uBlaze_microblaze_0_axi_intc_0/uBlaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_microblaze_0_axi_intc_0/uBlaze_microblaze_0_axi_intc_0/uBlaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_mdm_1_0/uBlaze_mdm_1_0/uBlaze_mdm_1_0_in_context.xdc] for cell 'uBlaze_i/mdm_1'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_mdm_1_0/uBlaze_mdm_1_0/uBlaze_mdm_1_0_in_context.xdc] for cell 'uBlaze_i/mdm_1'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_rst_sys_clock_100M_0/uBlaze_rst_sys_clock_100M_0/uBlaze_rst_sys_clock_100M_0_in_context.xdc] for cell 'uBlaze_i/rst_sys_clock_100M'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_rst_sys_clock_100M_0/uBlaze_rst_sys_clock_100M_0/uBlaze_rst_sys_clock_100M_0_in_context.xdc] for cell 'uBlaze_i/rst_sys_clock_100M'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_axi_iic_0_1/uBlaze_axi_iic_0_1/uBlaze_axi_iic_0_1_in_context.xdc] for cell 'uBlaze_i/axi_iic_0'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_axi_iic_0_1/uBlaze_axi_iic_0_1/uBlaze_axi_iic_0_1_in_context.xdc] for cell 'uBlaze_i/axi_iic_0'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_axi_gpio_0_0/uBlaze_axi_gpio_0_0/uBlaze_axi_gpio_0_0_in_context.xdc] for cell 'uBlaze_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_axi_gpio_0_0/uBlaze_axi_gpio_0_0/uBlaze_axi_gpio_0_0_in_context.xdc] for cell 'uBlaze_i/axi_gpio_0'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_axi_uartlite_0_0/uBlaze_axi_uartlite_0_0/uBlaze_axi_uartlite_0_0_in_context.xdc] for cell 'uBlaze_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_axi_uartlite_0_0/uBlaze_axi_uartlite_0_0/uBlaze_axi_uartlite_0_0_in_context.xdc] for cell 'uBlaze_i/axi_uartlite_0'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_logicDMF_0_0/uBlaze_logicDMF_0_0/uBlaze_logicDMF_0_0_in_context.xdc] for cell 'uBlaze_i/logicDMF_0'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_logicDMF_0_0/uBlaze_logicDMF_0_0/uBlaze_logicDMF_0_0_in_context.xdc] for cell 'uBlaze_i/logicDMF_0'
Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0_in_context.xdc] for cell 'uBlaze_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0_in_context.xdc] for cell 'uBlaze_i/clk_wiz_0'
Parsing XDC File [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/constrs_1/new/constrainLEDs.xdc]
Finished Parsing XDC File [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/constrs_1/new/constrainLEDs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/constrs_1/new/constrainLEDs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uBlaze_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uBlaze_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1006.066 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uBlaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.090 ; gain = 340.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.090 ; gain = 340.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.srcs/sources_1/bd/uBlaze/ip/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for uBlaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/rst_sys_clock_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/logicDMF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.090 ; gain = 340.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.090 ; gain = 340.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.090 ; gain = 340.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/mdm_1/Dbg_Clk_0' to pin 'uBlaze_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/mdm_1/Dbg_Update_0' to pin 'uBlaze_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/clk_wiz_0/clk_out1' to pin 'uBlaze_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1008.090 ; gain = 340.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1008.090 ; gain = 340.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1008.090 ; gain = 340.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.562 ; gain = 348.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.562 ; gain = 348.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.562 ; gain = 348.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.562 ; gain = 348.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.562 ; gain = 348.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.562 ; gain = 348.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |uBlaze_xbar_0                  |         1|
|2     |uBlaze_axi_gpio_0_0            |         1|
|3     |uBlaze_axi_iic_0_1             |         1|
|4     |uBlaze_axi_uartlite_0_0        |         1|
|5     |uBlaze_clk_wiz_0_0             |         1|
|6     |uBlaze_logicDMF_0_0            |         1|
|7     |uBlaze_mdm_1_0                 |         1|
|8     |uBlaze_microblaze_0_0          |         1|
|9     |uBlaze_microblaze_0_axi_intc_0 |         1|
|10    |uBlaze_rst_sys_clock_100M_0    |         1|
|11    |uBlaze_dlmb_bram_if_cntlr_0    |         1|
|12    |uBlaze_dlmb_v10_0              |         1|
|13    |uBlaze_ilmb_bram_if_cntlr_0    |         1|
|14    |uBlaze_ilmb_v10_0              |         1|
|15    |uBlaze_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |uBlaze_axi_gpio_0_0            |     1|
|2     |uBlaze_axi_iic_0_1             |     1|
|3     |uBlaze_axi_uartlite_0_0        |     1|
|4     |uBlaze_clk_wiz_0_0             |     1|
|5     |uBlaze_dlmb_bram_if_cntlr_0    |     1|
|6     |uBlaze_dlmb_v10_0              |     1|
|7     |uBlaze_ilmb_bram_if_cntlr_0    |     1|
|8     |uBlaze_ilmb_v10_0              |     1|
|9     |uBlaze_lmb_bram_0              |     1|
|10    |uBlaze_logicDMF_0_0            |     1|
|11    |uBlaze_mdm_1_0                 |     1|
|12    |uBlaze_microblaze_0_0          |     1|
|13    |uBlaze_microblaze_0_axi_intc_0 |     1|
|14    |uBlaze_rst_sys_clock_100M_0    |     1|
|15    |uBlaze_xbar_0                  |     1|
|16    |IBUF                           |     2|
|17    |IOBUF                          |     2|
|18    |OBUF                           |     7|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1749|
|2     |  uBlaze_i                    |uBlaze                                |  1738|
|3     |    microblaze_0_axi_periph   |uBlaze_microblaze_0_axi_periph_0      |   707|
|4     |    microblaze_0_xlconcat     |uBlaze_microblaze_0_xlconcat_0        |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_126LSC0 |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.562 ; gain = 348.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1016.562 ; gain = 254.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.562 ; gain = 348.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1039.750 ; gain = 627.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.750 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/FemtoFluidics/Documents/GitHub/vivadoRepository1/communicate-and-output/communicate-and-output.runs/synth_1/uBlaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uBlaze_wrapper_utilization_synth.rpt -pb uBlaze_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 26 14:51:55 2021...
