// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Sat May 21 14:53:53 2022
// Host        : anubhav-acer running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ nn_update_weights_0_0_sim_netlist.v
// Design      : nn_update_weights_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "nn_update_weights_0_0,update_weights,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "update_weights,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN nn_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN nn_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN nn_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "26'b00000000000000000100000000" *) 
  (* ap_ST_fsm_pp1_stage0 = "26'b00000000010000000000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "26'b00000001000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage0 = "26'b00000100000000000000000000" *) 
  (* ap_ST_fsm_state1 = "26'b00000000000000000000000001" *) 
  (* ap_ST_fsm_state12 = "26'b00000000000000001000000000" *) 
  (* ap_ST_fsm_state13 = "26'b00000000000000010000000000" *) 
  (* ap_ST_fsm_state14 = "26'b00000000000000100000000000" *) 
  (* ap_ST_fsm_state15 = "26'b00000000000001000000000000" *) 
  (* ap_ST_fsm_state16 = "26'b00000000000010000000000000" *) 
  (* ap_ST_fsm_state17 = "26'b00000000000100000000000000" *) 
  (* ap_ST_fsm_state18 = "26'b00000000001000000000000000" *) 
  (* ap_ST_fsm_state2 = "26'b00000000000000000000000010" *) 
  (* ap_ST_fsm_state22 = "26'b00000000100000000000000000" *) 
  (* ap_ST_fsm_state28 = "26'b00000010000000000000000000" *) 
  (* ap_ST_fsm_state3 = "26'b00000000000000000000000100" *) 
  (* ap_ST_fsm_state32 = "26'b00001000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "26'b00010000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "26'b00100000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "26'b01000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "26'b10000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "26'b00000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "26'b00000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "26'b00000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "26'b00000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "26'b00000000000000000010000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "26'b00000000000000000100000000" *) (* ap_ST_fsm_pp1_stage0 = "26'b00000000010000000000000000" *) 
(* ap_ST_fsm_pp2_stage0 = "26'b00000001000000000000000000" *) (* ap_ST_fsm_pp3_stage0 = "26'b00000100000000000000000000" *) (* ap_ST_fsm_state1 = "26'b00000000000000000000000001" *) 
(* ap_ST_fsm_state12 = "26'b00000000000000001000000000" *) (* ap_ST_fsm_state13 = "26'b00000000000000010000000000" *) (* ap_ST_fsm_state14 = "26'b00000000000000100000000000" *) 
(* ap_ST_fsm_state15 = "26'b00000000000001000000000000" *) (* ap_ST_fsm_state16 = "26'b00000000000010000000000000" *) (* ap_ST_fsm_state17 = "26'b00000000000100000000000000" *) 
(* ap_ST_fsm_state18 = "26'b00000000001000000000000000" *) (* ap_ST_fsm_state2 = "26'b00000000000000000000000010" *) (* ap_ST_fsm_state22 = "26'b00000000100000000000000000" *) 
(* ap_ST_fsm_state28 = "26'b00000010000000000000000000" *) (* ap_ST_fsm_state3 = "26'b00000000000000000000000100" *) (* ap_ST_fsm_state32 = "26'b00001000000000000000000000" *) 
(* ap_ST_fsm_state33 = "26'b00010000000000000000000000" *) (* ap_ST_fsm_state34 = "26'b00100000000000000000000000" *) (* ap_ST_fsm_state35 = "26'b01000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "26'b10000000000000000000000000" *) (* ap_ST_fsm_state4 = "26'b00000000000000000000001000" *) (* ap_ST_fsm_state5 = "26'b00000000000000000000010000" *) 
(* ap_ST_fsm_state6 = "26'b00000000000000000000100000" *) (* ap_ST_fsm_state7 = "26'b00000000000000000001000000" *) (* ap_ST_fsm_state8 = "26'b00000000000000000010000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm[17]_i_2_n_0 ;
  wire \ap_CS_fsm[19]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[21]_i_10_n_0 ;
  wire \ap_CS_fsm[21]_i_12_n_0 ;
  wire \ap_CS_fsm[21]_i_13_n_0 ;
  wire \ap_CS_fsm[21]_i_14_n_0 ;
  wire \ap_CS_fsm[21]_i_15_n_0 ;
  wire \ap_CS_fsm[21]_i_17_n_0 ;
  wire \ap_CS_fsm[21]_i_18_n_0 ;
  wire \ap_CS_fsm[21]_i_19_n_0 ;
  wire \ap_CS_fsm[21]_i_20_n_0 ;
  wire \ap_CS_fsm[21]_i_22_n_0 ;
  wire \ap_CS_fsm[21]_i_23_n_0 ;
  wire \ap_CS_fsm[21]_i_24_n_0 ;
  wire \ap_CS_fsm[21]_i_25_n_0 ;
  wire \ap_CS_fsm[21]_i_26_n_0 ;
  wire \ap_CS_fsm[21]_i_27_n_0 ;
  wire \ap_CS_fsm[21]_i_28_n_0 ;
  wire \ap_CS_fsm[21]_i_29_n_0 ;
  wire \ap_CS_fsm[21]_i_5_n_0 ;
  wire \ap_CS_fsm[21]_i_7_n_0 ;
  wire \ap_CS_fsm[21]_i_8_n_0 ;
  wire \ap_CS_fsm[21]_i_9_n_0 ;
  wire \ap_CS_fsm[9]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg[21]_i_11_n_0 ;
  wire \ap_CS_fsm_reg[21]_i_11_n_1 ;
  wire \ap_CS_fsm_reg[21]_i_11_n_2 ;
  wire \ap_CS_fsm_reg[21]_i_11_n_3 ;
  wire \ap_CS_fsm_reg[21]_i_16_n_0 ;
  wire \ap_CS_fsm_reg[21]_i_16_n_1 ;
  wire \ap_CS_fsm_reg[21]_i_16_n_2 ;
  wire \ap_CS_fsm_reg[21]_i_16_n_3 ;
  wire \ap_CS_fsm_reg[21]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[21]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[21]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[21]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[21]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[21]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[21]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[21]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[21]_i_6_n_0 ;
  wire \ap_CS_fsm_reg[21]_i_6_n_1 ;
  wire \ap_CS_fsm_reg[21]_i_6_n_2 ;
  wire \ap_CS_fsm_reg[21]_i_6_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state8;
  wire [25:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state9;
  wire ap_condition_pp1_exit_iter0_state19;
  wire ap_condition_pp2_exit_iter0_state23;
  wire ap_condition_pp3_exit_iter0_state29;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp1_iter2_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg_n_0;
  wire ap_enable_reg_pp3_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:0]dim;
  wire [31:0]dim_read_reg_433;
  wire [31:1]dw;
  wire [31:1]dw_read_reg_447;
  wire dwbuf_V_ce0;
  wire [15:0]dwbuf_V_q0;
  wire dwbuf_V_we0;
  wire [9:0]empty_22_reg_483;
  wire empty_22_reg_4830;
  wire [9:0]empty_22_reg_483_pp0_iter1_reg;
  wire empty_22_reg_483_pp0_iter1_reg0;
  wire [9:0]empty_25_reg_508;
  wire empty_25_reg_5080;
  wire [9:0]empty_25_reg_508_pp1_iter1_reg;
  wire empty_25_reg_508_pp1_iter1_reg0;
  wire exitcond3_reg_564;
  wire exitcond3_reg_564_pp3_iter1_reg;
  wire \exitcond665_reg_504[0]_i_11_n_0 ;
  wire \exitcond665_reg_504[0]_i_12_n_0 ;
  wire \exitcond665_reg_504[0]_i_13_n_0 ;
  wire \exitcond665_reg_504[0]_i_14_n_0 ;
  wire \exitcond665_reg_504[0]_i_16_n_0 ;
  wire \exitcond665_reg_504[0]_i_17_n_0 ;
  wire \exitcond665_reg_504[0]_i_18_n_0 ;
  wire \exitcond665_reg_504[0]_i_19_n_0 ;
  wire \exitcond665_reg_504[0]_i_21_n_0 ;
  wire \exitcond665_reg_504[0]_i_22_n_0 ;
  wire \exitcond665_reg_504[0]_i_23_n_0 ;
  wire \exitcond665_reg_504[0]_i_24_n_0 ;
  wire \exitcond665_reg_504[0]_i_25_n_0 ;
  wire \exitcond665_reg_504[0]_i_26_n_0 ;
  wire \exitcond665_reg_504[0]_i_27_n_0 ;
  wire \exitcond665_reg_504[0]_i_28_n_0 ;
  wire \exitcond665_reg_504[0]_i_4_n_0 ;
  wire \exitcond665_reg_504[0]_i_6_n_0 ;
  wire \exitcond665_reg_504[0]_i_7_n_0 ;
  wire \exitcond665_reg_504[0]_i_8_n_0 ;
  wire \exitcond665_reg_504[0]_i_9_n_0 ;
  wire exitcond665_reg_504_pp1_iter1_reg;
  wire \exitcond665_reg_504_reg[0]_i_10_n_0 ;
  wire \exitcond665_reg_504_reg[0]_i_10_n_1 ;
  wire \exitcond665_reg_504_reg[0]_i_10_n_2 ;
  wire \exitcond665_reg_504_reg[0]_i_10_n_3 ;
  wire \exitcond665_reg_504_reg[0]_i_15_n_0 ;
  wire \exitcond665_reg_504_reg[0]_i_15_n_1 ;
  wire \exitcond665_reg_504_reg[0]_i_15_n_2 ;
  wire \exitcond665_reg_504_reg[0]_i_15_n_3 ;
  wire \exitcond665_reg_504_reg[0]_i_20_n_0 ;
  wire \exitcond665_reg_504_reg[0]_i_20_n_1 ;
  wire \exitcond665_reg_504_reg[0]_i_20_n_2 ;
  wire \exitcond665_reg_504_reg[0]_i_20_n_3 ;
  wire \exitcond665_reg_504_reg[0]_i_3_n_0 ;
  wire \exitcond665_reg_504_reg[0]_i_3_n_1 ;
  wire \exitcond665_reg_504_reg[0]_i_3_n_2 ;
  wire \exitcond665_reg_504_reg[0]_i_3_n_3 ;
  wire \exitcond665_reg_504_reg[0]_i_5_n_0 ;
  wire \exitcond665_reg_504_reg[0]_i_5_n_1 ;
  wire \exitcond665_reg_504_reg[0]_i_5_n_2 ;
  wire \exitcond665_reg_504_reg[0]_i_5_n_3 ;
  wire \exitcond665_reg_504_reg_n_0_[0] ;
  wire \exitcond676_reg_479[0]_i_11_n_0 ;
  wire \exitcond676_reg_479[0]_i_12_n_0 ;
  wire \exitcond676_reg_479[0]_i_13_n_0 ;
  wire \exitcond676_reg_479[0]_i_14_n_0 ;
  wire \exitcond676_reg_479[0]_i_16_n_0 ;
  wire \exitcond676_reg_479[0]_i_17_n_0 ;
  wire \exitcond676_reg_479[0]_i_18_n_0 ;
  wire \exitcond676_reg_479[0]_i_19_n_0 ;
  wire \exitcond676_reg_479[0]_i_21_n_0 ;
  wire \exitcond676_reg_479[0]_i_22_n_0 ;
  wire \exitcond676_reg_479[0]_i_23_n_0 ;
  wire \exitcond676_reg_479[0]_i_24_n_0 ;
  wire \exitcond676_reg_479[0]_i_25_n_0 ;
  wire \exitcond676_reg_479[0]_i_26_n_0 ;
  wire \exitcond676_reg_479[0]_i_27_n_0 ;
  wire \exitcond676_reg_479[0]_i_28_n_0 ;
  wire \exitcond676_reg_479[0]_i_4_n_0 ;
  wire \exitcond676_reg_479[0]_i_6_n_0 ;
  wire \exitcond676_reg_479[0]_i_7_n_0 ;
  wire \exitcond676_reg_479[0]_i_8_n_0 ;
  wire \exitcond676_reg_479[0]_i_9_n_0 ;
  wire exitcond676_reg_479_pp0_iter1_reg;
  wire \exitcond676_reg_479_reg[0]_i_10_n_0 ;
  wire \exitcond676_reg_479_reg[0]_i_10_n_1 ;
  wire \exitcond676_reg_479_reg[0]_i_10_n_2 ;
  wire \exitcond676_reg_479_reg[0]_i_10_n_3 ;
  wire \exitcond676_reg_479_reg[0]_i_15_n_0 ;
  wire \exitcond676_reg_479_reg[0]_i_15_n_1 ;
  wire \exitcond676_reg_479_reg[0]_i_15_n_2 ;
  wire \exitcond676_reg_479_reg[0]_i_15_n_3 ;
  wire \exitcond676_reg_479_reg[0]_i_20_n_0 ;
  wire \exitcond676_reg_479_reg[0]_i_20_n_1 ;
  wire \exitcond676_reg_479_reg[0]_i_20_n_2 ;
  wire \exitcond676_reg_479_reg[0]_i_20_n_3 ;
  wire \exitcond676_reg_479_reg[0]_i_3_n_0 ;
  wire \exitcond676_reg_479_reg[0]_i_3_n_1 ;
  wire \exitcond676_reg_479_reg[0]_i_3_n_2 ;
  wire \exitcond676_reg_479_reg[0]_i_3_n_3 ;
  wire \exitcond676_reg_479_reg[0]_i_5_n_0 ;
  wire \exitcond676_reg_479_reg[0]_i_5_n_1 ;
  wire \exitcond676_reg_479_reg[0]_i_5_n_2 ;
  wire \exitcond676_reg_479_reg[0]_i_5_n_3 ;
  wire \exitcond676_reg_479_reg_n_0_[0] ;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire [15:0]gmem_RDATA;
  wire [15:0]gmem_addr_1_read_reg_513;
  wire gmem_addr_1_read_reg_5130;
  wire [15:0]gmem_addr_read_reg_488;
  wire gmem_m_axi_U_n_10;
  wire gmem_m_axi_U_n_103;
  wire gmem_m_axi_U_n_104;
  wire gmem_m_axi_U_n_11;
  wire gmem_m_axi_U_n_19;
  wire gmem_m_axi_U_n_24;
  wire gmem_m_axi_U_n_28;
  wire gmem_m_axi_U_n_32;
  wire gmem_m_axi_U_n_42;
  wire gmem_m_axi_U_n_6;
  wire gmem_m_axi_U_n_7;
  wire gmem_m_axi_U_n_8;
  wire gmem_m_axi_U_n_9;
  wire [30:0]grp_fu_261_p4;
  wire i_reg_239;
  wire i_reg_2390;
  wire \i_reg_239[0]_i_4_n_0 ;
  wire [9:0]i_reg_239_reg;
  wire \i_reg_239_reg[0]_i_3_n_0 ;
  wire \i_reg_239_reg[0]_i_3_n_1 ;
  wire \i_reg_239_reg[0]_i_3_n_2 ;
  wire \i_reg_239_reg[0]_i_3_n_3 ;
  wire \i_reg_239_reg[0]_i_3_n_4 ;
  wire \i_reg_239_reg[0]_i_3_n_5 ;
  wire \i_reg_239_reg[0]_i_3_n_6 ;
  wire \i_reg_239_reg[0]_i_3_n_7 ;
  wire \i_reg_239_reg[12]_i_1_n_0 ;
  wire \i_reg_239_reg[12]_i_1_n_1 ;
  wire \i_reg_239_reg[12]_i_1_n_2 ;
  wire \i_reg_239_reg[12]_i_1_n_3 ;
  wire \i_reg_239_reg[12]_i_1_n_4 ;
  wire \i_reg_239_reg[12]_i_1_n_5 ;
  wire \i_reg_239_reg[12]_i_1_n_6 ;
  wire \i_reg_239_reg[12]_i_1_n_7 ;
  wire \i_reg_239_reg[16]_i_1_n_0 ;
  wire \i_reg_239_reg[16]_i_1_n_1 ;
  wire \i_reg_239_reg[16]_i_1_n_2 ;
  wire \i_reg_239_reg[16]_i_1_n_3 ;
  wire \i_reg_239_reg[16]_i_1_n_4 ;
  wire \i_reg_239_reg[16]_i_1_n_5 ;
  wire \i_reg_239_reg[16]_i_1_n_6 ;
  wire \i_reg_239_reg[16]_i_1_n_7 ;
  wire \i_reg_239_reg[20]_i_1_n_0 ;
  wire \i_reg_239_reg[20]_i_1_n_1 ;
  wire \i_reg_239_reg[20]_i_1_n_2 ;
  wire \i_reg_239_reg[20]_i_1_n_3 ;
  wire \i_reg_239_reg[20]_i_1_n_4 ;
  wire \i_reg_239_reg[20]_i_1_n_5 ;
  wire \i_reg_239_reg[20]_i_1_n_6 ;
  wire \i_reg_239_reg[20]_i_1_n_7 ;
  wire \i_reg_239_reg[24]_i_1_n_0 ;
  wire \i_reg_239_reg[24]_i_1_n_1 ;
  wire \i_reg_239_reg[24]_i_1_n_2 ;
  wire \i_reg_239_reg[24]_i_1_n_3 ;
  wire \i_reg_239_reg[24]_i_1_n_4 ;
  wire \i_reg_239_reg[24]_i_1_n_5 ;
  wire \i_reg_239_reg[24]_i_1_n_6 ;
  wire \i_reg_239_reg[24]_i_1_n_7 ;
  wire \i_reg_239_reg[28]_i_1_n_1 ;
  wire \i_reg_239_reg[28]_i_1_n_2 ;
  wire \i_reg_239_reg[28]_i_1_n_3 ;
  wire \i_reg_239_reg[28]_i_1_n_4 ;
  wire \i_reg_239_reg[28]_i_1_n_5 ;
  wire \i_reg_239_reg[28]_i_1_n_6 ;
  wire \i_reg_239_reg[28]_i_1_n_7 ;
  wire \i_reg_239_reg[4]_i_1_n_0 ;
  wire \i_reg_239_reg[4]_i_1_n_1 ;
  wire \i_reg_239_reg[4]_i_1_n_2 ;
  wire \i_reg_239_reg[4]_i_1_n_3 ;
  wire \i_reg_239_reg[4]_i_1_n_4 ;
  wire \i_reg_239_reg[4]_i_1_n_5 ;
  wire \i_reg_239_reg[4]_i_1_n_6 ;
  wire \i_reg_239_reg[4]_i_1_n_7 ;
  wire \i_reg_239_reg[8]_i_1_n_0 ;
  wire \i_reg_239_reg[8]_i_1_n_1 ;
  wire \i_reg_239_reg[8]_i_1_n_2 ;
  wire \i_reg_239_reg[8]_i_1_n_3 ;
  wire \i_reg_239_reg[8]_i_1_n_4 ;
  wire \i_reg_239_reg[8]_i_1_n_5 ;
  wire \i_reg_239_reg[8]_i_1_n_6 ;
  wire \i_reg_239_reg[8]_i_1_n_7 ;
  wire [31:10]i_reg_239_reg__0;
  wire icmp_ln23_fu_270_p2;
  wire icmp_ln23_reg_457;
  wire icmp_ln26_reg_528;
  wire \icmp_ln26_reg_528[0]_i_10_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_11_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_12_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_13_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_14_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_3_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_4_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_5_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_7_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_8_n_0 ;
  wire \icmp_ln26_reg_528[0]_i_9_n_0 ;
  wire icmp_ln26_reg_528_pp2_iter1_reg;
  wire icmp_ln26_reg_528_pp2_iter2_reg;
  wire icmp_ln26_reg_528_pp2_iter3_reg;
  wire \icmp_ln26_reg_528_reg[0]_i_1_n_2 ;
  wire \icmp_ln26_reg_528_reg[0]_i_1_n_3 ;
  wire \icmp_ln26_reg_528_reg[0]_i_2_n_0 ;
  wire \icmp_ln26_reg_528_reg[0]_i_2_n_1 ;
  wire \icmp_ln26_reg_528_reg[0]_i_2_n_2 ;
  wire \icmp_ln26_reg_528_reg[0]_i_2_n_3 ;
  wire \icmp_ln26_reg_528_reg[0]_i_6_n_0 ;
  wire \icmp_ln26_reg_528_reg[0]_i_6_n_1 ;
  wire \icmp_ln26_reg_528_reg[0]_i_6_n_2 ;
  wire \icmp_ln26_reg_528_reg[0]_i_6_n_3 ;
  wire interrupt;
  wire loop_index55_reg_2280;
  wire \loop_index55_reg_228[0]_i_3_n_0 ;
  wire [9:0]loop_index55_reg_228_reg;
  wire \loop_index55_reg_228_reg[0]_i_2_n_0 ;
  wire \loop_index55_reg_228_reg[0]_i_2_n_1 ;
  wire \loop_index55_reg_228_reg[0]_i_2_n_2 ;
  wire \loop_index55_reg_228_reg[0]_i_2_n_3 ;
  wire \loop_index55_reg_228_reg[0]_i_2_n_4 ;
  wire \loop_index55_reg_228_reg[0]_i_2_n_5 ;
  wire \loop_index55_reg_228_reg[0]_i_2_n_6 ;
  wire \loop_index55_reg_228_reg[0]_i_2_n_7 ;
  wire \loop_index55_reg_228_reg[12]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[12]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[12]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[12]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[12]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[12]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[12]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[12]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[16]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[16]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[16]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[16]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[16]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[16]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[16]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[16]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[20]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[20]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[20]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[20]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[20]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[20]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[20]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[20]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[24]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[24]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[24]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[24]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[24]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[24]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[24]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[24]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[28]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[28]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[28]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[28]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[28]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[28]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[28]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[28]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[32]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[32]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[32]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[32]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[32]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[32]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[32]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[32]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[36]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[36]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[36]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[36]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[36]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[36]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[36]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[36]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[40]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[40]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[40]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[40]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[40]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[40]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[40]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[40]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[44]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[44]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[44]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[44]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[44]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[44]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[44]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[44]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[48]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[48]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[48]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[48]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[48]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[48]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[48]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[48]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[4]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[4]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[4]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[4]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[4]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[4]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[4]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[4]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[52]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[52]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[52]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[52]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[52]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[52]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[52]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[52]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[56]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[56]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[56]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[56]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[56]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[56]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[56]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[56]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[60]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[60]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[60]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[60]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[60]_i_1_n_7 ;
  wire \loop_index55_reg_228_reg[8]_i_1_n_0 ;
  wire \loop_index55_reg_228_reg[8]_i_1_n_1 ;
  wire \loop_index55_reg_228_reg[8]_i_1_n_2 ;
  wire \loop_index55_reg_228_reg[8]_i_1_n_3 ;
  wire \loop_index55_reg_228_reg[8]_i_1_n_4 ;
  wire \loop_index55_reg_228_reg[8]_i_1_n_5 ;
  wire \loop_index55_reg_228_reg[8]_i_1_n_6 ;
  wire \loop_index55_reg_228_reg[8]_i_1_n_7 ;
  wire [62:10]loop_index55_reg_228_reg__0;
  wire loop_index61_reg_2170;
  wire \loop_index61_reg_217[0]_i_3_n_0 ;
  wire [9:0]loop_index61_reg_217_reg;
  wire \loop_index61_reg_217_reg[0]_i_2_n_0 ;
  wire \loop_index61_reg_217_reg[0]_i_2_n_1 ;
  wire \loop_index61_reg_217_reg[0]_i_2_n_2 ;
  wire \loop_index61_reg_217_reg[0]_i_2_n_3 ;
  wire \loop_index61_reg_217_reg[0]_i_2_n_4 ;
  wire \loop_index61_reg_217_reg[0]_i_2_n_5 ;
  wire \loop_index61_reg_217_reg[0]_i_2_n_6 ;
  wire \loop_index61_reg_217_reg[0]_i_2_n_7 ;
  wire \loop_index61_reg_217_reg[12]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[12]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[12]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[12]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[12]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[12]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[12]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[12]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[16]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[16]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[16]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[16]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[16]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[16]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[16]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[16]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[20]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[20]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[20]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[20]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[20]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[20]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[20]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[20]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[24]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[24]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[24]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[24]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[24]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[24]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[24]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[24]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[28]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[28]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[28]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[28]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[28]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[28]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[28]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[28]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[32]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[32]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[32]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[32]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[32]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[32]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[32]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[32]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[36]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[36]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[36]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[36]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[36]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[36]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[36]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[36]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[40]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[40]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[40]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[40]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[40]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[40]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[40]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[40]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[44]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[44]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[44]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[44]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[44]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[44]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[44]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[44]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[48]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[48]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[48]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[48]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[48]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[48]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[48]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[48]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[4]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[4]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[4]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[4]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[4]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[4]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[4]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[4]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[52]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[52]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[52]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[52]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[52]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[52]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[52]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[52]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[56]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[56]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[56]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[56]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[56]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[56]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[56]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[56]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[60]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[60]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[60]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[60]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[60]_i_1_n_7 ;
  wire \loop_index61_reg_217_reg[8]_i_1_n_0 ;
  wire \loop_index61_reg_217_reg[8]_i_1_n_1 ;
  wire \loop_index61_reg_217_reg[8]_i_1_n_2 ;
  wire \loop_index61_reg_217_reg[8]_i_1_n_3 ;
  wire \loop_index61_reg_217_reg[8]_i_1_n_4 ;
  wire \loop_index61_reg_217_reg[8]_i_1_n_5 ;
  wire \loop_index61_reg_217_reg[8]_i_1_n_6 ;
  wire \loop_index61_reg_217_reg[8]_i_1_n_7 ;
  wire [62:10]loop_index61_reg_217_reg__0;
  wire loop_index_reg_2500;
  wire \loop_index_reg_250[0]_i_3_n_0 ;
  wire [62:0]loop_index_reg_250_reg;
  wire \loop_index_reg_250_reg[0]_i_2_n_0 ;
  wire \loop_index_reg_250_reg[0]_i_2_n_1 ;
  wire \loop_index_reg_250_reg[0]_i_2_n_2 ;
  wire \loop_index_reg_250_reg[0]_i_2_n_3 ;
  wire \loop_index_reg_250_reg[0]_i_2_n_4 ;
  wire \loop_index_reg_250_reg[0]_i_2_n_5 ;
  wire \loop_index_reg_250_reg[0]_i_2_n_6 ;
  wire \loop_index_reg_250_reg[0]_i_2_n_7 ;
  wire \loop_index_reg_250_reg[12]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[12]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[12]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[12]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[12]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[12]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[12]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[12]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[16]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[16]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[16]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[16]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[16]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[16]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[16]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[16]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[20]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[20]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[20]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[20]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[20]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[20]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[20]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[20]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[24]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[24]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[24]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[24]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[24]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[24]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[24]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[24]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[28]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[28]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[28]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[28]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[28]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[28]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[28]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[28]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[32]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[32]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[32]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[32]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[32]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[32]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[32]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[32]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[36]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[36]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[36]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[36]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[36]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[36]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[36]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[36]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[40]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[40]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[40]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[40]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[40]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[40]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[40]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[40]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[44]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[44]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[44]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[44]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[44]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[44]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[44]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[44]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[48]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[48]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[48]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[48]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[48]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[48]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[48]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[48]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[4]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[4]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[4]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[4]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[4]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[4]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[4]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[4]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[52]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[52]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[52]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[52]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[52]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[52]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[52]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[52]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[56]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[56]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[56]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[56]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[56]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[56]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[56]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[56]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[60]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[60]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[60]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[60]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[60]_i_1_n_7 ;
  wire \loop_index_reg_250_reg[8]_i_1_n_0 ;
  wire \loop_index_reg_250_reg[8]_i_1_n_1 ;
  wire \loop_index_reg_250_reg[8]_i_1_n_2 ;
  wire \loop_index_reg_250_reg[8]_i_1_n_3 ;
  wire \loop_index_reg_250_reg[8]_i_1_n_4 ;
  wire \loop_index_reg_250_reg[8]_i_1_n_5 ;
  wire \loop_index_reg_250_reg[8]_i_1_n_6 ;
  wire \loop_index_reg_250_reg[8]_i_1_n_7 ;
  wire [15:0]lr;
  wire [15:0]lr_read_reg_442;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire p_29_in;
  wire p_33_in;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sext_ln23_reg_461;
  wire [31:1]w;
  wire [9:0]wbuf_V_addr_1_reg_537;
  wire wbuf_V_addr_1_reg_5370;
  wire [9:0]wbuf_V_addr_1_reg_537_pp2_iter1_reg;
  wire [9:0]wbuf_V_addr_1_reg_537_pp2_iter2_reg;
  wire [9:0]wbuf_V_addr_1_reg_537_pp2_iter3_reg;
  wire wbuf_V_ce0;
  wire wbuf_V_ce1;
  wire [15:0]wbuf_V_d0;
  wire [15:0]wbuf_V_load_reg_573;
  wire wbuf_V_load_reg_5730;
  wire [15:0]wbuf_V_q1;
  wire wbuf_V_we0;
  wire [3:0]\NLW_ap_CS_fsm_reg[21]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[21]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[21]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[21]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[21]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond665_reg_504_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond665_reg_504_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_exitcond665_reg_504_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond665_reg_504_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond665_reg_504_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond665_reg_504_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond665_reg_504_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond676_reg_479_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond676_reg_479_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_exitcond676_reg_479_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond676_reg_479_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond676_reg_479_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond676_reg_479_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond676_reg_479_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_239_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln26_reg_528_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln26_reg_528_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln26_reg_528_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln26_reg_528_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_loop_index55_reg_228_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loop_index55_reg_228_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_loop_index61_reg_217_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loop_index61_reg_217_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_loop_index_reg_250_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loop_index_reg_250_reg[60]_i_1_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm[17]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[16]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(icmp_ln23_reg_457),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[17]_i_2_n_0 ),
        .O(ap_NS_fsm[17]));
  LUT4 #(
    .INIT(16'h00F8)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_condition_pp1_exit_iter0_state19),
        .I2(ap_enable_reg_pp1_iter2_reg_n_0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(\ap_CS_fsm[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(\ap_CS_fsm[19]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[18]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[19]_i_2 
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(ap_condition_pp2_exit_iter0_state23),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_enable_reg_pp2_iter3),
        .I4(ap_enable_reg_pp2_iter4),
        .O(\ap_CS_fsm[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[5] ),
        .I1(\ap_CS_fsm_reg_n_0_[13] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state28),
        .I4(\ap_CS_fsm[1]_i_5_n_0 ),
        .I5(\ap_CS_fsm[1]_i_6_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(\ap_CS_fsm_reg_n_0_[11] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\ap_CS_fsm_reg_n_0_[23] ),
        .I4(\ap_CS_fsm[1]_i_7_n_0 ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_0_[14] ),
        .I1(\ap_CS_fsm_reg_n_0_[12] ),
        .I2(\ap_CS_fsm_reg_n_0_[22] ),
        .I3(ap_CS_fsm_state36),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[24] ),
        .I1(ap_CS_fsm_state18),
        .I2(\ap_CS_fsm_reg_n_0_[3] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_0_[10] ),
        .I3(ap_CS_fsm_state22),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_10 
       (.I0(loop_index_reg_250_reg[49]),
        .I1(loop_index_reg_250_reg[50]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[48]),
        .O(\ap_CS_fsm[21]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_12 
       (.I0(loop_index_reg_250_reg[46]),
        .I1(loop_index_reg_250_reg[47]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[45]),
        .O(\ap_CS_fsm[21]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_13 
       (.I0(loop_index_reg_250_reg[43]),
        .I1(loop_index_reg_250_reg[44]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[42]),
        .O(\ap_CS_fsm[21]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_14 
       (.I0(loop_index_reg_250_reg[40]),
        .I1(loop_index_reg_250_reg[41]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[39]),
        .O(\ap_CS_fsm[21]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_15 
       (.I0(loop_index_reg_250_reg[37]),
        .I1(loop_index_reg_250_reg[38]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[36]),
        .O(\ap_CS_fsm[21]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_17 
       (.I0(loop_index_reg_250_reg[34]),
        .I1(loop_index_reg_250_reg[35]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[33]),
        .O(\ap_CS_fsm[21]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h81000081)) 
    \ap_CS_fsm[21]_i_18 
       (.I0(loop_index_reg_250_reg[31]),
        .I1(sext_ln23_reg_461[31]),
        .I2(loop_index_reg_250_reg[32]),
        .I3(sext_ln23_reg_461[30]),
        .I4(loop_index_reg_250_reg[30]),
        .O(\ap_CS_fsm[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_19 
       (.I0(loop_index_reg_250_reg[29]),
        .I1(sext_ln23_reg_461[29]),
        .I2(loop_index_reg_250_reg[28]),
        .I3(sext_ln23_reg_461[28]),
        .I4(sext_ln23_reg_461[27]),
        .I5(loop_index_reg_250_reg[27]),
        .O(\ap_CS_fsm[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_20 
       (.I0(loop_index_reg_250_reg[26]),
        .I1(sext_ln23_reg_461[26]),
        .I2(loop_index_reg_250_reg[25]),
        .I3(sext_ln23_reg_461[25]),
        .I4(sext_ln23_reg_461[24]),
        .I5(loop_index_reg_250_reg[24]),
        .O(\ap_CS_fsm[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_22 
       (.I0(loop_index_reg_250_reg[23]),
        .I1(sext_ln23_reg_461[23]),
        .I2(loop_index_reg_250_reg[21]),
        .I3(sext_ln23_reg_461[21]),
        .I4(sext_ln23_reg_461[22]),
        .I5(loop_index_reg_250_reg[22]),
        .O(\ap_CS_fsm[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_23 
       (.I0(loop_index_reg_250_reg[20]),
        .I1(sext_ln23_reg_461[20]),
        .I2(loop_index_reg_250_reg[19]),
        .I3(sext_ln23_reg_461[19]),
        .I4(sext_ln23_reg_461[18]),
        .I5(loop_index_reg_250_reg[18]),
        .O(\ap_CS_fsm[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_24 
       (.I0(loop_index_reg_250_reg[17]),
        .I1(sext_ln23_reg_461[17]),
        .I2(loop_index_reg_250_reg[16]),
        .I3(sext_ln23_reg_461[16]),
        .I4(sext_ln23_reg_461[15]),
        .I5(loop_index_reg_250_reg[15]),
        .O(\ap_CS_fsm[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_25 
       (.I0(loop_index_reg_250_reg[14]),
        .I1(sext_ln23_reg_461[14]),
        .I2(loop_index_reg_250_reg[12]),
        .I3(sext_ln23_reg_461[12]),
        .I4(sext_ln23_reg_461[13]),
        .I5(loop_index_reg_250_reg[13]),
        .O(\ap_CS_fsm[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_26 
       (.I0(loop_index_reg_250_reg[11]),
        .I1(sext_ln23_reg_461[11]),
        .I2(loop_index_reg_250_reg[10]),
        .I3(sext_ln23_reg_461[10]),
        .I4(sext_ln23_reg_461[9]),
        .I5(loop_index_reg_250_reg[9]),
        .O(\ap_CS_fsm[21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_27 
       (.I0(loop_index_reg_250_reg[8]),
        .I1(sext_ln23_reg_461[8]),
        .I2(loop_index_reg_250_reg[6]),
        .I3(sext_ln23_reg_461[6]),
        .I4(sext_ln23_reg_461[7]),
        .I5(loop_index_reg_250_reg[7]),
        .O(\ap_CS_fsm[21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_28 
       (.I0(loop_index_reg_250_reg[5]),
        .I1(sext_ln23_reg_461[5]),
        .I2(loop_index_reg_250_reg[4]),
        .I3(sext_ln23_reg_461[4]),
        .I4(sext_ln23_reg_461[3]),
        .I5(loop_index_reg_250_reg[3]),
        .O(\ap_CS_fsm[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[21]_i_29 
       (.I0(sext_ln23_reg_461[0]),
        .I1(loop_index_reg_250_reg[0]),
        .I2(loop_index_reg_250_reg[2]),
        .I3(sext_ln23_reg_461[2]),
        .I4(loop_index_reg_250_reg[1]),
        .I5(sext_ln23_reg_461[1]),
        .O(\ap_CS_fsm[21]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_5 
       (.I0(loop_index_reg_250_reg[61]),
        .I1(loop_index_reg_250_reg[62]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[60]),
        .O(\ap_CS_fsm[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_7 
       (.I0(loop_index_reg_250_reg[58]),
        .I1(loop_index_reg_250_reg[59]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[57]),
        .O(\ap_CS_fsm[21]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_8 
       (.I0(loop_index_reg_250_reg[55]),
        .I1(loop_index_reg_250_reg[56]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[54]),
        .O(\ap_CS_fsm[21]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \ap_CS_fsm[21]_i_9 
       (.I0(loop_index_reg_250_reg[52]),
        .I1(loop_index_reg_250_reg[53]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index_reg_250_reg[51]),
        .O(\ap_CS_fsm[21]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  LUT4 #(
    .INIT(16'h00F8)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state9),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[9]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[21]_i_11 
       (.CI(\ap_CS_fsm_reg[21]_i_16_n_0 ),
        .CO({\ap_CS_fsm_reg[21]_i_11_n_0 ,\ap_CS_fsm_reg[21]_i_11_n_1 ,\ap_CS_fsm_reg[21]_i_11_n_2 ,\ap_CS_fsm_reg[21]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[21]_i_11_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[21]_i_17_n_0 ,\ap_CS_fsm[21]_i_18_n_0 ,\ap_CS_fsm[21]_i_19_n_0 ,\ap_CS_fsm[21]_i_20_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[21]_i_16 
       (.CI(\ap_CS_fsm_reg[21]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[21]_i_16_n_0 ,\ap_CS_fsm_reg[21]_i_16_n_1 ,\ap_CS_fsm_reg[21]_i_16_n_2 ,\ap_CS_fsm_reg[21]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[21]_i_16_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[21]_i_22_n_0 ,\ap_CS_fsm[21]_i_23_n_0 ,\ap_CS_fsm[21]_i_24_n_0 ,\ap_CS_fsm[21]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[21]_i_2 
       (.CI(\ap_CS_fsm_reg[21]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[21]_i_2_CO_UNCONNECTED [3:1],ap_condition_pp3_exit_iter0_state29}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[21]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[21]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[21]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[21]_i_21_n_0 ,\ap_CS_fsm_reg[21]_i_21_n_1 ,\ap_CS_fsm_reg[21]_i_21_n_2 ,\ap_CS_fsm_reg[21]_i_21_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[21]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[21]_i_26_n_0 ,\ap_CS_fsm[21]_i_27_n_0 ,\ap_CS_fsm[21]_i_28_n_0 ,\ap_CS_fsm[21]_i_29_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[21]_i_4 
       (.CI(\ap_CS_fsm_reg[21]_i_6_n_0 ),
        .CO({\ap_CS_fsm_reg[21]_i_4_n_0 ,\ap_CS_fsm_reg[21]_i_4_n_1 ,\ap_CS_fsm_reg[21]_i_4_n_2 ,\ap_CS_fsm_reg[21]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[21]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[21]_i_7_n_0 ,\ap_CS_fsm[21]_i_8_n_0 ,\ap_CS_fsm[21]_i_9_n_0 ,\ap_CS_fsm[21]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[21]_i_6 
       (.CI(\ap_CS_fsm_reg[21]_i_11_n_0 ),
        .CO({\ap_CS_fsm_reg[21]_i_6_n_0 ,\ap_CS_fsm_reg[21]_i_6_n_1 ,\ap_CS_fsm_reg[21]_i_6_n_2 ,\ap_CS_fsm_reg[21]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[21]_i_6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[21]_i_12_n_0 ,\ap_CS_fsm[21]_i_13_n_0 ,\ap_CS_fsm[21]_i_14_n_0 ,\ap_CS_fsm[21]_i_15_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_19),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_32),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_7),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_42),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_8),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_9),
        .Q(ap_enable_reg_pp1_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_condition_pp2_exit_iter0_state23),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_CS_fsm_state22),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_condition_pp2_exit_iter0_state23),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1),
        .Q(ap_enable_reg_pp2_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter2),
        .Q(ap_enable_reg_pp2_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter3),
        .Q(ap_enable_reg_pp2_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_24),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_10),
        .Q(ap_enable_reg_pp3_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_11),
        .Q(ap_enable_reg_pp3_iter2_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state36,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (gmem_m_axi_U_n_28),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .gmem_BVALID(gmem_BVALID),
        .icmp_ln23_fu_270_p2(icmp_ln23_fu_270_p2),
        .icmp_ln23_reg_457(icmp_ln23_reg_457),
        .\int_dim_reg[31]_0 (dim),
        .\int_dw_reg[31]_0 (dw),
        .\int_lr_reg[15]_0 (lr),
        .\int_w_reg[31]_0 (w),
        .interrupt(interrupt),
        .p_33_in(p_33_in),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \dim_read_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[0]),
        .Q(dim_read_reg_433[0]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[10]),
        .Q(dim_read_reg_433[10]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[11]),
        .Q(dim_read_reg_433[11]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[12]),
        .Q(dim_read_reg_433[12]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[13]),
        .Q(dim_read_reg_433[13]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[14]),
        .Q(dim_read_reg_433[14]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[15]),
        .Q(dim_read_reg_433[15]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[16]),
        .Q(dim_read_reg_433[16]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[17]),
        .Q(dim_read_reg_433[17]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[18]),
        .Q(dim_read_reg_433[18]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[19]),
        .Q(dim_read_reg_433[19]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[1]),
        .Q(dim_read_reg_433[1]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[20]),
        .Q(dim_read_reg_433[20]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[21]),
        .Q(dim_read_reg_433[21]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[22]),
        .Q(dim_read_reg_433[22]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[23]),
        .Q(dim_read_reg_433[23]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[24]),
        .Q(dim_read_reg_433[24]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[25]),
        .Q(dim_read_reg_433[25]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[26]),
        .Q(dim_read_reg_433[26]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[27]),
        .Q(dim_read_reg_433[27]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[28]),
        .Q(dim_read_reg_433[28]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[29]),
        .Q(dim_read_reg_433[29]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[2]),
        .Q(dim_read_reg_433[2]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[30]),
        .Q(dim_read_reg_433[30]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[31]),
        .Q(dim_read_reg_433[31]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[3]),
        .Q(dim_read_reg_433[3]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[4]),
        .Q(dim_read_reg_433[4]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[5]),
        .Q(dim_read_reg_433[5]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[6]),
        .Q(dim_read_reg_433[6]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[7]),
        .Q(dim_read_reg_433[7]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[8]),
        .Q(dim_read_reg_433[8]),
        .R(1'b0));
  FDRE \dim_read_reg_433_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[9]),
        .Q(dim_read_reg_433[9]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[10]),
        .Q(dw_read_reg_447[10]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[11]),
        .Q(dw_read_reg_447[11]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[12]),
        .Q(dw_read_reg_447[12]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[13]),
        .Q(dw_read_reg_447[13]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[14]),
        .Q(dw_read_reg_447[14]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[15]),
        .Q(dw_read_reg_447[15]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[16]),
        .Q(dw_read_reg_447[16]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[17]),
        .Q(dw_read_reg_447[17]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[18]),
        .Q(dw_read_reg_447[18]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[19]),
        .Q(dw_read_reg_447[19]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[1]),
        .Q(dw_read_reg_447[1]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[20]),
        .Q(dw_read_reg_447[20]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[21]),
        .Q(dw_read_reg_447[21]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[22]),
        .Q(dw_read_reg_447[22]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[23]),
        .Q(dw_read_reg_447[23]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[24]),
        .Q(dw_read_reg_447[24]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[25]),
        .Q(dw_read_reg_447[25]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[26]),
        .Q(dw_read_reg_447[26]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[27]),
        .Q(dw_read_reg_447[27]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[28]),
        .Q(dw_read_reg_447[28]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[29]),
        .Q(dw_read_reg_447[29]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[2]),
        .Q(dw_read_reg_447[2]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[30]),
        .Q(dw_read_reg_447[30]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[31]),
        .Q(dw_read_reg_447[31]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[3]),
        .Q(dw_read_reg_447[3]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[4]),
        .Q(dw_read_reg_447[4]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[5]),
        .Q(dw_read_reg_447[5]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[6]),
        .Q(dw_read_reg_447[6]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[7]),
        .Q(dw_read_reg_447[7]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[8]),
        .Q(dw_read_reg_447[8]),
        .R(1'b0));
  FDRE \dw_read_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dw[9]),
        .Q(dw_read_reg_447[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_dwbuf_V dwbuf_V_U
       (.DOADO(dwbuf_V_q0),
        .Q(gmem_addr_1_read_reg_513),
        .WEA(dwbuf_V_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .i_reg_239_reg(i_reg_239_reg),
        .ram_reg(ap_CS_fsm_pp2_stage0),
        .ram_reg_0(empty_25_reg_508_pp1_iter1_reg));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[0]),
        .Q(empty_22_reg_483_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[1]),
        .Q(empty_22_reg_483_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[2]),
        .Q(empty_22_reg_483_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[3]),
        .Q(empty_22_reg_483_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[4]),
        .Q(empty_22_reg_483_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[5]),
        .Q(empty_22_reg_483_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[6]),
        .Q(empty_22_reg_483_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[7]),
        .Q(empty_22_reg_483_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[8]),
        .Q(empty_22_reg_483_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \empty_22_reg_483_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(empty_22_reg_483[9]),
        .Q(empty_22_reg_483_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[0] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[0]),
        .Q(empty_22_reg_483[0]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[1] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[1]),
        .Q(empty_22_reg_483[1]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[2] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[2]),
        .Q(empty_22_reg_483[2]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[3] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[3]),
        .Q(empty_22_reg_483[3]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[4] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[4]),
        .Q(empty_22_reg_483[4]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[5] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[5]),
        .Q(empty_22_reg_483[5]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[6] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[6]),
        .Q(empty_22_reg_483[6]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[7] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[7]),
        .Q(empty_22_reg_483[7]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[8] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[8]),
        .Q(empty_22_reg_483[8]),
        .R(1'b0));
  FDRE \empty_22_reg_483_reg[9] 
       (.C(ap_clk),
        .CE(empty_22_reg_4830),
        .D(loop_index61_reg_217_reg[9]),
        .Q(empty_22_reg_483[9]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[0]),
        .Q(empty_25_reg_508_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[1]),
        .Q(empty_25_reg_508_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[2]),
        .Q(empty_25_reg_508_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[3]),
        .Q(empty_25_reg_508_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[4]),
        .Q(empty_25_reg_508_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[5]),
        .Q(empty_25_reg_508_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[6]),
        .Q(empty_25_reg_508_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[7]),
        .Q(empty_25_reg_508_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[8]),
        .Q(empty_25_reg_508_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \empty_25_reg_508_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(empty_25_reg_508[9]),
        .Q(empty_25_reg_508_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[0] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[0]),
        .Q(empty_25_reg_508[0]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[1] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[1]),
        .Q(empty_25_reg_508[1]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[2] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[2]),
        .Q(empty_25_reg_508[2]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[3] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[3]),
        .Q(empty_25_reg_508[3]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[4] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[4]),
        .Q(empty_25_reg_508[4]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[5] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[5]),
        .Q(empty_25_reg_508[5]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[6] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[6]),
        .Q(empty_25_reg_508[6]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[7] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[7]),
        .Q(empty_25_reg_508[7]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[8] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[8]),
        .Q(empty_25_reg_508[8]),
        .R(1'b0));
  FDRE \empty_25_reg_508_reg[9] 
       (.C(ap_clk),
        .CE(empty_25_reg_5080),
        .D(loop_index55_reg_228_reg[9]),
        .Q(empty_25_reg_508[9]),
        .R(1'b0));
  FDRE \exitcond3_reg_564_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_103),
        .Q(exitcond3_reg_564_pp3_iter1_reg),
        .R(1'b0));
  FDRE \exitcond3_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_104),
        .Q(exitcond3_reg_564),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_11 
       (.I0(loop_index55_reg_228_reg__0[46]),
        .I1(loop_index55_reg_228_reg__0[47]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[45]),
        .O(\exitcond665_reg_504[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_12 
       (.I0(loop_index55_reg_228_reg__0[43]),
        .I1(loop_index55_reg_228_reg__0[44]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[42]),
        .O(\exitcond665_reg_504[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_13 
       (.I0(loop_index55_reg_228_reg__0[40]),
        .I1(loop_index55_reg_228_reg__0[41]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[39]),
        .O(\exitcond665_reg_504[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_14 
       (.I0(loop_index55_reg_228_reg__0[37]),
        .I1(loop_index55_reg_228_reg__0[38]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[36]),
        .O(\exitcond665_reg_504[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_16 
       (.I0(loop_index55_reg_228_reg__0[34]),
        .I1(loop_index55_reg_228_reg__0[35]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[33]),
        .O(\exitcond665_reg_504[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h81000081)) 
    \exitcond665_reg_504[0]_i_17 
       (.I0(loop_index55_reg_228_reg__0[31]),
        .I1(sext_ln23_reg_461[31]),
        .I2(loop_index55_reg_228_reg__0[32]),
        .I3(sext_ln23_reg_461[30]),
        .I4(loop_index55_reg_228_reg__0[30]),
        .O(\exitcond665_reg_504[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_18 
       (.I0(loop_index55_reg_228_reg__0[29]),
        .I1(sext_ln23_reg_461[29]),
        .I2(loop_index55_reg_228_reg__0[28]),
        .I3(sext_ln23_reg_461[28]),
        .I4(sext_ln23_reg_461[27]),
        .I5(loop_index55_reg_228_reg__0[27]),
        .O(\exitcond665_reg_504[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_19 
       (.I0(loop_index55_reg_228_reg__0[26]),
        .I1(sext_ln23_reg_461[26]),
        .I2(loop_index55_reg_228_reg__0[24]),
        .I3(sext_ln23_reg_461[24]),
        .I4(sext_ln23_reg_461[25]),
        .I5(loop_index55_reg_228_reg__0[25]),
        .O(\exitcond665_reg_504[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_21 
       (.I0(loop_index55_reg_228_reg__0[23]),
        .I1(sext_ln23_reg_461[23]),
        .I2(loop_index55_reg_228_reg__0[22]),
        .I3(sext_ln23_reg_461[22]),
        .I4(sext_ln23_reg_461[21]),
        .I5(loop_index55_reg_228_reg__0[21]),
        .O(\exitcond665_reg_504[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_22 
       (.I0(loop_index55_reg_228_reg__0[20]),
        .I1(sext_ln23_reg_461[20]),
        .I2(loop_index55_reg_228_reg__0[19]),
        .I3(sext_ln23_reg_461[19]),
        .I4(sext_ln23_reg_461[18]),
        .I5(loop_index55_reg_228_reg__0[18]),
        .O(\exitcond665_reg_504[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_23 
       (.I0(loop_index55_reg_228_reg__0[17]),
        .I1(sext_ln23_reg_461[17]),
        .I2(loop_index55_reg_228_reg__0[16]),
        .I3(sext_ln23_reg_461[16]),
        .I4(sext_ln23_reg_461[15]),
        .I5(loop_index55_reg_228_reg__0[15]),
        .O(\exitcond665_reg_504[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_24 
       (.I0(loop_index55_reg_228_reg__0[14]),
        .I1(sext_ln23_reg_461[14]),
        .I2(loop_index55_reg_228_reg__0[12]),
        .I3(sext_ln23_reg_461[12]),
        .I4(sext_ln23_reg_461[13]),
        .I5(loop_index55_reg_228_reg__0[13]),
        .O(\exitcond665_reg_504[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_25 
       (.I0(loop_index55_reg_228_reg__0[11]),
        .I1(sext_ln23_reg_461[11]),
        .I2(loop_index55_reg_228_reg[9]),
        .I3(sext_ln23_reg_461[9]),
        .I4(sext_ln23_reg_461[10]),
        .I5(loop_index55_reg_228_reg__0[10]),
        .O(\exitcond665_reg_504[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_26 
       (.I0(loop_index55_reg_228_reg[8]),
        .I1(sext_ln23_reg_461[8]),
        .I2(loop_index55_reg_228_reg[6]),
        .I3(sext_ln23_reg_461[6]),
        .I4(sext_ln23_reg_461[7]),
        .I5(loop_index55_reg_228_reg[7]),
        .O(\exitcond665_reg_504[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_27 
       (.I0(loop_index55_reg_228_reg[5]),
        .I1(sext_ln23_reg_461[5]),
        .I2(loop_index55_reg_228_reg[4]),
        .I3(sext_ln23_reg_461[4]),
        .I4(sext_ln23_reg_461[3]),
        .I5(loop_index55_reg_228_reg[3]),
        .O(\exitcond665_reg_504[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond665_reg_504[0]_i_28 
       (.I0(sext_ln23_reg_461[0]),
        .I1(loop_index55_reg_228_reg[0]),
        .I2(loop_index55_reg_228_reg[2]),
        .I3(sext_ln23_reg_461[2]),
        .I4(loop_index55_reg_228_reg[1]),
        .I5(sext_ln23_reg_461[1]),
        .O(\exitcond665_reg_504[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_4 
       (.I0(loop_index55_reg_228_reg__0[61]),
        .I1(loop_index55_reg_228_reg__0[62]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[60]),
        .O(\exitcond665_reg_504[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_6 
       (.I0(loop_index55_reg_228_reg__0[58]),
        .I1(loop_index55_reg_228_reg__0[59]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[57]),
        .O(\exitcond665_reg_504[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_7 
       (.I0(loop_index55_reg_228_reg__0[55]),
        .I1(loop_index55_reg_228_reg__0[56]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[54]),
        .O(\exitcond665_reg_504[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_8 
       (.I0(loop_index55_reg_228_reg__0[52]),
        .I1(loop_index55_reg_228_reg__0[53]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[51]),
        .O(\exitcond665_reg_504[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond665_reg_504[0]_i_9 
       (.I0(loop_index55_reg_228_reg__0[49]),
        .I1(loop_index55_reg_228_reg__0[50]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index55_reg_228_reg__0[48]),
        .O(\exitcond665_reg_504[0]_i_9_n_0 ));
  FDRE \exitcond665_reg_504_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(\exitcond665_reg_504_reg_n_0_[0] ),
        .Q(exitcond665_reg_504_pp1_iter1_reg),
        .R(1'b0));
  FDRE \exitcond665_reg_504_reg[0] 
       (.C(ap_clk),
        .CE(empty_25_reg_508_pp1_iter1_reg0),
        .D(ap_condition_pp1_exit_iter0_state19),
        .Q(\exitcond665_reg_504_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond665_reg_504_reg[0]_i_10 
       (.CI(\exitcond665_reg_504_reg[0]_i_15_n_0 ),
        .CO({\exitcond665_reg_504_reg[0]_i_10_n_0 ,\exitcond665_reg_504_reg[0]_i_10_n_1 ,\exitcond665_reg_504_reg[0]_i_10_n_2 ,\exitcond665_reg_504_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond665_reg_504_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\exitcond665_reg_504[0]_i_16_n_0 ,\exitcond665_reg_504[0]_i_17_n_0 ,\exitcond665_reg_504[0]_i_18_n_0 ,\exitcond665_reg_504[0]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond665_reg_504_reg[0]_i_15 
       (.CI(\exitcond665_reg_504_reg[0]_i_20_n_0 ),
        .CO({\exitcond665_reg_504_reg[0]_i_15_n_0 ,\exitcond665_reg_504_reg[0]_i_15_n_1 ,\exitcond665_reg_504_reg[0]_i_15_n_2 ,\exitcond665_reg_504_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond665_reg_504_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\exitcond665_reg_504[0]_i_21_n_0 ,\exitcond665_reg_504[0]_i_22_n_0 ,\exitcond665_reg_504[0]_i_23_n_0 ,\exitcond665_reg_504[0]_i_24_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond665_reg_504_reg[0]_i_2 
       (.CI(\exitcond665_reg_504_reg[0]_i_3_n_0 ),
        .CO({\NLW_exitcond665_reg_504_reg[0]_i_2_CO_UNCONNECTED [3:1],ap_condition_pp1_exit_iter0_state19}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond665_reg_504_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\exitcond665_reg_504[0]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond665_reg_504_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\exitcond665_reg_504_reg[0]_i_20_n_0 ,\exitcond665_reg_504_reg[0]_i_20_n_1 ,\exitcond665_reg_504_reg[0]_i_20_n_2 ,\exitcond665_reg_504_reg[0]_i_20_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond665_reg_504_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\exitcond665_reg_504[0]_i_25_n_0 ,\exitcond665_reg_504[0]_i_26_n_0 ,\exitcond665_reg_504[0]_i_27_n_0 ,\exitcond665_reg_504[0]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond665_reg_504_reg[0]_i_3 
       (.CI(\exitcond665_reg_504_reg[0]_i_5_n_0 ),
        .CO({\exitcond665_reg_504_reg[0]_i_3_n_0 ,\exitcond665_reg_504_reg[0]_i_3_n_1 ,\exitcond665_reg_504_reg[0]_i_3_n_2 ,\exitcond665_reg_504_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond665_reg_504_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\exitcond665_reg_504[0]_i_6_n_0 ,\exitcond665_reg_504[0]_i_7_n_0 ,\exitcond665_reg_504[0]_i_8_n_0 ,\exitcond665_reg_504[0]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond665_reg_504_reg[0]_i_5 
       (.CI(\exitcond665_reg_504_reg[0]_i_10_n_0 ),
        .CO({\exitcond665_reg_504_reg[0]_i_5_n_0 ,\exitcond665_reg_504_reg[0]_i_5_n_1 ,\exitcond665_reg_504_reg[0]_i_5_n_2 ,\exitcond665_reg_504_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond665_reg_504_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\exitcond665_reg_504[0]_i_11_n_0 ,\exitcond665_reg_504[0]_i_12_n_0 ,\exitcond665_reg_504[0]_i_13_n_0 ,\exitcond665_reg_504[0]_i_14_n_0 }));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_11 
       (.I0(loop_index61_reg_217_reg__0[46]),
        .I1(loop_index61_reg_217_reg__0[47]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[45]),
        .O(\exitcond676_reg_479[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_12 
       (.I0(loop_index61_reg_217_reg__0[43]),
        .I1(loop_index61_reg_217_reg__0[44]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[42]),
        .O(\exitcond676_reg_479[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_13 
       (.I0(loop_index61_reg_217_reg__0[40]),
        .I1(loop_index61_reg_217_reg__0[41]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[39]),
        .O(\exitcond676_reg_479[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_14 
       (.I0(loop_index61_reg_217_reg__0[37]),
        .I1(loop_index61_reg_217_reg__0[38]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[36]),
        .O(\exitcond676_reg_479[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_16 
       (.I0(loop_index61_reg_217_reg__0[34]),
        .I1(loop_index61_reg_217_reg__0[35]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[33]),
        .O(\exitcond676_reg_479[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h81000081)) 
    \exitcond676_reg_479[0]_i_17 
       (.I0(loop_index61_reg_217_reg__0[31]),
        .I1(sext_ln23_reg_461[31]),
        .I2(loop_index61_reg_217_reg__0[32]),
        .I3(sext_ln23_reg_461[30]),
        .I4(loop_index61_reg_217_reg__0[30]),
        .O(\exitcond676_reg_479[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_18 
       (.I0(loop_index61_reg_217_reg__0[29]),
        .I1(sext_ln23_reg_461[29]),
        .I2(loop_index61_reg_217_reg__0[28]),
        .I3(sext_ln23_reg_461[28]),
        .I4(sext_ln23_reg_461[27]),
        .I5(loop_index61_reg_217_reg__0[27]),
        .O(\exitcond676_reg_479[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_19 
       (.I0(loop_index61_reg_217_reg__0[26]),
        .I1(sext_ln23_reg_461[26]),
        .I2(loop_index61_reg_217_reg__0[25]),
        .I3(sext_ln23_reg_461[25]),
        .I4(sext_ln23_reg_461[24]),
        .I5(loop_index61_reg_217_reg__0[24]),
        .O(\exitcond676_reg_479[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_21 
       (.I0(loop_index61_reg_217_reg__0[23]),
        .I1(sext_ln23_reg_461[23]),
        .I2(loop_index61_reg_217_reg__0[22]),
        .I3(sext_ln23_reg_461[22]),
        .I4(sext_ln23_reg_461[21]),
        .I5(loop_index61_reg_217_reg__0[21]),
        .O(\exitcond676_reg_479[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_22 
       (.I0(loop_index61_reg_217_reg__0[20]),
        .I1(sext_ln23_reg_461[20]),
        .I2(loop_index61_reg_217_reg__0[18]),
        .I3(sext_ln23_reg_461[18]),
        .I4(sext_ln23_reg_461[19]),
        .I5(loop_index61_reg_217_reg__0[19]),
        .O(\exitcond676_reg_479[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_23 
       (.I0(loop_index61_reg_217_reg__0[17]),
        .I1(sext_ln23_reg_461[17]),
        .I2(loop_index61_reg_217_reg__0[16]),
        .I3(sext_ln23_reg_461[16]),
        .I4(sext_ln23_reg_461[15]),
        .I5(loop_index61_reg_217_reg__0[15]),
        .O(\exitcond676_reg_479[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_24 
       (.I0(loop_index61_reg_217_reg__0[14]),
        .I1(sext_ln23_reg_461[14]),
        .I2(loop_index61_reg_217_reg__0[13]),
        .I3(sext_ln23_reg_461[13]),
        .I4(sext_ln23_reg_461[12]),
        .I5(loop_index61_reg_217_reg__0[12]),
        .O(\exitcond676_reg_479[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_25 
       (.I0(loop_index61_reg_217_reg__0[11]),
        .I1(sext_ln23_reg_461[11]),
        .I2(loop_index61_reg_217_reg__0[10]),
        .I3(sext_ln23_reg_461[10]),
        .I4(sext_ln23_reg_461[9]),
        .I5(loop_index61_reg_217_reg[9]),
        .O(\exitcond676_reg_479[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_26 
       (.I0(loop_index61_reg_217_reg[8]),
        .I1(sext_ln23_reg_461[8]),
        .I2(loop_index61_reg_217_reg[6]),
        .I3(sext_ln23_reg_461[6]),
        .I4(sext_ln23_reg_461[7]),
        .I5(loop_index61_reg_217_reg[7]),
        .O(\exitcond676_reg_479[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_27 
       (.I0(loop_index61_reg_217_reg[5]),
        .I1(sext_ln23_reg_461[5]),
        .I2(loop_index61_reg_217_reg[4]),
        .I3(sext_ln23_reg_461[4]),
        .I4(sext_ln23_reg_461[3]),
        .I5(loop_index61_reg_217_reg[3]),
        .O(\exitcond676_reg_479[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond676_reg_479[0]_i_28 
       (.I0(sext_ln23_reg_461[0]),
        .I1(loop_index61_reg_217_reg[0]),
        .I2(loop_index61_reg_217_reg[2]),
        .I3(sext_ln23_reg_461[2]),
        .I4(loop_index61_reg_217_reg[1]),
        .I5(sext_ln23_reg_461[1]),
        .O(\exitcond676_reg_479[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_4 
       (.I0(loop_index61_reg_217_reg__0[61]),
        .I1(loop_index61_reg_217_reg__0[62]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[60]),
        .O(\exitcond676_reg_479[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_6 
       (.I0(loop_index61_reg_217_reg__0[58]),
        .I1(loop_index61_reg_217_reg__0[59]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[57]),
        .O(\exitcond676_reg_479[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_7 
       (.I0(loop_index61_reg_217_reg__0[55]),
        .I1(loop_index61_reg_217_reg__0[56]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[54]),
        .O(\exitcond676_reg_479[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_8 
       (.I0(loop_index61_reg_217_reg__0[52]),
        .I1(loop_index61_reg_217_reg__0[53]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[51]),
        .O(\exitcond676_reg_479[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \exitcond676_reg_479[0]_i_9 
       (.I0(loop_index61_reg_217_reg__0[49]),
        .I1(loop_index61_reg_217_reg__0[50]),
        .I2(sext_ln23_reg_461[31]),
        .I3(loop_index61_reg_217_reg__0[48]),
        .O(\exitcond676_reg_479[0]_i_9_n_0 ));
  FDRE \exitcond676_reg_479_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(\exitcond676_reg_479_reg_n_0_[0] ),
        .Q(exitcond676_reg_479_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond676_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(empty_22_reg_483_pp0_iter1_reg0),
        .D(ap_condition_pp0_exit_iter0_state9),
        .Q(\exitcond676_reg_479_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond676_reg_479_reg[0]_i_10 
       (.CI(\exitcond676_reg_479_reg[0]_i_15_n_0 ),
        .CO({\exitcond676_reg_479_reg[0]_i_10_n_0 ,\exitcond676_reg_479_reg[0]_i_10_n_1 ,\exitcond676_reg_479_reg[0]_i_10_n_2 ,\exitcond676_reg_479_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond676_reg_479_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\exitcond676_reg_479[0]_i_16_n_0 ,\exitcond676_reg_479[0]_i_17_n_0 ,\exitcond676_reg_479[0]_i_18_n_0 ,\exitcond676_reg_479[0]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond676_reg_479_reg[0]_i_15 
       (.CI(\exitcond676_reg_479_reg[0]_i_20_n_0 ),
        .CO({\exitcond676_reg_479_reg[0]_i_15_n_0 ,\exitcond676_reg_479_reg[0]_i_15_n_1 ,\exitcond676_reg_479_reg[0]_i_15_n_2 ,\exitcond676_reg_479_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond676_reg_479_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\exitcond676_reg_479[0]_i_21_n_0 ,\exitcond676_reg_479[0]_i_22_n_0 ,\exitcond676_reg_479[0]_i_23_n_0 ,\exitcond676_reg_479[0]_i_24_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond676_reg_479_reg[0]_i_2 
       (.CI(\exitcond676_reg_479_reg[0]_i_3_n_0 ),
        .CO({\NLW_exitcond676_reg_479_reg[0]_i_2_CO_UNCONNECTED [3:1],ap_condition_pp0_exit_iter0_state9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond676_reg_479_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\exitcond676_reg_479[0]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond676_reg_479_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\exitcond676_reg_479_reg[0]_i_20_n_0 ,\exitcond676_reg_479_reg[0]_i_20_n_1 ,\exitcond676_reg_479_reg[0]_i_20_n_2 ,\exitcond676_reg_479_reg[0]_i_20_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond676_reg_479_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\exitcond676_reg_479[0]_i_25_n_0 ,\exitcond676_reg_479[0]_i_26_n_0 ,\exitcond676_reg_479[0]_i_27_n_0 ,\exitcond676_reg_479[0]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond676_reg_479_reg[0]_i_3 
       (.CI(\exitcond676_reg_479_reg[0]_i_5_n_0 ),
        .CO({\exitcond676_reg_479_reg[0]_i_3_n_0 ,\exitcond676_reg_479_reg[0]_i_3_n_1 ,\exitcond676_reg_479_reg[0]_i_3_n_2 ,\exitcond676_reg_479_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond676_reg_479_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\exitcond676_reg_479[0]_i_6_n_0 ,\exitcond676_reg_479[0]_i_7_n_0 ,\exitcond676_reg_479[0]_i_8_n_0 ,\exitcond676_reg_479[0]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exitcond676_reg_479_reg[0]_i_5 
       (.CI(\exitcond676_reg_479_reg[0]_i_10_n_0 ),
        .CO({\exitcond676_reg_479_reg[0]_i_5_n_0 ,\exitcond676_reg_479_reg[0]_i_5_n_1 ,\exitcond676_reg_479_reg[0]_i_5_n_2 ,\exitcond676_reg_479_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond676_reg_479_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\exitcond676_reg_479[0]_i_11_n_0 ,\exitcond676_reg_479[0]_i_12_n_0 ,\exitcond676_reg_479[0]_i_13_n_0 ,\exitcond676_reg_479[0]_i_14_n_0 }));
  FDRE \gmem_addr_1_read_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_1_read_reg_513[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_1_read_reg_513[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_1_read_reg_513[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_1_read_reg_513[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_1_read_reg_513[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_1_read_reg_513[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_1_read_reg_513[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_1_read_reg_513[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_1_read_reg_513[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_1_read_reg_513[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_1_read_reg_513[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_1_read_reg_513[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_1_read_reg_513[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_1_read_reg_513[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_1_read_reg_513[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_513_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_5130),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_1_read_reg_513[9]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[0] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_read_reg_488[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[10] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_read_reg_488[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[11] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_read_reg_488[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[12] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_read_reg_488[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[13] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_read_reg_488[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[14] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_read_reg_488[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[15] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_read_reg_488[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[1] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_read_reg_488[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[2] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_read_reg_488[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[3] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_read_reg_488[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[4] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_read_reg_488[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[5] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_read_reg_488[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[6] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_read_reg_488[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[7] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_read_reg_488[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[8] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_read_reg_488[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_488_reg[9] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_read_reg_488[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi gmem_m_axi_U
       (.CO(ap_condition_pp0_exit_iter0_state9),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(wbuf_V_load_reg_5730),
        .Q(wbuf_V_load_reg_573),
        .SR(ap_rst_n_inv),
        .WEA(wbuf_V_ce0),
        .\ap_CS_fsm_reg[15] (gmem_m_axi_U_n_9),
        .\ap_CS_fsm_reg[15]_0 (gmem_m_axi_U_n_42),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm[19]_i_2_n_0 ),
        .\ap_CS_fsm_reg[20] (gmem_m_axi_U_n_24),
        .\ap_CS_fsm_reg[20]_0 (gmem_m_axi_U_n_104),
        .\ap_CS_fsm_reg[6] (gmem_m_axi_U_n_28),
        .\ap_CS_fsm_reg[7] (gmem_m_axi_U_n_7),
        .\ap_CS_fsm_reg[7]_0 (gmem_m_axi_U_n_32),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm[9]_i_2_n_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter1_reg_0(\exitcond676_reg_479_reg_n_0_[0] ),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(gmem_addr_1_read_reg_5130),
        .ap_enable_reg_pp1_iter1_reg_0(ap_condition_pp1_exit_iter0_state19),
        .ap_enable_reg_pp1_iter1_reg_1(\exitcond665_reg_504_reg_n_0_[0] ),
        .ap_enable_reg_pp1_iter1_reg_2(ap_enable_reg_pp1_iter1_reg_n_0),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg_n_0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter1_reg(gmem_m_axi_U_n_10),
        .ap_enable_reg_pp3_iter1_reg_0(ap_condition_pp3_exit_iter0_state29),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter2_reg_n_0),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter1_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\could_multi_bursts.awlen_buf_reg[3] (\^m_axi_gmem_AWLEN ),
        .\data_p1_reg[15] (gmem_RDATA),
        .\data_p1_reg[30] (dw_read_reg_447),
        .\data_p2_reg[30] (grp_fu_261_p4),
        .\data_p2_reg[63] (dim_read_reg_433),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .empty_22_reg_483_pp0_iter1_reg0(empty_22_reg_483_pp0_iter1_reg0),
        .empty_25_reg_508_pp1_iter1_reg0(empty_25_reg_508_pp1_iter1_reg0),
        .empty_n_reg({ap_NS_fsm[25],ap_NS_fsm[21:19],ap_NS_fsm[10:9],gmem_m_axi_U_n_19,ap_NS_fsm[0]}),
        .empty_n_reg_0({ap_CS_fsm_state36,\ap_CS_fsm_reg_n_0_[24] ,\ap_CS_fsm_reg_n_0_[21] ,ap_CS_fsm_pp3_stage0,ap_CS_fsm_state28,ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state18,ap_CS_fsm_state12,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_0_[6] ,\ap_CS_fsm_reg_n_0_[4] ,\ap_CS_fsm_reg_n_0_[2] ,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .exitcond3_reg_564(exitcond3_reg_564),
        .exitcond3_reg_564_pp3_iter1_reg(exitcond3_reg_564_pp3_iter1_reg),
        .\exitcond3_reg_564_reg[0] (gmem_m_axi_U_n_103),
        .exitcond665_reg_504_pp1_iter1_reg(exitcond665_reg_504_pp1_iter1_reg),
        .\exitcond665_reg_504_reg[0] (gmem_m_axi_U_n_8),
        .\exitcond665_reg_504_reg[0]_0 (dwbuf_V_we0),
        .\exitcond665_reg_504_reg[0]_1 (empty_25_reg_5080),
        .exitcond676_reg_479_pp0_iter1_reg(exitcond676_reg_479_pp0_iter1_reg),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .full_n_reg_1(gmem_m_axi_U_n_11),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_BVALID(gmem_BVALID),
        .icmp_ln23_reg_457(icmp_ln23_reg_457),
        .icmp_ln26_reg_528_pp2_iter3_reg(icmp_ln26_reg_528_pp2_iter3_reg),
        .loop_index55_reg_2280(loop_index55_reg_2280),
        .loop_index61_reg_2170(loop_index61_reg_2170),
        .loop_index_reg_2500(loop_index_reg_2500),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .p_33_in(p_33_in),
        .\state_reg[0] (gmem_m_axi_U_n_6),
        .\state_reg[0]_0 (p_29_in),
        .\state_reg[0]_1 (empty_22_reg_4830),
        .wbuf_V_ce1(wbuf_V_ce1),
        .wbuf_V_we0(wbuf_V_we0));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \i_reg_239[0]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_condition_pp2_exit_iter0_state23),
        .I3(ap_enable_reg_pp2_iter0),
        .O(i_reg_239));
  LUT3 #(
    .INIT(8'h20)) 
    \i_reg_239[0]_i_2 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_condition_pp2_exit_iter0_state23),
        .I2(ap_CS_fsm_pp2_stage0),
        .O(i_reg_2390));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_239[0]_i_4 
       (.I0(i_reg_239_reg[0]),
        .O(\i_reg_239[0]_i_4_n_0 ));
  FDRE \i_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[0]_i_3_n_7 ),
        .Q(i_reg_239_reg[0]),
        .R(i_reg_239));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_239_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_239_reg[0]_i_3_n_0 ,\i_reg_239_reg[0]_i_3_n_1 ,\i_reg_239_reg[0]_i_3_n_2 ,\i_reg_239_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_239_reg[0]_i_3_n_4 ,\i_reg_239_reg[0]_i_3_n_5 ,\i_reg_239_reg[0]_i_3_n_6 ,\i_reg_239_reg[0]_i_3_n_7 }),
        .S({i_reg_239_reg[3:1],\i_reg_239[0]_i_4_n_0 }));
  FDRE \i_reg_239_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[8]_i_1_n_5 ),
        .Q(i_reg_239_reg__0[10]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[8]_i_1_n_4 ),
        .Q(i_reg_239_reg__0[11]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[12]_i_1_n_7 ),
        .Q(i_reg_239_reg__0[12]),
        .R(i_reg_239));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_239_reg[12]_i_1 
       (.CI(\i_reg_239_reg[8]_i_1_n_0 ),
        .CO({\i_reg_239_reg[12]_i_1_n_0 ,\i_reg_239_reg[12]_i_1_n_1 ,\i_reg_239_reg[12]_i_1_n_2 ,\i_reg_239_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_239_reg[12]_i_1_n_4 ,\i_reg_239_reg[12]_i_1_n_5 ,\i_reg_239_reg[12]_i_1_n_6 ,\i_reg_239_reg[12]_i_1_n_7 }),
        .S(i_reg_239_reg__0[15:12]));
  FDRE \i_reg_239_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[12]_i_1_n_6 ),
        .Q(i_reg_239_reg__0[13]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[12]_i_1_n_5 ),
        .Q(i_reg_239_reg__0[14]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[12]_i_1_n_4 ),
        .Q(i_reg_239_reg__0[15]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[16]_i_1_n_7 ),
        .Q(i_reg_239_reg__0[16]),
        .R(i_reg_239));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_239_reg[16]_i_1 
       (.CI(\i_reg_239_reg[12]_i_1_n_0 ),
        .CO({\i_reg_239_reg[16]_i_1_n_0 ,\i_reg_239_reg[16]_i_1_n_1 ,\i_reg_239_reg[16]_i_1_n_2 ,\i_reg_239_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_239_reg[16]_i_1_n_4 ,\i_reg_239_reg[16]_i_1_n_5 ,\i_reg_239_reg[16]_i_1_n_6 ,\i_reg_239_reg[16]_i_1_n_7 }),
        .S(i_reg_239_reg__0[19:16]));
  FDRE \i_reg_239_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[16]_i_1_n_6 ),
        .Q(i_reg_239_reg__0[17]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[16]_i_1_n_5 ),
        .Q(i_reg_239_reg__0[18]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[16]_i_1_n_4 ),
        .Q(i_reg_239_reg__0[19]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[0]_i_3_n_6 ),
        .Q(i_reg_239_reg[1]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[20]_i_1_n_7 ),
        .Q(i_reg_239_reg__0[20]),
        .R(i_reg_239));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_239_reg[20]_i_1 
       (.CI(\i_reg_239_reg[16]_i_1_n_0 ),
        .CO({\i_reg_239_reg[20]_i_1_n_0 ,\i_reg_239_reg[20]_i_1_n_1 ,\i_reg_239_reg[20]_i_1_n_2 ,\i_reg_239_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_239_reg[20]_i_1_n_4 ,\i_reg_239_reg[20]_i_1_n_5 ,\i_reg_239_reg[20]_i_1_n_6 ,\i_reg_239_reg[20]_i_1_n_7 }),
        .S(i_reg_239_reg__0[23:20]));
  FDRE \i_reg_239_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[20]_i_1_n_6 ),
        .Q(i_reg_239_reg__0[21]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[20]_i_1_n_5 ),
        .Q(i_reg_239_reg__0[22]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[20]_i_1_n_4 ),
        .Q(i_reg_239_reg__0[23]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[24]_i_1_n_7 ),
        .Q(i_reg_239_reg__0[24]),
        .R(i_reg_239));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_239_reg[24]_i_1 
       (.CI(\i_reg_239_reg[20]_i_1_n_0 ),
        .CO({\i_reg_239_reg[24]_i_1_n_0 ,\i_reg_239_reg[24]_i_1_n_1 ,\i_reg_239_reg[24]_i_1_n_2 ,\i_reg_239_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_239_reg[24]_i_1_n_4 ,\i_reg_239_reg[24]_i_1_n_5 ,\i_reg_239_reg[24]_i_1_n_6 ,\i_reg_239_reg[24]_i_1_n_7 }),
        .S(i_reg_239_reg__0[27:24]));
  FDRE \i_reg_239_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[24]_i_1_n_6 ),
        .Q(i_reg_239_reg__0[25]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[24]_i_1_n_5 ),
        .Q(i_reg_239_reg__0[26]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[24]_i_1_n_4 ),
        .Q(i_reg_239_reg__0[27]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[28]_i_1_n_7 ),
        .Q(i_reg_239_reg__0[28]),
        .R(i_reg_239));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_239_reg[28]_i_1 
       (.CI(\i_reg_239_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_reg_239_reg[28]_i_1_CO_UNCONNECTED [3],\i_reg_239_reg[28]_i_1_n_1 ,\i_reg_239_reg[28]_i_1_n_2 ,\i_reg_239_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_239_reg[28]_i_1_n_4 ,\i_reg_239_reg[28]_i_1_n_5 ,\i_reg_239_reg[28]_i_1_n_6 ,\i_reg_239_reg[28]_i_1_n_7 }),
        .S(i_reg_239_reg__0[31:28]));
  FDRE \i_reg_239_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[28]_i_1_n_6 ),
        .Q(i_reg_239_reg__0[29]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[0]_i_3_n_5 ),
        .Q(i_reg_239_reg[2]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[28]_i_1_n_5 ),
        .Q(i_reg_239_reg__0[30]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[31] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[28]_i_1_n_4 ),
        .Q(i_reg_239_reg__0[31]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[0]_i_3_n_4 ),
        .Q(i_reg_239_reg[3]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[4]_i_1_n_7 ),
        .Q(i_reg_239_reg[4]),
        .R(i_reg_239));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_239_reg[4]_i_1 
       (.CI(\i_reg_239_reg[0]_i_3_n_0 ),
        .CO({\i_reg_239_reg[4]_i_1_n_0 ,\i_reg_239_reg[4]_i_1_n_1 ,\i_reg_239_reg[4]_i_1_n_2 ,\i_reg_239_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_239_reg[4]_i_1_n_4 ,\i_reg_239_reg[4]_i_1_n_5 ,\i_reg_239_reg[4]_i_1_n_6 ,\i_reg_239_reg[4]_i_1_n_7 }),
        .S(i_reg_239_reg[7:4]));
  FDRE \i_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[4]_i_1_n_6 ),
        .Q(i_reg_239_reg[5]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[4]_i_1_n_5 ),
        .Q(i_reg_239_reg[6]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[4]_i_1_n_4 ),
        .Q(i_reg_239_reg[7]),
        .R(i_reg_239));
  FDRE \i_reg_239_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[8]_i_1_n_7 ),
        .Q(i_reg_239_reg[8]),
        .R(i_reg_239));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_239_reg[8]_i_1 
       (.CI(\i_reg_239_reg[4]_i_1_n_0 ),
        .CO({\i_reg_239_reg[8]_i_1_n_0 ,\i_reg_239_reg[8]_i_1_n_1 ,\i_reg_239_reg[8]_i_1_n_2 ,\i_reg_239_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_239_reg[8]_i_1_n_4 ,\i_reg_239_reg[8]_i_1_n_5 ,\i_reg_239_reg[8]_i_1_n_6 ,\i_reg_239_reg[8]_i_1_n_7 }),
        .S({i_reg_239_reg__0[11:10],i_reg_239_reg[9:8]}));
  FDRE \i_reg_239_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_2390),
        .D(\i_reg_239_reg[8]_i_1_n_6 ),
        .Q(i_reg_239_reg[9]),
        .R(i_reg_239));
  FDRE \icmp_ln23_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln23_fu_270_p2),
        .Q(icmp_ln23_reg_457),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_10 
       (.I0(i_reg_239_reg__0[12]),
        .I1(dim_read_reg_433[12]),
        .I2(i_reg_239_reg__0[13]),
        .I3(dim_read_reg_433[13]),
        .I4(dim_read_reg_433[14]),
        .I5(i_reg_239_reg__0[14]),
        .O(\icmp_ln26_reg_528[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_11 
       (.I0(i_reg_239_reg[9]),
        .I1(dim_read_reg_433[9]),
        .I2(i_reg_239_reg__0[10]),
        .I3(dim_read_reg_433[10]),
        .I4(dim_read_reg_433[11]),
        .I5(i_reg_239_reg__0[11]),
        .O(\icmp_ln26_reg_528[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_12 
       (.I0(i_reg_239_reg[7]),
        .I1(dim_read_reg_433[7]),
        .I2(i_reg_239_reg[6]),
        .I3(dim_read_reg_433[6]),
        .I4(dim_read_reg_433[8]),
        .I5(i_reg_239_reg[8]),
        .O(\icmp_ln26_reg_528[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_13 
       (.I0(i_reg_239_reg[4]),
        .I1(dim_read_reg_433[4]),
        .I2(i_reg_239_reg[3]),
        .I3(dim_read_reg_433[3]),
        .I4(dim_read_reg_433[5]),
        .I5(i_reg_239_reg[5]),
        .O(\icmp_ln26_reg_528[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_14 
       (.I0(i_reg_239_reg[0]),
        .I1(dim_read_reg_433[0]),
        .I2(i_reg_239_reg[1]),
        .I3(dim_read_reg_433[1]),
        .I4(dim_read_reg_433[2]),
        .I5(i_reg_239_reg[2]),
        .O(\icmp_ln26_reg_528[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln26_reg_528[0]_i_3 
       (.I0(dim_read_reg_433[31]),
        .I1(i_reg_239_reg__0[31]),
        .I2(dim_read_reg_433[30]),
        .I3(i_reg_239_reg__0[30]),
        .O(\icmp_ln26_reg_528[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_4 
       (.I0(i_reg_239_reg__0[27]),
        .I1(dim_read_reg_433[27]),
        .I2(i_reg_239_reg__0[28]),
        .I3(dim_read_reg_433[28]),
        .I4(dim_read_reg_433[29]),
        .I5(i_reg_239_reg__0[29]),
        .O(\icmp_ln26_reg_528[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_5 
       (.I0(i_reg_239_reg__0[24]),
        .I1(dim_read_reg_433[24]),
        .I2(i_reg_239_reg__0[25]),
        .I3(dim_read_reg_433[25]),
        .I4(dim_read_reg_433[26]),
        .I5(i_reg_239_reg__0[26]),
        .O(\icmp_ln26_reg_528[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_7 
       (.I0(i_reg_239_reg__0[22]),
        .I1(dim_read_reg_433[22]),
        .I2(i_reg_239_reg__0[21]),
        .I3(dim_read_reg_433[21]),
        .I4(dim_read_reg_433[23]),
        .I5(i_reg_239_reg__0[23]),
        .O(\icmp_ln26_reg_528[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_8 
       (.I0(i_reg_239_reg__0[18]),
        .I1(dim_read_reg_433[18]),
        .I2(i_reg_239_reg__0[19]),
        .I3(dim_read_reg_433[19]),
        .I4(dim_read_reg_433[20]),
        .I5(i_reg_239_reg__0[20]),
        .O(\icmp_ln26_reg_528[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln26_reg_528[0]_i_9 
       (.I0(i_reg_239_reg__0[15]),
        .I1(dim_read_reg_433[15]),
        .I2(i_reg_239_reg__0[16]),
        .I3(dim_read_reg_433[16]),
        .I4(dim_read_reg_433[17]),
        .I5(i_reg_239_reg__0[17]),
        .O(\icmp_ln26_reg_528[0]_i_9_n_0 ));
  FDRE \icmp_ln26_reg_528_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(icmp_ln26_reg_528),
        .Q(icmp_ln26_reg_528_pp2_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln26_reg_528_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln26_reg_528_pp2_iter1_reg),
        .Q(icmp_ln26_reg_528_pp2_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln26_reg_528_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln26_reg_528_pp2_iter2_reg),
        .Q(icmp_ln26_reg_528_pp2_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln26_reg_528_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(ap_condition_pp2_exit_iter0_state23),
        .Q(icmp_ln26_reg_528),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln26_reg_528_reg[0]_i_1 
       (.CI(\icmp_ln26_reg_528_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln26_reg_528_reg[0]_i_1_CO_UNCONNECTED [3],ap_condition_pp2_exit_iter0_state23,\icmp_ln26_reg_528_reg[0]_i_1_n_2 ,\icmp_ln26_reg_528_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln26_reg_528_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln26_reg_528[0]_i_3_n_0 ,\icmp_ln26_reg_528[0]_i_4_n_0 ,\icmp_ln26_reg_528[0]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln26_reg_528_reg[0]_i_2 
       (.CI(\icmp_ln26_reg_528_reg[0]_i_6_n_0 ),
        .CO({\icmp_ln26_reg_528_reg[0]_i_2_n_0 ,\icmp_ln26_reg_528_reg[0]_i_2_n_1 ,\icmp_ln26_reg_528_reg[0]_i_2_n_2 ,\icmp_ln26_reg_528_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln26_reg_528_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln26_reg_528[0]_i_7_n_0 ,\icmp_ln26_reg_528[0]_i_8_n_0 ,\icmp_ln26_reg_528[0]_i_9_n_0 ,\icmp_ln26_reg_528[0]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln26_reg_528_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\icmp_ln26_reg_528_reg[0]_i_6_n_0 ,\icmp_ln26_reg_528_reg[0]_i_6_n_1 ,\icmp_ln26_reg_528_reg[0]_i_6_n_2 ,\icmp_ln26_reg_528_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln26_reg_528_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln26_reg_528[0]_i_11_n_0 ,\icmp_ln26_reg_528[0]_i_12_n_0 ,\icmp_ln26_reg_528[0]_i_13_n_0 ,\icmp_ln26_reg_528[0]_i_14_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_index55_reg_228[0]_i_3 
       (.I0(loop_index55_reg_228_reg[0]),
        .O(\loop_index55_reg_228[0]_i_3_n_0 ));
  FDRE \loop_index55_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[0]_i_2_n_7 ),
        .Q(loop_index55_reg_228_reg[0]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\loop_index55_reg_228_reg[0]_i_2_n_0 ,\loop_index55_reg_228_reg[0]_i_2_n_1 ,\loop_index55_reg_228_reg[0]_i_2_n_2 ,\loop_index55_reg_228_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\loop_index55_reg_228_reg[0]_i_2_n_4 ,\loop_index55_reg_228_reg[0]_i_2_n_5 ,\loop_index55_reg_228_reg[0]_i_2_n_6 ,\loop_index55_reg_228_reg[0]_i_2_n_7 }),
        .S({loop_index55_reg_228_reg[3:1],\loop_index55_reg_228[0]_i_3_n_0 }));
  FDRE \loop_index55_reg_228_reg[10] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[8]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[10]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[11] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[8]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[11]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[12] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[12]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[12]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[12]_i_1 
       (.CI(\loop_index55_reg_228_reg[8]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[12]_i_1_n_0 ,\loop_index55_reg_228_reg[12]_i_1_n_1 ,\loop_index55_reg_228_reg[12]_i_1_n_2 ,\loop_index55_reg_228_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[12]_i_1_n_4 ,\loop_index55_reg_228_reg[12]_i_1_n_5 ,\loop_index55_reg_228_reg[12]_i_1_n_6 ,\loop_index55_reg_228_reg[12]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[15:12]));
  FDRE \loop_index55_reg_228_reg[13] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[12]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[13]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[14] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[12]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[14]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[15] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[12]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[15]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[16] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[16]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[16]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[16]_i_1 
       (.CI(\loop_index55_reg_228_reg[12]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[16]_i_1_n_0 ,\loop_index55_reg_228_reg[16]_i_1_n_1 ,\loop_index55_reg_228_reg[16]_i_1_n_2 ,\loop_index55_reg_228_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[16]_i_1_n_4 ,\loop_index55_reg_228_reg[16]_i_1_n_5 ,\loop_index55_reg_228_reg[16]_i_1_n_6 ,\loop_index55_reg_228_reg[16]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[19:16]));
  FDRE \loop_index55_reg_228_reg[17] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[16]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[17]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[18] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[16]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[18]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[19] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[16]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[19]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[0]_i_2_n_6 ),
        .Q(loop_index55_reg_228_reg[1]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[20] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[20]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[20]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[20]_i_1 
       (.CI(\loop_index55_reg_228_reg[16]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[20]_i_1_n_0 ,\loop_index55_reg_228_reg[20]_i_1_n_1 ,\loop_index55_reg_228_reg[20]_i_1_n_2 ,\loop_index55_reg_228_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[20]_i_1_n_4 ,\loop_index55_reg_228_reg[20]_i_1_n_5 ,\loop_index55_reg_228_reg[20]_i_1_n_6 ,\loop_index55_reg_228_reg[20]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[23:20]));
  FDRE \loop_index55_reg_228_reg[21] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[20]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[21]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[22] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[20]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[22]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[23] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[20]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[23]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[24] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[24]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[24]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[24]_i_1 
       (.CI(\loop_index55_reg_228_reg[20]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[24]_i_1_n_0 ,\loop_index55_reg_228_reg[24]_i_1_n_1 ,\loop_index55_reg_228_reg[24]_i_1_n_2 ,\loop_index55_reg_228_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[24]_i_1_n_4 ,\loop_index55_reg_228_reg[24]_i_1_n_5 ,\loop_index55_reg_228_reg[24]_i_1_n_6 ,\loop_index55_reg_228_reg[24]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[27:24]));
  FDRE \loop_index55_reg_228_reg[25] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[24]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[25]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[26] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[24]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[26]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[27] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[24]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[27]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[28] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[28]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[28]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[28]_i_1 
       (.CI(\loop_index55_reg_228_reg[24]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[28]_i_1_n_0 ,\loop_index55_reg_228_reg[28]_i_1_n_1 ,\loop_index55_reg_228_reg[28]_i_1_n_2 ,\loop_index55_reg_228_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[28]_i_1_n_4 ,\loop_index55_reg_228_reg[28]_i_1_n_5 ,\loop_index55_reg_228_reg[28]_i_1_n_6 ,\loop_index55_reg_228_reg[28]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[31:28]));
  FDRE \loop_index55_reg_228_reg[29] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[28]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[29]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[0]_i_2_n_5 ),
        .Q(loop_index55_reg_228_reg[2]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[30] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[28]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[30]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[31] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[28]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[31]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[32] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[32]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[32]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[32]_i_1 
       (.CI(\loop_index55_reg_228_reg[28]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[32]_i_1_n_0 ,\loop_index55_reg_228_reg[32]_i_1_n_1 ,\loop_index55_reg_228_reg[32]_i_1_n_2 ,\loop_index55_reg_228_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[32]_i_1_n_4 ,\loop_index55_reg_228_reg[32]_i_1_n_5 ,\loop_index55_reg_228_reg[32]_i_1_n_6 ,\loop_index55_reg_228_reg[32]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[35:32]));
  FDRE \loop_index55_reg_228_reg[33] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[32]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[33]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[34] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[32]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[34]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[35] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[32]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[35]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[36] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[36]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[36]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[36]_i_1 
       (.CI(\loop_index55_reg_228_reg[32]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[36]_i_1_n_0 ,\loop_index55_reg_228_reg[36]_i_1_n_1 ,\loop_index55_reg_228_reg[36]_i_1_n_2 ,\loop_index55_reg_228_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[36]_i_1_n_4 ,\loop_index55_reg_228_reg[36]_i_1_n_5 ,\loop_index55_reg_228_reg[36]_i_1_n_6 ,\loop_index55_reg_228_reg[36]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[39:36]));
  FDRE \loop_index55_reg_228_reg[37] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[36]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[37]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[38] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[36]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[38]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[39] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[36]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[39]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[0]_i_2_n_4 ),
        .Q(loop_index55_reg_228_reg[3]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[40] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[40]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[40]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[40]_i_1 
       (.CI(\loop_index55_reg_228_reg[36]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[40]_i_1_n_0 ,\loop_index55_reg_228_reg[40]_i_1_n_1 ,\loop_index55_reg_228_reg[40]_i_1_n_2 ,\loop_index55_reg_228_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[40]_i_1_n_4 ,\loop_index55_reg_228_reg[40]_i_1_n_5 ,\loop_index55_reg_228_reg[40]_i_1_n_6 ,\loop_index55_reg_228_reg[40]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[43:40]));
  FDRE \loop_index55_reg_228_reg[41] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[40]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[41]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[42] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[40]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[42]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[43] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[40]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[43]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[44] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[44]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[44]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[44]_i_1 
       (.CI(\loop_index55_reg_228_reg[40]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[44]_i_1_n_0 ,\loop_index55_reg_228_reg[44]_i_1_n_1 ,\loop_index55_reg_228_reg[44]_i_1_n_2 ,\loop_index55_reg_228_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[44]_i_1_n_4 ,\loop_index55_reg_228_reg[44]_i_1_n_5 ,\loop_index55_reg_228_reg[44]_i_1_n_6 ,\loop_index55_reg_228_reg[44]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[47:44]));
  FDRE \loop_index55_reg_228_reg[45] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[44]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[45]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[46] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[44]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[46]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[47] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[44]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[47]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[48] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[48]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[48]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[48]_i_1 
       (.CI(\loop_index55_reg_228_reg[44]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[48]_i_1_n_0 ,\loop_index55_reg_228_reg[48]_i_1_n_1 ,\loop_index55_reg_228_reg[48]_i_1_n_2 ,\loop_index55_reg_228_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[48]_i_1_n_4 ,\loop_index55_reg_228_reg[48]_i_1_n_5 ,\loop_index55_reg_228_reg[48]_i_1_n_6 ,\loop_index55_reg_228_reg[48]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[51:48]));
  FDRE \loop_index55_reg_228_reg[49] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[48]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[49]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[4]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg[4]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[4]_i_1 
       (.CI(\loop_index55_reg_228_reg[0]_i_2_n_0 ),
        .CO({\loop_index55_reg_228_reg[4]_i_1_n_0 ,\loop_index55_reg_228_reg[4]_i_1_n_1 ,\loop_index55_reg_228_reg[4]_i_1_n_2 ,\loop_index55_reg_228_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[4]_i_1_n_4 ,\loop_index55_reg_228_reg[4]_i_1_n_5 ,\loop_index55_reg_228_reg[4]_i_1_n_6 ,\loop_index55_reg_228_reg[4]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg[7:4]));
  FDRE \loop_index55_reg_228_reg[50] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[48]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[50]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[51] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[48]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[51]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[52] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[52]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[52]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[52]_i_1 
       (.CI(\loop_index55_reg_228_reg[48]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[52]_i_1_n_0 ,\loop_index55_reg_228_reg[52]_i_1_n_1 ,\loop_index55_reg_228_reg[52]_i_1_n_2 ,\loop_index55_reg_228_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[52]_i_1_n_4 ,\loop_index55_reg_228_reg[52]_i_1_n_5 ,\loop_index55_reg_228_reg[52]_i_1_n_6 ,\loop_index55_reg_228_reg[52]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[55:52]));
  FDRE \loop_index55_reg_228_reg[53] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[52]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[53]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[54] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[52]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[54]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[55] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[52]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[55]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[56] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[56]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[56]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[56]_i_1 
       (.CI(\loop_index55_reg_228_reg[52]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[56]_i_1_n_0 ,\loop_index55_reg_228_reg[56]_i_1_n_1 ,\loop_index55_reg_228_reg[56]_i_1_n_2 ,\loop_index55_reg_228_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[56]_i_1_n_4 ,\loop_index55_reg_228_reg[56]_i_1_n_5 ,\loop_index55_reg_228_reg[56]_i_1_n_6 ,\loop_index55_reg_228_reg[56]_i_1_n_7 }),
        .S(loop_index55_reg_228_reg__0[59:56]));
  FDRE \loop_index55_reg_228_reg[57] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[56]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[57]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[58] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[56]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[58]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[59] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[56]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg__0[59]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[4]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg[5]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[60] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[60]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg__0[60]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[60]_i_1 
       (.CI(\loop_index55_reg_228_reg[56]_i_1_n_0 ),
        .CO({\NLW_loop_index55_reg_228_reg[60]_i_1_CO_UNCONNECTED [3:2],\loop_index55_reg_228_reg[60]_i_1_n_2 ,\loop_index55_reg_228_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_index55_reg_228_reg[60]_i_1_O_UNCONNECTED [3],\loop_index55_reg_228_reg[60]_i_1_n_5 ,\loop_index55_reg_228_reg[60]_i_1_n_6 ,\loop_index55_reg_228_reg[60]_i_1_n_7 }),
        .S({1'b0,loop_index55_reg_228_reg__0[62:60]}));
  FDRE \loop_index55_reg_228_reg[61] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[60]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg__0[61]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[62] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[60]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg__0[62]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[4]_i_1_n_5 ),
        .Q(loop_index55_reg_228_reg[6]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[4]_i_1_n_4 ),
        .Q(loop_index55_reg_228_reg[7]),
        .R(ap_CS_fsm_state18));
  FDRE \loop_index55_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[8]_i_1_n_7 ),
        .Q(loop_index55_reg_228_reg[8]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index55_reg_228_reg[8]_i_1 
       (.CI(\loop_index55_reg_228_reg[4]_i_1_n_0 ),
        .CO({\loop_index55_reg_228_reg[8]_i_1_n_0 ,\loop_index55_reg_228_reg[8]_i_1_n_1 ,\loop_index55_reg_228_reg[8]_i_1_n_2 ,\loop_index55_reg_228_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index55_reg_228_reg[8]_i_1_n_4 ,\loop_index55_reg_228_reg[8]_i_1_n_5 ,\loop_index55_reg_228_reg[8]_i_1_n_6 ,\loop_index55_reg_228_reg[8]_i_1_n_7 }),
        .S({loop_index55_reg_228_reg__0[11:10],loop_index55_reg_228_reg[9:8]}));
  FDRE \loop_index55_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(loop_index55_reg_2280),
        .D(\loop_index55_reg_228_reg[8]_i_1_n_6 ),
        .Q(loop_index55_reg_228_reg[9]),
        .R(ap_CS_fsm_state18));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_index61_reg_217[0]_i_3 
       (.I0(loop_index61_reg_217_reg[0]),
        .O(\loop_index61_reg_217[0]_i_3_n_0 ));
  FDRE \loop_index61_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[0]_i_2_n_7 ),
        .Q(loop_index61_reg_217_reg[0]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\loop_index61_reg_217_reg[0]_i_2_n_0 ,\loop_index61_reg_217_reg[0]_i_2_n_1 ,\loop_index61_reg_217_reg[0]_i_2_n_2 ,\loop_index61_reg_217_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\loop_index61_reg_217_reg[0]_i_2_n_4 ,\loop_index61_reg_217_reg[0]_i_2_n_5 ,\loop_index61_reg_217_reg[0]_i_2_n_6 ,\loop_index61_reg_217_reg[0]_i_2_n_7 }),
        .S({loop_index61_reg_217_reg[3:1],\loop_index61_reg_217[0]_i_3_n_0 }));
  FDRE \loop_index61_reg_217_reg[10] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[8]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[10]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[11] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[8]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[11]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[12] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[12]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[12]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[12]_i_1 
       (.CI(\loop_index61_reg_217_reg[8]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[12]_i_1_n_0 ,\loop_index61_reg_217_reg[12]_i_1_n_1 ,\loop_index61_reg_217_reg[12]_i_1_n_2 ,\loop_index61_reg_217_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[12]_i_1_n_4 ,\loop_index61_reg_217_reg[12]_i_1_n_5 ,\loop_index61_reg_217_reg[12]_i_1_n_6 ,\loop_index61_reg_217_reg[12]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[15:12]));
  FDRE \loop_index61_reg_217_reg[13] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[12]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[13]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[14] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[12]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[14]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[15] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[12]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[15]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[16] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[16]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[16]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[16]_i_1 
       (.CI(\loop_index61_reg_217_reg[12]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[16]_i_1_n_0 ,\loop_index61_reg_217_reg[16]_i_1_n_1 ,\loop_index61_reg_217_reg[16]_i_1_n_2 ,\loop_index61_reg_217_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[16]_i_1_n_4 ,\loop_index61_reg_217_reg[16]_i_1_n_5 ,\loop_index61_reg_217_reg[16]_i_1_n_6 ,\loop_index61_reg_217_reg[16]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[19:16]));
  FDRE \loop_index61_reg_217_reg[17] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[16]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[17]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[18] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[16]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[18]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[19] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[16]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[19]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[1] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[0]_i_2_n_6 ),
        .Q(loop_index61_reg_217_reg[1]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[20] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[20]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[20]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[20]_i_1 
       (.CI(\loop_index61_reg_217_reg[16]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[20]_i_1_n_0 ,\loop_index61_reg_217_reg[20]_i_1_n_1 ,\loop_index61_reg_217_reg[20]_i_1_n_2 ,\loop_index61_reg_217_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[20]_i_1_n_4 ,\loop_index61_reg_217_reg[20]_i_1_n_5 ,\loop_index61_reg_217_reg[20]_i_1_n_6 ,\loop_index61_reg_217_reg[20]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[23:20]));
  FDRE \loop_index61_reg_217_reg[21] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[20]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[21]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[22] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[20]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[22]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[23] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[20]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[23]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[24] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[24]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[24]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[24]_i_1 
       (.CI(\loop_index61_reg_217_reg[20]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[24]_i_1_n_0 ,\loop_index61_reg_217_reg[24]_i_1_n_1 ,\loop_index61_reg_217_reg[24]_i_1_n_2 ,\loop_index61_reg_217_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[24]_i_1_n_4 ,\loop_index61_reg_217_reg[24]_i_1_n_5 ,\loop_index61_reg_217_reg[24]_i_1_n_6 ,\loop_index61_reg_217_reg[24]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[27:24]));
  FDRE \loop_index61_reg_217_reg[25] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[24]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[25]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[26] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[24]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[26]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[27] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[24]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[27]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[28] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[28]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[28]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[28]_i_1 
       (.CI(\loop_index61_reg_217_reg[24]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[28]_i_1_n_0 ,\loop_index61_reg_217_reg[28]_i_1_n_1 ,\loop_index61_reg_217_reg[28]_i_1_n_2 ,\loop_index61_reg_217_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[28]_i_1_n_4 ,\loop_index61_reg_217_reg[28]_i_1_n_5 ,\loop_index61_reg_217_reg[28]_i_1_n_6 ,\loop_index61_reg_217_reg[28]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[31:28]));
  FDRE \loop_index61_reg_217_reg[29] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[28]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[29]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[2] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[0]_i_2_n_5 ),
        .Q(loop_index61_reg_217_reg[2]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[30] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[28]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[30]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[31] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[28]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[31]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[32] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[32]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[32]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[32]_i_1 
       (.CI(\loop_index61_reg_217_reg[28]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[32]_i_1_n_0 ,\loop_index61_reg_217_reg[32]_i_1_n_1 ,\loop_index61_reg_217_reg[32]_i_1_n_2 ,\loop_index61_reg_217_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[32]_i_1_n_4 ,\loop_index61_reg_217_reg[32]_i_1_n_5 ,\loop_index61_reg_217_reg[32]_i_1_n_6 ,\loop_index61_reg_217_reg[32]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[35:32]));
  FDRE \loop_index61_reg_217_reg[33] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[32]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[33]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[34] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[32]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[34]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[35] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[32]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[35]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[36] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[36]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[36]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[36]_i_1 
       (.CI(\loop_index61_reg_217_reg[32]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[36]_i_1_n_0 ,\loop_index61_reg_217_reg[36]_i_1_n_1 ,\loop_index61_reg_217_reg[36]_i_1_n_2 ,\loop_index61_reg_217_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[36]_i_1_n_4 ,\loop_index61_reg_217_reg[36]_i_1_n_5 ,\loop_index61_reg_217_reg[36]_i_1_n_6 ,\loop_index61_reg_217_reg[36]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[39:36]));
  FDRE \loop_index61_reg_217_reg[37] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[36]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[37]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[38] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[36]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[38]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[39] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[36]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[39]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[3] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[0]_i_2_n_4 ),
        .Q(loop_index61_reg_217_reg[3]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[40] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[40]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[40]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[40]_i_1 
       (.CI(\loop_index61_reg_217_reg[36]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[40]_i_1_n_0 ,\loop_index61_reg_217_reg[40]_i_1_n_1 ,\loop_index61_reg_217_reg[40]_i_1_n_2 ,\loop_index61_reg_217_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[40]_i_1_n_4 ,\loop_index61_reg_217_reg[40]_i_1_n_5 ,\loop_index61_reg_217_reg[40]_i_1_n_6 ,\loop_index61_reg_217_reg[40]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[43:40]));
  FDRE \loop_index61_reg_217_reg[41] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[40]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[41]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[42] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[40]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[42]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[43] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[40]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[43]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[44] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[44]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[44]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[44]_i_1 
       (.CI(\loop_index61_reg_217_reg[40]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[44]_i_1_n_0 ,\loop_index61_reg_217_reg[44]_i_1_n_1 ,\loop_index61_reg_217_reg[44]_i_1_n_2 ,\loop_index61_reg_217_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[44]_i_1_n_4 ,\loop_index61_reg_217_reg[44]_i_1_n_5 ,\loop_index61_reg_217_reg[44]_i_1_n_6 ,\loop_index61_reg_217_reg[44]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[47:44]));
  FDRE \loop_index61_reg_217_reg[45] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[44]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[45]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[46] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[44]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[46]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[47] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[44]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[47]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[48] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[48]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[48]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[48]_i_1 
       (.CI(\loop_index61_reg_217_reg[44]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[48]_i_1_n_0 ,\loop_index61_reg_217_reg[48]_i_1_n_1 ,\loop_index61_reg_217_reg[48]_i_1_n_2 ,\loop_index61_reg_217_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[48]_i_1_n_4 ,\loop_index61_reg_217_reg[48]_i_1_n_5 ,\loop_index61_reg_217_reg[48]_i_1_n_6 ,\loop_index61_reg_217_reg[48]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[51:48]));
  FDRE \loop_index61_reg_217_reg[49] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[48]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[49]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[4] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[4]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg[4]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[4]_i_1 
       (.CI(\loop_index61_reg_217_reg[0]_i_2_n_0 ),
        .CO({\loop_index61_reg_217_reg[4]_i_1_n_0 ,\loop_index61_reg_217_reg[4]_i_1_n_1 ,\loop_index61_reg_217_reg[4]_i_1_n_2 ,\loop_index61_reg_217_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[4]_i_1_n_4 ,\loop_index61_reg_217_reg[4]_i_1_n_5 ,\loop_index61_reg_217_reg[4]_i_1_n_6 ,\loop_index61_reg_217_reg[4]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg[7:4]));
  FDRE \loop_index61_reg_217_reg[50] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[48]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[50]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[51] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[48]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[51]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[52] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[52]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[52]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[52]_i_1 
       (.CI(\loop_index61_reg_217_reg[48]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[52]_i_1_n_0 ,\loop_index61_reg_217_reg[52]_i_1_n_1 ,\loop_index61_reg_217_reg[52]_i_1_n_2 ,\loop_index61_reg_217_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[52]_i_1_n_4 ,\loop_index61_reg_217_reg[52]_i_1_n_5 ,\loop_index61_reg_217_reg[52]_i_1_n_6 ,\loop_index61_reg_217_reg[52]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[55:52]));
  FDRE \loop_index61_reg_217_reg[53] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[52]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[53]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[54] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[52]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[54]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[55] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[52]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[55]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[56] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[56]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[56]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[56]_i_1 
       (.CI(\loop_index61_reg_217_reg[52]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[56]_i_1_n_0 ,\loop_index61_reg_217_reg[56]_i_1_n_1 ,\loop_index61_reg_217_reg[56]_i_1_n_2 ,\loop_index61_reg_217_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[56]_i_1_n_4 ,\loop_index61_reg_217_reg[56]_i_1_n_5 ,\loop_index61_reg_217_reg[56]_i_1_n_6 ,\loop_index61_reg_217_reg[56]_i_1_n_7 }),
        .S(loop_index61_reg_217_reg__0[59:56]));
  FDRE \loop_index61_reg_217_reg[57] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[56]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[57]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[58] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[56]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[58]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[59] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[56]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg__0[59]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[5] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[4]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg[5]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[60] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[60]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg__0[60]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[60]_i_1 
       (.CI(\loop_index61_reg_217_reg[56]_i_1_n_0 ),
        .CO({\NLW_loop_index61_reg_217_reg[60]_i_1_CO_UNCONNECTED [3:2],\loop_index61_reg_217_reg[60]_i_1_n_2 ,\loop_index61_reg_217_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_index61_reg_217_reg[60]_i_1_O_UNCONNECTED [3],\loop_index61_reg_217_reg[60]_i_1_n_5 ,\loop_index61_reg_217_reg[60]_i_1_n_6 ,\loop_index61_reg_217_reg[60]_i_1_n_7 }),
        .S({1'b0,loop_index61_reg_217_reg__0[62:60]}));
  FDRE \loop_index61_reg_217_reg[61] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[60]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg__0[61]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[62] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[60]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg__0[62]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[6] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[4]_i_1_n_5 ),
        .Q(loop_index61_reg_217_reg[6]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[7] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[4]_i_1_n_4 ),
        .Q(loop_index61_reg_217_reg[7]),
        .R(ap_CS_fsm_state8));
  FDRE \loop_index61_reg_217_reg[8] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[8]_i_1_n_7 ),
        .Q(loop_index61_reg_217_reg[8]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index61_reg_217_reg[8]_i_1 
       (.CI(\loop_index61_reg_217_reg[4]_i_1_n_0 ),
        .CO({\loop_index61_reg_217_reg[8]_i_1_n_0 ,\loop_index61_reg_217_reg[8]_i_1_n_1 ,\loop_index61_reg_217_reg[8]_i_1_n_2 ,\loop_index61_reg_217_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index61_reg_217_reg[8]_i_1_n_4 ,\loop_index61_reg_217_reg[8]_i_1_n_5 ,\loop_index61_reg_217_reg[8]_i_1_n_6 ,\loop_index61_reg_217_reg[8]_i_1_n_7 }),
        .S({loop_index61_reg_217_reg__0[11:10],loop_index61_reg_217_reg[9:8]}));
  FDRE \loop_index61_reg_217_reg[9] 
       (.C(ap_clk),
        .CE(loop_index61_reg_2170),
        .D(\loop_index61_reg_217_reg[8]_i_1_n_6 ),
        .Q(loop_index61_reg_217_reg[9]),
        .R(ap_CS_fsm_state8));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_index_reg_250[0]_i_3 
       (.I0(loop_index_reg_250_reg[0]),
        .O(\loop_index_reg_250[0]_i_3_n_0 ));
  FDRE \loop_index_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[0]_i_2_n_7 ),
        .Q(loop_index_reg_250_reg[0]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\loop_index_reg_250_reg[0]_i_2_n_0 ,\loop_index_reg_250_reg[0]_i_2_n_1 ,\loop_index_reg_250_reg[0]_i_2_n_2 ,\loop_index_reg_250_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\loop_index_reg_250_reg[0]_i_2_n_4 ,\loop_index_reg_250_reg[0]_i_2_n_5 ,\loop_index_reg_250_reg[0]_i_2_n_6 ,\loop_index_reg_250_reg[0]_i_2_n_7 }),
        .S({loop_index_reg_250_reg[3:1],\loop_index_reg_250[0]_i_3_n_0 }));
  FDRE \loop_index_reg_250_reg[10] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[8]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[10]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[11] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[8]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[11]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[12] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[12]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[12]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[12]_i_1 
       (.CI(\loop_index_reg_250_reg[8]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[12]_i_1_n_0 ,\loop_index_reg_250_reg[12]_i_1_n_1 ,\loop_index_reg_250_reg[12]_i_1_n_2 ,\loop_index_reg_250_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[12]_i_1_n_4 ,\loop_index_reg_250_reg[12]_i_1_n_5 ,\loop_index_reg_250_reg[12]_i_1_n_6 ,\loop_index_reg_250_reg[12]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[15:12]));
  FDRE \loop_index_reg_250_reg[13] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[12]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[13]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[14] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[12]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[14]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[15] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[12]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[15]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[16] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[16]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[16]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[16]_i_1 
       (.CI(\loop_index_reg_250_reg[12]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[16]_i_1_n_0 ,\loop_index_reg_250_reg[16]_i_1_n_1 ,\loop_index_reg_250_reg[16]_i_1_n_2 ,\loop_index_reg_250_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[16]_i_1_n_4 ,\loop_index_reg_250_reg[16]_i_1_n_5 ,\loop_index_reg_250_reg[16]_i_1_n_6 ,\loop_index_reg_250_reg[16]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[19:16]));
  FDRE \loop_index_reg_250_reg[17] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[16]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[17]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[18] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[16]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[18]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[19] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[16]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[19]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[0]_i_2_n_6 ),
        .Q(loop_index_reg_250_reg[1]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[20] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[20]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[20]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[20]_i_1 
       (.CI(\loop_index_reg_250_reg[16]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[20]_i_1_n_0 ,\loop_index_reg_250_reg[20]_i_1_n_1 ,\loop_index_reg_250_reg[20]_i_1_n_2 ,\loop_index_reg_250_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[20]_i_1_n_4 ,\loop_index_reg_250_reg[20]_i_1_n_5 ,\loop_index_reg_250_reg[20]_i_1_n_6 ,\loop_index_reg_250_reg[20]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[23:20]));
  FDRE \loop_index_reg_250_reg[21] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[20]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[21]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[22] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[20]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[22]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[23] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[20]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[23]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[24] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[24]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[24]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[24]_i_1 
       (.CI(\loop_index_reg_250_reg[20]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[24]_i_1_n_0 ,\loop_index_reg_250_reg[24]_i_1_n_1 ,\loop_index_reg_250_reg[24]_i_1_n_2 ,\loop_index_reg_250_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[24]_i_1_n_4 ,\loop_index_reg_250_reg[24]_i_1_n_5 ,\loop_index_reg_250_reg[24]_i_1_n_6 ,\loop_index_reg_250_reg[24]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[27:24]));
  FDRE \loop_index_reg_250_reg[25] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[24]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[25]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[26] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[24]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[26]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[27] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[24]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[27]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[28] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[28]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[28]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[28]_i_1 
       (.CI(\loop_index_reg_250_reg[24]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[28]_i_1_n_0 ,\loop_index_reg_250_reg[28]_i_1_n_1 ,\loop_index_reg_250_reg[28]_i_1_n_2 ,\loop_index_reg_250_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[28]_i_1_n_4 ,\loop_index_reg_250_reg[28]_i_1_n_5 ,\loop_index_reg_250_reg[28]_i_1_n_6 ,\loop_index_reg_250_reg[28]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[31:28]));
  FDRE \loop_index_reg_250_reg[29] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[28]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[29]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[0]_i_2_n_5 ),
        .Q(loop_index_reg_250_reg[2]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[30] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[28]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[30]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[31] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[28]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[31]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[32] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[32]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[32]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[32]_i_1 
       (.CI(\loop_index_reg_250_reg[28]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[32]_i_1_n_0 ,\loop_index_reg_250_reg[32]_i_1_n_1 ,\loop_index_reg_250_reg[32]_i_1_n_2 ,\loop_index_reg_250_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[32]_i_1_n_4 ,\loop_index_reg_250_reg[32]_i_1_n_5 ,\loop_index_reg_250_reg[32]_i_1_n_6 ,\loop_index_reg_250_reg[32]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[35:32]));
  FDRE \loop_index_reg_250_reg[33] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[32]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[33]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[34] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[32]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[34]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[35] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[32]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[35]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[36] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[36]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[36]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[36]_i_1 
       (.CI(\loop_index_reg_250_reg[32]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[36]_i_1_n_0 ,\loop_index_reg_250_reg[36]_i_1_n_1 ,\loop_index_reg_250_reg[36]_i_1_n_2 ,\loop_index_reg_250_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[36]_i_1_n_4 ,\loop_index_reg_250_reg[36]_i_1_n_5 ,\loop_index_reg_250_reg[36]_i_1_n_6 ,\loop_index_reg_250_reg[36]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[39:36]));
  FDRE \loop_index_reg_250_reg[37] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[36]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[37]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[38] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[36]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[38]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[39] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[36]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[39]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[0]_i_2_n_4 ),
        .Q(loop_index_reg_250_reg[3]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[40] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[40]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[40]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[40]_i_1 
       (.CI(\loop_index_reg_250_reg[36]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[40]_i_1_n_0 ,\loop_index_reg_250_reg[40]_i_1_n_1 ,\loop_index_reg_250_reg[40]_i_1_n_2 ,\loop_index_reg_250_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[40]_i_1_n_4 ,\loop_index_reg_250_reg[40]_i_1_n_5 ,\loop_index_reg_250_reg[40]_i_1_n_6 ,\loop_index_reg_250_reg[40]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[43:40]));
  FDRE \loop_index_reg_250_reg[41] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[40]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[41]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[42] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[40]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[42]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[43] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[40]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[43]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[44] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[44]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[44]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[44]_i_1 
       (.CI(\loop_index_reg_250_reg[40]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[44]_i_1_n_0 ,\loop_index_reg_250_reg[44]_i_1_n_1 ,\loop_index_reg_250_reg[44]_i_1_n_2 ,\loop_index_reg_250_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[44]_i_1_n_4 ,\loop_index_reg_250_reg[44]_i_1_n_5 ,\loop_index_reg_250_reg[44]_i_1_n_6 ,\loop_index_reg_250_reg[44]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[47:44]));
  FDRE \loop_index_reg_250_reg[45] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[44]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[45]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[46] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[44]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[46]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[47] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[44]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[47]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[48] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[48]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[48]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[48]_i_1 
       (.CI(\loop_index_reg_250_reg[44]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[48]_i_1_n_0 ,\loop_index_reg_250_reg[48]_i_1_n_1 ,\loop_index_reg_250_reg[48]_i_1_n_2 ,\loop_index_reg_250_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[48]_i_1_n_4 ,\loop_index_reg_250_reg[48]_i_1_n_5 ,\loop_index_reg_250_reg[48]_i_1_n_6 ,\loop_index_reg_250_reg[48]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[51:48]));
  FDRE \loop_index_reg_250_reg[49] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[48]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[49]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[4]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[4]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[4]_i_1 
       (.CI(\loop_index_reg_250_reg[0]_i_2_n_0 ),
        .CO({\loop_index_reg_250_reg[4]_i_1_n_0 ,\loop_index_reg_250_reg[4]_i_1_n_1 ,\loop_index_reg_250_reg[4]_i_1_n_2 ,\loop_index_reg_250_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[4]_i_1_n_4 ,\loop_index_reg_250_reg[4]_i_1_n_5 ,\loop_index_reg_250_reg[4]_i_1_n_6 ,\loop_index_reg_250_reg[4]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[7:4]));
  FDRE \loop_index_reg_250_reg[50] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[48]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[50]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[51] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[48]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[51]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[52] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[52]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[52]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[52]_i_1 
       (.CI(\loop_index_reg_250_reg[48]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[52]_i_1_n_0 ,\loop_index_reg_250_reg[52]_i_1_n_1 ,\loop_index_reg_250_reg[52]_i_1_n_2 ,\loop_index_reg_250_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[52]_i_1_n_4 ,\loop_index_reg_250_reg[52]_i_1_n_5 ,\loop_index_reg_250_reg[52]_i_1_n_6 ,\loop_index_reg_250_reg[52]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[55:52]));
  FDRE \loop_index_reg_250_reg[53] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[52]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[53]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[54] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[52]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[54]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[55] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[52]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[55]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[56] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[56]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[56]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[56]_i_1 
       (.CI(\loop_index_reg_250_reg[52]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[56]_i_1_n_0 ,\loop_index_reg_250_reg[56]_i_1_n_1 ,\loop_index_reg_250_reg[56]_i_1_n_2 ,\loop_index_reg_250_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[56]_i_1_n_4 ,\loop_index_reg_250_reg[56]_i_1_n_5 ,\loop_index_reg_250_reg[56]_i_1_n_6 ,\loop_index_reg_250_reg[56]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[59:56]));
  FDRE \loop_index_reg_250_reg[57] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[56]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[57]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[58] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[56]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[58]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[59] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[56]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[59]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[4]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[5]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[60] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[60]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[60]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[60]_i_1 
       (.CI(\loop_index_reg_250_reg[56]_i_1_n_0 ),
        .CO({\NLW_loop_index_reg_250_reg[60]_i_1_CO_UNCONNECTED [3:2],\loop_index_reg_250_reg[60]_i_1_n_2 ,\loop_index_reg_250_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_index_reg_250_reg[60]_i_1_O_UNCONNECTED [3],\loop_index_reg_250_reg[60]_i_1_n_5 ,\loop_index_reg_250_reg[60]_i_1_n_6 ,\loop_index_reg_250_reg[60]_i_1_n_7 }),
        .S({1'b0,loop_index_reg_250_reg[62:60]}));
  FDRE \loop_index_reg_250_reg[61] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[60]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[61]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[62] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[60]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[62]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[4]_i_1_n_5 ),
        .Q(loop_index_reg_250_reg[6]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[4]_i_1_n_4 ),
        .Q(loop_index_reg_250_reg[7]),
        .R(gmem_AWVALID));
  FDRE \loop_index_reg_250_reg[8] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[8]_i_1_n_7 ),
        .Q(loop_index_reg_250_reg[8]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_index_reg_250_reg[8]_i_1 
       (.CI(\loop_index_reg_250_reg[4]_i_1_n_0 ),
        .CO({\loop_index_reg_250_reg[8]_i_1_n_0 ,\loop_index_reg_250_reg[8]_i_1_n_1 ,\loop_index_reg_250_reg[8]_i_1_n_2 ,\loop_index_reg_250_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_reg_250_reg[8]_i_1_n_4 ,\loop_index_reg_250_reg[8]_i_1_n_5 ,\loop_index_reg_250_reg[8]_i_1_n_6 ,\loop_index_reg_250_reg[8]_i_1_n_7 }),
        .S(loop_index_reg_250_reg[11:8]));
  FDRE \loop_index_reg_250_reg[9] 
       (.C(ap_clk),
        .CE(loop_index_reg_2500),
        .D(\loop_index_reg_250_reg[8]_i_1_n_6 ),
        .Q(loop_index_reg_250_reg[9]),
        .R(gmem_AWVALID));
  FDRE \lr_read_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[0]),
        .Q(lr_read_reg_442[0]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[10]),
        .Q(lr_read_reg_442[10]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[11]),
        .Q(lr_read_reg_442[11]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[12]),
        .Q(lr_read_reg_442[12]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[13]),
        .Q(lr_read_reg_442[13]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[14]),
        .Q(lr_read_reg_442[14]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[15]),
        .Q(lr_read_reg_442[15]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[1]),
        .Q(lr_read_reg_442[1]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[2]),
        .Q(lr_read_reg_442[2]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[3]),
        .Q(lr_read_reg_442[3]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[4]),
        .Q(lr_read_reg_442[4]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[5]),
        .Q(lr_read_reg_442[5]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[6]),
        .Q(lr_read_reg_442[6]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[7]),
        .Q(lr_read_reg_442[7]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[8]),
        .Q(lr_read_reg_442[8]),
        .R(1'b0));
  FDRE \lr_read_reg_442_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lr[9]),
        .Q(lr_read_reg_442[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_mac_mulsub_16s_16s_29ns_29_4_1 mac_mulsub_16s_16s_29ns_29_4_1_U1
       (.D(wbuf_V_q1),
        .DIADI(wbuf_V_d0),
        .DOADO(dwbuf_V_q0),
        .Q(ap_CS_fsm_state22),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .p_reg_reg(lr_read_reg_442),
        .ram_reg(gmem_addr_read_reg_488));
  FDRE \sext_ln23_reg_461_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[0]),
        .Q(sext_ln23_reg_461[0]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[10]),
        .Q(sext_ln23_reg_461[10]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[11]),
        .Q(sext_ln23_reg_461[11]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[12]),
        .Q(sext_ln23_reg_461[12]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[13]),
        .Q(sext_ln23_reg_461[13]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[14]),
        .Q(sext_ln23_reg_461[14]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[15]),
        .Q(sext_ln23_reg_461[15]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[16]),
        .Q(sext_ln23_reg_461[16]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[17]),
        .Q(sext_ln23_reg_461[17]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[18]),
        .Q(sext_ln23_reg_461[18]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[19]),
        .Q(sext_ln23_reg_461[19]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[1]),
        .Q(sext_ln23_reg_461[1]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[20]),
        .Q(sext_ln23_reg_461[20]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[21]),
        .Q(sext_ln23_reg_461[21]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[22]),
        .Q(sext_ln23_reg_461[22]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[23]),
        .Q(sext_ln23_reg_461[23]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[24]),
        .Q(sext_ln23_reg_461[24]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[25]),
        .Q(sext_ln23_reg_461[25]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[26]),
        .Q(sext_ln23_reg_461[26]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[27]),
        .Q(sext_ln23_reg_461[27]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[28]),
        .Q(sext_ln23_reg_461[28]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[29]),
        .Q(sext_ln23_reg_461[29]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[2]),
        .Q(sext_ln23_reg_461[2]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[30]),
        .Q(sext_ln23_reg_461[30]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[31]),
        .Q(sext_ln23_reg_461[31]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[3]),
        .Q(sext_ln23_reg_461[3]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[4]),
        .Q(sext_ln23_reg_461[4]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[5]),
        .Q(sext_ln23_reg_461[5]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[6]),
        .Q(sext_ln23_reg_461[6]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[7]),
        .Q(sext_ln23_reg_461[7]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[8]),
        .Q(sext_ln23_reg_461[8]),
        .R(1'b0));
  FDRE \sext_ln23_reg_461_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dim_read_reg_433[9]),
        .Q(sext_ln23_reg_461[9]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[10]),
        .Q(grp_fu_261_p4[9]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[11]),
        .Q(grp_fu_261_p4[10]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[12]),
        .Q(grp_fu_261_p4[11]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[13]),
        .Q(grp_fu_261_p4[12]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[14]),
        .Q(grp_fu_261_p4[13]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[15]),
        .Q(grp_fu_261_p4[14]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[16]),
        .Q(grp_fu_261_p4[15]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[17]),
        .Q(grp_fu_261_p4[16]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[18]),
        .Q(grp_fu_261_p4[17]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[19]),
        .Q(grp_fu_261_p4[18]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[1]),
        .Q(grp_fu_261_p4[0]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[20]),
        .Q(grp_fu_261_p4[19]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[21]),
        .Q(grp_fu_261_p4[20]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[22]),
        .Q(grp_fu_261_p4[21]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[23]),
        .Q(grp_fu_261_p4[22]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[24]),
        .Q(grp_fu_261_p4[23]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[25]),
        .Q(grp_fu_261_p4[24]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[26]),
        .Q(grp_fu_261_p4[25]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[27]),
        .Q(grp_fu_261_p4[26]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[28]),
        .Q(grp_fu_261_p4[27]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[29]),
        .Q(grp_fu_261_p4[28]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[2]),
        .Q(grp_fu_261_p4[1]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[30]),
        .Q(grp_fu_261_p4[29]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[31]),
        .Q(grp_fu_261_p4[30]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[3]),
        .Q(grp_fu_261_p4[2]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[4]),
        .Q(grp_fu_261_p4[3]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[5]),
        .Q(grp_fu_261_p4[4]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[6]),
        .Q(grp_fu_261_p4[5]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[7]),
        .Q(grp_fu_261_p4[6]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[8]),
        .Q(grp_fu_261_p4[7]),
        .R(1'b0));
  FDRE \w_read_reg_452_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(w[9]),
        .Q(grp_fu_261_p4[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_wbuf_V wbuf_V_U
       (.D(wbuf_V_q1),
        .DIADI(wbuf_V_d0),
        .Q(ap_CS_fsm_pp3_stage0),
        .WEA(wbuf_V_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .loop_index_reg_250_reg(loop_index_reg_250_reg[9:0]),
        .ram_reg(wbuf_V_addr_1_reg_537_pp2_iter1_reg),
        .ram_reg_0(wbuf_V_addr_1_reg_537_pp2_iter3_reg),
        .ram_reg_1(empty_22_reg_483_pp0_iter1_reg),
        .wbuf_V_ce1(wbuf_V_ce1),
        .wbuf_V_we0(wbuf_V_we0));
  LUT2 #(
    .INIT(4'h2)) 
    \wbuf_V_addr_1_reg_537[9]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_condition_pp2_exit_iter0_state23),
        .O(wbuf_V_addr_1_reg_5370));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[0]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[1]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[1]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[2]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[2]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[3]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[3]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[4]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[4]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[5]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[5]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[6]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[6]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[7]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[7]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[8]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[8]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(wbuf_V_addr_1_reg_537[9]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter1_reg[9]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[0]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[0]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[1]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[1]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[2]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[2]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[3]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[3]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[4]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[4]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[5]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[5]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[6]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[6]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[7]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[7]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[8]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[8]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter1_reg[9]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter2_reg[9]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[0]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[0]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[1]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[1]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[2]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[2]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[3]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[3]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[4]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[4]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[5]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[5]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[6]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[6]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[7]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[7]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[8]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[8]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_pp2_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wbuf_V_addr_1_reg_537_pp2_iter2_reg[9]),
        .Q(wbuf_V_addr_1_reg_537_pp2_iter3_reg[9]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[0]),
        .Q(wbuf_V_addr_1_reg_537[0]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[1]),
        .Q(wbuf_V_addr_1_reg_537[1]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[2]),
        .Q(wbuf_V_addr_1_reg_537[2]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[3]),
        .Q(wbuf_V_addr_1_reg_537[3]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[4]),
        .Q(wbuf_V_addr_1_reg_537[4]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[5]),
        .Q(wbuf_V_addr_1_reg_537[5]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[6]),
        .Q(wbuf_V_addr_1_reg_537[6]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[7]),
        .Q(wbuf_V_addr_1_reg_537[7]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[8]),
        .Q(wbuf_V_addr_1_reg_537[8]),
        .R(1'b0));
  FDRE \wbuf_V_addr_1_reg_537_reg[9] 
       (.C(ap_clk),
        .CE(wbuf_V_addr_1_reg_5370),
        .D(i_reg_239_reg[9]),
        .Q(wbuf_V_addr_1_reg_537[9]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[0] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[0]),
        .Q(wbuf_V_load_reg_573[0]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[10] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[10]),
        .Q(wbuf_V_load_reg_573[10]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[11] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[11]),
        .Q(wbuf_V_load_reg_573[11]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[12] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[12]),
        .Q(wbuf_V_load_reg_573[12]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[13] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[13]),
        .Q(wbuf_V_load_reg_573[13]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[14] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[14]),
        .Q(wbuf_V_load_reg_573[14]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[15] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[15]),
        .Q(wbuf_V_load_reg_573[15]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[1] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[1]),
        .Q(wbuf_V_load_reg_573[1]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[2] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[2]),
        .Q(wbuf_V_load_reg_573[2]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[3] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[3]),
        .Q(wbuf_V_load_reg_573[3]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[4] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[4]),
        .Q(wbuf_V_load_reg_573[4]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[5] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[5]),
        .Q(wbuf_V_load_reg_573[5]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[6] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[6]),
        .Q(wbuf_V_load_reg_573[6]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[7] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[7]),
        .Q(wbuf_V_load_reg_573[7]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[8] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[8]),
        .Q(wbuf_V_load_reg_573[8]),
        .R(1'b0));
  FDRE \wbuf_V_load_reg_573_reg[9] 
       (.C(ap_clk),
        .CE(wbuf_V_load_reg_5730),
        .D(wbuf_V_q1[9]),
        .Q(wbuf_V_load_reg_573[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_control_s_axi
   (\FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    interrupt,
    D,
    ap_start,
    \int_w_reg[31]_0 ,
    \int_dw_reg[31]_0 ,
    \int_lr_reg[15]_0 ,
    \int_dim_reg[31]_0 ,
    icmp_ln23_fu_270_p2,
    s_axi_control_RDATA,
    SR,
    ap_clk,
    p_33_in,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR,
    Q,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    s_axi_control_AWADDR,
    icmp_ln23_reg_457,
    gmem_BVALID);
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output interrupt;
  output [0:0]D;
  output ap_start;
  output [30:0]\int_w_reg[31]_0 ;
  output [30:0]\int_dw_reg[31]_0 ;
  output [15:0]\int_lr_reg[15]_0 ;
  output [31:0]\int_dim_reg[31]_0 ;
  output icmp_ln23_fu_270_p2;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SR;
  input ap_clk;
  input p_33_in;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;
  input [1:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [5:0]s_axi_control_AWADDR;
  input icmp_ln23_reg_457;
  input gmem_BVALID;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire [0:0]dw;
  wire gmem_BVALID;
  wire icmp_ln23_fu_270_p2;
  wire icmp_ln23_reg_457;
  wire \icmp_ln23_reg_457[0]_i_2_n_0 ;
  wire \icmp_ln23_reg_457[0]_i_3_n_0 ;
  wire \icmp_ln23_reg_457[0]_i_4_n_0 ;
  wire \icmp_ln23_reg_457[0]_i_5_n_0 ;
  wire \icmp_ln23_reg_457[0]_i_6_n_0 ;
  wire \icmp_ln23_reg_457[0]_i_7_n_0 ;
  wire \icmp_ln23_reg_457[0]_i_8_n_0 ;
  wire \icmp_ln23_reg_457[0]_i_9_n_0 ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_done_i_3_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_dim0;
  wire \int_dim[31]_i_1_n_0 ;
  wire [31:0]\int_dim_reg[31]_0 ;
  wire [31:0]int_dw0;
  wire \int_dw[31]_i_1_n_0 ;
  wire [30:0]\int_dw_reg[31]_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_3_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_lr[0]_i_1_n_0 ;
  wire \int_lr[10]_i_1_n_0 ;
  wire \int_lr[11]_i_1_n_0 ;
  wire \int_lr[12]_i_1_n_0 ;
  wire \int_lr[13]_i_1_n_0 ;
  wire \int_lr[14]_i_1_n_0 ;
  wire \int_lr[15]_i_1_n_0 ;
  wire \int_lr[15]_i_2_n_0 ;
  wire \int_lr[15]_i_3_n_0 ;
  wire \int_lr[1]_i_1_n_0 ;
  wire \int_lr[2]_i_1_n_0 ;
  wire \int_lr[3]_i_1_n_0 ;
  wire \int_lr[4]_i_1_n_0 ;
  wire \int_lr[5]_i_1_n_0 ;
  wire \int_lr[6]_i_1_n_0 ;
  wire \int_lr[7]_i_1_n_0 ;
  wire \int_lr[8]_i_1_n_0 ;
  wire \int_lr[9]_i_1_n_0 ;
  wire [15:0]\int_lr_reg[15]_0 ;
  wire [31:0]int_w0;
  wire \int_w[31]_i_1_n_0 ;
  wire [30:0]\int_w_reg[31]_0 ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire p_33_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[1]_i_3_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]w;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h888888B8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .O(D));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln23_reg_457[0]_i_1 
       (.I0(\icmp_ln23_reg_457[0]_i_2_n_0 ),
        .I1(\icmp_ln23_reg_457[0]_i_3_n_0 ),
        .I2(\icmp_ln23_reg_457[0]_i_4_n_0 ),
        .I3(\icmp_ln23_reg_457[0]_i_5_n_0 ),
        .O(icmp_ln23_fu_270_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln23_reg_457[0]_i_2 
       (.I0(\int_dim_reg[31]_0 [24]),
        .I1(\int_dim_reg[31]_0 [25]),
        .I2(\int_dim_reg[31]_0 [26]),
        .I3(\int_dim_reg[31]_0 [27]),
        .I4(\icmp_ln23_reg_457[0]_i_6_n_0 ),
        .O(\icmp_ln23_reg_457[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln23_reg_457[0]_i_3 
       (.I0(\int_dim_reg[31]_0 [21]),
        .I1(\int_dim_reg[31]_0 [22]),
        .I2(\int_dim_reg[31]_0 [20]),
        .I3(\int_dim_reg[31]_0 [23]),
        .I4(\icmp_ln23_reg_457[0]_i_7_n_0 ),
        .O(\icmp_ln23_reg_457[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln23_reg_457[0]_i_4 
       (.I0(\int_dim_reg[31]_0 [10]),
        .I1(\int_dim_reg[31]_0 [11]),
        .I2(\int_dim_reg[31]_0 [8]),
        .I3(\int_dim_reg[31]_0 [9]),
        .I4(\icmp_ln23_reg_457[0]_i_8_n_0 ),
        .O(\icmp_ln23_reg_457[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln23_reg_457[0]_i_5 
       (.I0(\int_dim_reg[31]_0 [4]),
        .I1(\int_dim_reg[31]_0 [7]),
        .I2(\int_dim_reg[31]_0 [5]),
        .I3(\int_dim_reg[31]_0 [6]),
        .I4(\icmp_ln23_reg_457[0]_i_9_n_0 ),
        .O(\icmp_ln23_reg_457[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln23_reg_457[0]_i_6 
       (.I0(\int_dim_reg[31]_0 [31]),
        .I1(\int_dim_reg[31]_0 [28]),
        .I2(\int_dim_reg[31]_0 [30]),
        .I3(\int_dim_reg[31]_0 [29]),
        .O(\icmp_ln23_reg_457[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln23_reg_457[0]_i_7 
       (.I0(\int_dim_reg[31]_0 [17]),
        .I1(\int_dim_reg[31]_0 [16]),
        .I2(\int_dim_reg[31]_0 [19]),
        .I3(\int_dim_reg[31]_0 [18]),
        .O(\icmp_ln23_reg_457[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln23_reg_457[0]_i_8 
       (.I0(\int_dim_reg[31]_0 [15]),
        .I1(\int_dim_reg[31]_0 [14]),
        .I2(\int_dim_reg[31]_0 [13]),
        .I3(\int_dim_reg[31]_0 [12]),
        .O(\icmp_ln23_reg_457[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln23_reg_457[0]_i_9 
       (.I0(\int_dim_reg[31]_0 [1]),
        .I1(\int_dim_reg[31]_0 [0]),
        .I2(\int_dim_reg[31]_0 [3]),
        .I3(\int_dim_reg[31]_0 [2]),
        .O(\icmp_ln23_reg_457[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(p_33_in),
        .I1(int_ap_done_i_2_n_0),
        .I2(s_axi_control_ARADDR[3]),
        .I3(ar_hs),
        .I4(int_ap_done_i_3_n_0),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_ap_done_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    int_ap_done_i_3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .O(int_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(SR));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_33_in),
        .Q(int_ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFA200)) 
    int_ap_start_i_1
       (.I0(int_auto_restart),
        .I1(icmp_ln23_reg_457),
        .I2(gmem_BVALID),
        .I3(Q[1]),
        .I4(int_ap_start3_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_auto_restart),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dim_reg[31]_0 [0]),
        .O(int_dim0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dim_reg[31]_0 [10]),
        .O(int_dim0[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dim_reg[31]_0 [11]),
        .O(int_dim0[11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dim_reg[31]_0 [12]),
        .O(int_dim0[12]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dim_reg[31]_0 [13]),
        .O(int_dim0[13]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dim_reg[31]_0 [14]),
        .O(int_dim0[14]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dim_reg[31]_0 [15]),
        .O(int_dim0[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dim_reg[31]_0 [16]),
        .O(int_dim0[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dim_reg[31]_0 [17]),
        .O(int_dim0[17]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dim_reg[31]_0 [18]),
        .O(int_dim0[18]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dim_reg[31]_0 [19]),
        .O(int_dim0[19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dim_reg[31]_0 [1]),
        .O(int_dim0[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dim_reg[31]_0 [20]),
        .O(int_dim0[20]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dim_reg[31]_0 [21]),
        .O(int_dim0[21]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dim_reg[31]_0 [22]),
        .O(int_dim0[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dim_reg[31]_0 [23]),
        .O(int_dim0[23]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dim_reg[31]_0 [24]),
        .O(int_dim0[24]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dim_reg[31]_0 [25]),
        .O(int_dim0[25]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dim_reg[31]_0 [26]),
        .O(int_dim0[26]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dim_reg[31]_0 [27]),
        .O(int_dim0[27]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dim_reg[31]_0 [28]),
        .O(int_dim0[28]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dim_reg[31]_0 [29]),
        .O(int_dim0[29]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dim_reg[31]_0 [2]),
        .O(int_dim0[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dim_reg[31]_0 [30]),
        .O(int_dim0[30]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_dim[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_lr[15]_i_3_n_0 ),
        .O(\int_dim[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dim_reg[31]_0 [31]),
        .O(int_dim0[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dim_reg[31]_0 [3]),
        .O(int_dim0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dim_reg[31]_0 [4]),
        .O(int_dim0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dim_reg[31]_0 [5]),
        .O(int_dim0[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dim_reg[31]_0 [6]),
        .O(int_dim0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dim_reg[31]_0 [7]),
        .O(int_dim0[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dim_reg[31]_0 [8]),
        .O(int_dim0[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dim[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dim_reg[31]_0 [9]),
        .O(int_dim0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[0] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[0]),
        .Q(\int_dim_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[10] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[10]),
        .Q(\int_dim_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[11] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[11]),
        .Q(\int_dim_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[12] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[12]),
        .Q(\int_dim_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[13] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[13]),
        .Q(\int_dim_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[14] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[14]),
        .Q(\int_dim_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[15] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[15]),
        .Q(\int_dim_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[16] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[16]),
        .Q(\int_dim_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[17] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[17]),
        .Q(\int_dim_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[18] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[18]),
        .Q(\int_dim_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[19] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[19]),
        .Q(\int_dim_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[1] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[1]),
        .Q(\int_dim_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[20] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[20]),
        .Q(\int_dim_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[21] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[21]),
        .Q(\int_dim_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[22] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[22]),
        .Q(\int_dim_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[23] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[23]),
        .Q(\int_dim_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[24] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[24]),
        .Q(\int_dim_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[25] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[25]),
        .Q(\int_dim_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[26] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[26]),
        .Q(\int_dim_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[27] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[27]),
        .Q(\int_dim_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[28] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[28]),
        .Q(\int_dim_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[29] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[29]),
        .Q(\int_dim_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[2] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[2]),
        .Q(\int_dim_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[30] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[30]),
        .Q(\int_dim_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[31] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[31]),
        .Q(\int_dim_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[3] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[3]),
        .Q(\int_dim_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[4] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[4]),
        .Q(\int_dim_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[5] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[5]),
        .Q(\int_dim_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[6] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[6]),
        .Q(\int_dim_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[7] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[7]),
        .Q(\int_dim_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[8] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[8]),
        .Q(\int_dim_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[9] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_0 ),
        .D(int_dim0[9]),
        .Q(\int_dim_reg[31]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dw),
        .O(int_dw0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dw_reg[31]_0 [9]),
        .O(int_dw0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dw_reg[31]_0 [10]),
        .O(int_dw0[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dw_reg[31]_0 [11]),
        .O(int_dw0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dw_reg[31]_0 [12]),
        .O(int_dw0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dw_reg[31]_0 [13]),
        .O(int_dw0[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dw_reg[31]_0 [14]),
        .O(int_dw0[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dw_reg[31]_0 [15]),
        .O(int_dw0[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dw_reg[31]_0 [16]),
        .O(int_dw0[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dw_reg[31]_0 [17]),
        .O(int_dw0[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dw_reg[31]_0 [18]),
        .O(int_dw0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dw_reg[31]_0 [0]),
        .O(int_dw0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dw_reg[31]_0 [19]),
        .O(int_dw0[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dw_reg[31]_0 [20]),
        .O(int_dw0[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dw_reg[31]_0 [21]),
        .O(int_dw0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_dw_reg[31]_0 [22]),
        .O(int_dw0[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dw_reg[31]_0 [23]),
        .O(int_dw0[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dw_reg[31]_0 [24]),
        .O(int_dw0[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dw_reg[31]_0 [25]),
        .O(int_dw0[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dw_reg[31]_0 [26]),
        .O(int_dw0[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dw_reg[31]_0 [27]),
        .O(int_dw0[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dw_reg[31]_0 [28]),
        .O(int_dw0[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dw_reg[31]_0 [1]),
        .O(int_dw0[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dw_reg[31]_0 [29]),
        .O(int_dw0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_dw[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_dw[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_dw_reg[31]_0 [30]),
        .O(int_dw0[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dw_reg[31]_0 [2]),
        .O(int_dw0[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dw_reg[31]_0 [3]),
        .O(int_dw0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dw_reg[31]_0 [4]),
        .O(int_dw0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dw_reg[31]_0 [5]),
        .O(int_dw0[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dw_reg[31]_0 [6]),
        .O(int_dw0[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dw_reg[31]_0 [7]),
        .O(int_dw0[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dw[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_dw_reg[31]_0 [8]),
        .O(int_dw0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[0] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[0]),
        .Q(dw),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[10] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[10]),
        .Q(\int_dw_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[11] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[11]),
        .Q(\int_dw_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[12] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[12]),
        .Q(\int_dw_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[13] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[13]),
        .Q(\int_dw_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[14] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[14]),
        .Q(\int_dw_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[15] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[15]),
        .Q(\int_dw_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[16] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[16]),
        .Q(\int_dw_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[17] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[17]),
        .Q(\int_dw_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[18] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[18]),
        .Q(\int_dw_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[19] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[19]),
        .Q(\int_dw_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[1] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[1]),
        .Q(\int_dw_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[20] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[20]),
        .Q(\int_dw_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[21] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[21]),
        .Q(\int_dw_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[22] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[22]),
        .Q(\int_dw_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[23] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[23]),
        .Q(\int_dw_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[24] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[24]),
        .Q(\int_dw_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[25] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[25]),
        .Q(\int_dw_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[26] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[26]),
        .Q(\int_dw_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[27] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[27]),
        .Q(\int_dw_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[28] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[28]),
        .Q(\int_dw_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[29] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[29]),
        .Q(\int_dw_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[2] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[2]),
        .Q(\int_dw_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[30] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[30]),
        .Q(\int_dw_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[31] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[31]),
        .Q(\int_dw_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[3] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[3]),
        .Q(\int_dw_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[4] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[4]),
        .Q(\int_dw_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[5] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[5]),
        .Q(\int_dw_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[6] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[6]),
        .Q(\int_dw_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[7] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[7]),
        .Q(\int_dw_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[8] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[8]),
        .Q(\int_dw_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dw_reg[9] 
       (.C(ap_clk),
        .CE(\int_dw[31]_i_1_n_0 ),
        .D(int_dw0[9]),
        .Q(\int_dw_reg[31]_0 [8]),
        .R(SR));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h04)) 
    int_gie_i_2
       (.I0(\int_isr[0]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(p_33_in),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr6_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_isr[0]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_isr[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_33_in),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lr_reg[15]_0 [0]),
        .O(\int_lr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_lr_reg[15]_0 [10]),
        .O(\int_lr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_lr_reg[15]_0 [11]),
        .O(\int_lr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_lr_reg[15]_0 [12]),
        .O(\int_lr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_lr_reg[15]_0 [13]),
        .O(\int_lr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_lr_reg[15]_0 [14]),
        .O(\int_lr[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_lr[15]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_lr[15]_i_3_n_0 ),
        .O(\int_lr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[15]_i_2 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_lr_reg[15]_0 [15]),
        .O(\int_lr[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_lr[15]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\int_lr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lr_reg[15]_0 [1]),
        .O(\int_lr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lr_reg[15]_0 [2]),
        .O(\int_lr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lr_reg[15]_0 [3]),
        .O(\int_lr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lr_reg[15]_0 [4]),
        .O(\int_lr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lr_reg[15]_0 [5]),
        .O(\int_lr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lr_reg[15]_0 [6]),
        .O(\int_lr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lr_reg[15]_0 [7]),
        .O(\int_lr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_lr_reg[15]_0 [8]),
        .O(\int_lr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lr[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_lr_reg[15]_0 [9]),
        .O(\int_lr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[0] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[0]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[10] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[10]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[11] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[11]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[12] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[12]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[13] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[13]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[14] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[14]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[15] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[15]_i_2_n_0 ),
        .Q(\int_lr_reg[15]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[1] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[1]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[2] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[2]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[3] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[3]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[4] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[4]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[5] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[5]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[6] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[6]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[7] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[7]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[8] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[8]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lr_reg[9] 
       (.C(ap_clk),
        .CE(\int_lr[15]_i_1_n_0 ),
        .D(\int_lr[9]_i_1_n_0 ),
        .Q(\int_lr_reg[15]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(w),
        .O(int_w0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_w_reg[31]_0 [9]),
        .O(int_w0[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_w_reg[31]_0 [10]),
        .O(int_w0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_w_reg[31]_0 [11]),
        .O(int_w0[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_w_reg[31]_0 [12]),
        .O(int_w0[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_w_reg[31]_0 [13]),
        .O(int_w0[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_w_reg[31]_0 [14]),
        .O(int_w0[15]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_w_reg[31]_0 [15]),
        .O(int_w0[16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_w_reg[31]_0 [16]),
        .O(int_w0[17]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_w_reg[31]_0 [17]),
        .O(int_w0[18]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_w_reg[31]_0 [18]),
        .O(int_w0[19]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_w_reg[31]_0 [0]),
        .O(int_w0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_w_reg[31]_0 [19]),
        .O(int_w0[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_w_reg[31]_0 [20]),
        .O(int_w0[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_w_reg[31]_0 [21]),
        .O(int_w0[22]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_w_reg[31]_0 [22]),
        .O(int_w0[23]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_w_reg[31]_0 [23]),
        .O(int_w0[24]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_w_reg[31]_0 [24]),
        .O(int_w0[25]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_w_reg[31]_0 [25]),
        .O(int_w0[26]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_w_reg[31]_0 [26]),
        .O(int_w0[27]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_w_reg[31]_0 [27]),
        .O(int_w0[28]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_w_reg[31]_0 [28]),
        .O(int_w0[29]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_w_reg[31]_0 [1]),
        .O(int_w0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_w_reg[31]_0 [29]),
        .O(int_w0[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_w[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_w[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_w_reg[31]_0 [30]),
        .O(int_w0[31]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_w_reg[31]_0 [2]),
        .O(int_w0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_w_reg[31]_0 [3]),
        .O(int_w0[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_w_reg[31]_0 [4]),
        .O(int_w0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_w_reg[31]_0 [5]),
        .O(int_w0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_w_reg[31]_0 [6]),
        .O(int_w0[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_w_reg[31]_0 [7]),
        .O(int_w0[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_w[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_w_reg[31]_0 [8]),
        .O(int_w0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[0] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[0]),
        .Q(w),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[10] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[10]),
        .Q(\int_w_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[11] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[11]),
        .Q(\int_w_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[12] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[12]),
        .Q(\int_w_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[13] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[13]),
        .Q(\int_w_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[14] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[14]),
        .Q(\int_w_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[15] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[15]),
        .Q(\int_w_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[16] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[16]),
        .Q(\int_w_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[17] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[17]),
        .Q(\int_w_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[18] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[18]),
        .Q(\int_w_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[19] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[19]),
        .Q(\int_w_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[1] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[1]),
        .Q(\int_w_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[20] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[20]),
        .Q(\int_w_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[21] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[21]),
        .Q(\int_w_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[22] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[22]),
        .Q(\int_w_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[23] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[23]),
        .Q(\int_w_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[24] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[24]),
        .Q(\int_w_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[25] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[25]),
        .Q(\int_w_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[26] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[26]),
        .Q(\int_w_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[27] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[27]),
        .Q(\int_w_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[28] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[28]),
        .Q(\int_w_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[29] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[29]),
        .Q(\int_w_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[2] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[2]),
        .Q(\int_w_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[30] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[30]),
        .Q(\int_w_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[31] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[31]),
        .Q(\int_w_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[3] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[3]),
        .Q(\int_w_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[4] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[4]),
        .Q(\int_w_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[5] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[5]),
        .Q(\int_w_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[6] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[6]),
        .Q(\int_w_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[7] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[7]),
        .Q(\int_w_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[8] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[8]),
        .Q(\int_w_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_w_reg[9] 
       (.C(ap_clk),
        .CE(\int_w[31]_i_1_n_0 ),
        .D(int_w0[9]),
        .Q(\int_w_reg[31]_0 [8]),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \rdata[0]_i_2 
       (.I0(int_ap_done_i_2_n_0),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_isr_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata_reg[0]_i_3_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(w),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_lr_reg[15]_0 [0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(dw),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_dim_reg[31]_0 [0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(\int_dw_reg[31]_0 [9]),
        .I1(\int_dim_reg[31]_0 [10]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [9]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(\int_dw_reg[31]_0 [10]),
        .I1(\int_dim_reg[31]_0 [11]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [10]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(\int_dw_reg[31]_0 [11]),
        .I1(\int_dim_reg[31]_0 [12]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [11]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(\int_dw_reg[31]_0 [12]),
        .I1(\int_dim_reg[31]_0 [13]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [12]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(\int_dw_reg[31]_0 [13]),
        .I1(\int_dim_reg[31]_0 [14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [13]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF900000000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(ar_hs),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_2 
       (.I0(\int_dw_reg[31]_0 [14]),
        .I1(\int_dim_reg[31]_0 [15]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [14]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [15]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[16]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [15]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [15]),
        .I5(\int_dim_reg[31]_0 [16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[17]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [16]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [16]),
        .I5(\int_dim_reg[31]_0 [17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[18]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [17]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [17]),
        .I5(\int_dim_reg[31]_0 [18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[19]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [18]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [18]),
        .I5(\int_dim_reg[31]_0 [19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(p_1_in),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata_reg[1]_i_3_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_4 
       (.I0(\int_w_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_lr_reg[15]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_ap_done),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(\int_dw_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_dim_reg[31]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[20]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [19]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [19]),
        .I5(\int_dim_reg[31]_0 [20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[21]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [20]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [20]),
        .I5(\int_dim_reg[31]_0 [21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[22]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [21]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [21]),
        .I5(\int_dim_reg[31]_0 [22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[23]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [22]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [22]),
        .I5(\int_dim_reg[31]_0 [23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[24]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [23]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [23]),
        .I5(\int_dim_reg[31]_0 [24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[25]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [24]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [24]),
        .I5(\int_dim_reg[31]_0 [25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[26]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [25]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [25]),
        .I5(\int_dim_reg[31]_0 [26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[27]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [26]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [26]),
        .I5(\int_dim_reg[31]_0 [27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[28]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [27]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [27]),
        .I5(\int_dim_reg[31]_0 [28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[29]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [28]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [28]),
        .I5(\int_dim_reg[31]_0 [29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h11D1DD1111D11111)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_dw_reg[31]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_dim_reg[31]_0 [2]),
        .O(\rdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \rdata[2]_i_2 
       (.I0(\int_lr_reg[15]_0 [2]),
        .I1(int_ap_idle),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_w_reg[31]_0 [1]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[30]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [29]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [29]),
        .I5(\int_dim_reg[31]_0 [30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h6620442022200020)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_w_reg[31]_0 [30]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_dw_reg[31]_0 [30]),
        .I5(\int_dim_reg[31]_0 [31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h11D1DD1111D11111)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_dw_reg[31]_0 [2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_dim_reg[31]_0 [3]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \rdata[3]_i_2 
       (.I0(\int_lr_reg[15]_0 [3]),
        .I1(int_ap_ready),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_w_reg[31]_0 [2]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\int_dw_reg[31]_0 [3]),
        .I1(\int_dim_reg[31]_0 [4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [3]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\int_dw_reg[31]_0 [4]),
        .I1(\int_dim_reg[31]_0 [5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [4]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\int_dw_reg[31]_0 [5]),
        .I1(\int_dim_reg[31]_0 [6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h11D1DD1111D11111)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_dw_reg[31]_0 [6]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_dim_reg[31]_0 [7]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \rdata[7]_i_2 
       (.I0(\int_lr_reg[15]_0 [7]),
        .I1(int_auto_restart),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_w_reg[31]_0 [6]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(\int_dw_reg[31]_0 [7]),
        .I1(\int_dim_reg[31]_0 [8]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [7]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1 
       (.I0(\int_dw_reg[31]_0 [8]),
        .I1(\int_dim_reg[31]_0 [9]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_w_reg[31]_0 [8]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_lr_reg[15]_0 [9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_3 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_3_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_2_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_3 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(\rdata[1]_i_5_n_0 ),
        .O(\rdata_reg[1]_i_3_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_dwbuf_V
   (DOADO,
    ap_clk,
    dwbuf_V_ce0,
    Q,
    WEA,
    i_reg_239_reg,
    ram_reg,
    ap_enable_reg_pp2_iter0,
    ram_reg_0);
  output [15:0]DOADO;
  input ap_clk;
  input dwbuf_V_ce0;
  input [15:0]Q;
  input [0:0]WEA;
  input [9:0]i_reg_239_reg;
  input [0:0]ram_reg;
  input ap_enable_reg_pp2_iter0;
  input [9:0]ram_reg_0;

  wire [15:0]DOADO;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire dwbuf_V_ce0;
  wire [9:0]i_reg_239_reg;
  wire [0:0]ram_reg;
  wire [9:0]ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_dwbuf_V_ram update_weights_dwbuf_V_ram_U
       (.DOADO(DOADO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .i_reg_239_reg(i_reg_239_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_dwbuf_V_ram
   (DOADO,
    ap_clk,
    dwbuf_V_ce0,
    Q,
    WEA,
    i_reg_239_reg,
    ram_reg_0,
    ap_enable_reg_pp2_iter0,
    ram_reg_1);
  output [15:0]DOADO;
  input ap_clk;
  input dwbuf_V_ce0;
  input [15:0]Q;
  input [0:0]WEA;
  input [9:0]i_reg_239_reg;
  input [0:0]ram_reg_0;
  input ap_enable_reg_pp2_iter0;
  input [9:0]ram_reg_1;

  wire [15:0]DOADO;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire [9:0]dwbuf_V_address0;
  wire dwbuf_V_ce0;
  wire [9:0]i_reg_239_reg;
  wire [0:0]ram_reg_0;
  wire [9:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "dwbuf_V_U/update_weights_dwbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({dwbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dwbuf_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10
       (.I0(i_reg_239_reg[1]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[1]),
        .O(dwbuf_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11
       (.I0(i_reg_239_reg[0]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[0]),
        .O(dwbuf_V_address0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__0
       (.I0(i_reg_239_reg[9]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[9]),
        .O(dwbuf_V_address0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3
       (.I0(i_reg_239_reg[8]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[8]),
        .O(dwbuf_V_address0[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4
       (.I0(i_reg_239_reg[7]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[7]),
        .O(dwbuf_V_address0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(i_reg_239_reg[6]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[6]),
        .O(dwbuf_V_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(i_reg_239_reg[5]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[5]),
        .O(dwbuf_V_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(i_reg_239_reg[4]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[4]),
        .O(dwbuf_V_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(i_reg_239_reg[3]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[3]),
        .O(dwbuf_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(i_reg_239_reg[2]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1[2]),
        .O(dwbuf_V_address0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi
   (SR,
    full_n_reg,
    full_n_reg_0,
    gmem_BVALID,
    m_axi_gmem_WLAST,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \state_reg[0] ,
    \ap_CS_fsm_reg[7] ,
    \exitcond665_reg_504_reg[0] ,
    \ap_CS_fsm_reg[15] ,
    ap_enable_reg_pp3_iter1_reg,
    full_n_reg_1,
    gmem_AWVALID,
    empty_n_reg,
    p_33_in,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    \ap_CS_fsm_reg[20] ,
    wbuf_V_ce1,
    loop_index_reg_2500,
    E,
    \ap_CS_fsm_reg[6] ,
    \state_reg[0]_0 ,
    loop_index61_reg_2170,
    \state_reg[0]_1 ,
    \ap_CS_fsm_reg[7]_0 ,
    empty_22_reg_483_pp0_iter1_reg0,
    empty_25_reg_508_pp1_iter1_reg0,
    wbuf_V_we0,
    WEA,
    \exitcond665_reg_504_reg[0]_0 ,
    dwbuf_V_ce0,
    loop_index55_reg_2280,
    \exitcond665_reg_504_reg[0]_1 ,
    ap_enable_reg_pp1_iter1_reg,
    \ap_CS_fsm_reg[15]_0 ,
    m_axi_gmem_AWADDR,
    m_axi_gmem_ARADDR,
    \exitcond3_reg_564_reg[0] ,
    \ap_CS_fsm_reg[20]_0 ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    \data_p1_reg[15] ,
    ap_clk,
    Q,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    exitcond3_reg_564_pp3_iter1_reg,
    ap_enable_reg_pp3_iter2_reg,
    m_axi_gmem_ARREADY,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    empty_n_reg_0,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter1_reg_2,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter2_reg,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter2_reg_0,
    ap_enable_reg_pp3_iter0,
    icmp_ln23_reg_457,
    ap_start,
    m_axi_gmem_WREADY,
    m_axi_gmem_AWREADY,
    ap_enable_reg_pp2_iter2,
    exitcond3_reg_564,
    m_axi_gmem_BVALID,
    \data_p1_reg[30] ,
    \data_p2_reg[30] ,
    exitcond676_reg_479_pp0_iter1_reg,
    icmp_ln26_reg_528_pp2_iter3_reg,
    ap_enable_reg_pp2_iter4,
    \ap_CS_fsm_reg[9] ,
    exitcond665_reg_504_pp1_iter1_reg,
    ap_enable_reg_pp2_iter0,
    \data_p2_reg[63] ,
    \ap_CS_fsm_reg[19] );
  output [0:0]SR;
  output full_n_reg;
  output full_n_reg_0;
  output gmem_BVALID;
  output m_axi_gmem_WLAST;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \state_reg[0] ;
  output \ap_CS_fsm_reg[7] ;
  output \exitcond665_reg_504_reg[0] ;
  output \ap_CS_fsm_reg[15] ;
  output ap_enable_reg_pp3_iter1_reg;
  output full_n_reg_1;
  output gmem_AWVALID;
  output [7:0]empty_n_reg;
  output p_33_in;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output \ap_CS_fsm_reg[20] ;
  output wbuf_V_ce1;
  output loop_index_reg_2500;
  output [0:0]E;
  output \ap_CS_fsm_reg[6] ;
  output [0:0]\state_reg[0]_0 ;
  output loop_index61_reg_2170;
  output [0:0]\state_reg[0]_1 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output empty_22_reg_483_pp0_iter1_reg0;
  output empty_25_reg_508_pp1_iter1_reg0;
  output wbuf_V_we0;
  output [0:0]WEA;
  output [0:0]\exitcond665_reg_504_reg[0]_0 ;
  output dwbuf_V_ce0;
  output loop_index55_reg_2280;
  output [0:0]\exitcond665_reg_504_reg[0]_1 ;
  output [0:0]ap_enable_reg_pp1_iter1_reg;
  output \ap_CS_fsm_reg[15]_0 ;
  output [29:0]m_axi_gmem_AWADDR;
  output [29:0]m_axi_gmem_ARADDR;
  output \exitcond3_reg_564_reg[0] ;
  output \ap_CS_fsm_reg[20]_0 ;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]m_axi_gmem_WDATA;
  output [15:0]\data_p1_reg[15] ;
  input ap_clk;
  input [15:0]Q;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input exitcond3_reg_564_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter2_reg;
  input m_axi_gmem_ARREADY;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [15:0]empty_n_reg_0;
  input ap_enable_reg_pp0_iter2_reg;
  input [0:0]ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter1_reg_1;
  input ap_enable_reg_pp1_iter1_reg_2;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter2_reg;
  input [0:0]ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter2_reg_0;
  input ap_enable_reg_pp3_iter0;
  input icmp_ln23_reg_457;
  input ap_start;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_AWREADY;
  input ap_enable_reg_pp2_iter2;
  input exitcond3_reg_564;
  input m_axi_gmem_BVALID;
  input [30:0]\data_p1_reg[30] ;
  input [30:0]\data_p2_reg[30] ;
  input exitcond676_reg_479_pp0_iter1_reg;
  input icmp_ln26_reg_528_pp2_iter3_reg;
  input ap_enable_reg_pp2_iter4;
  input \ap_CS_fsm_reg[9] ;
  input exitcond665_reg_504_pp1_iter1_reg;
  input ap_enable_reg_pp2_iter0;
  input [31:0]\data_p2_reg[63] ;
  input \ap_CS_fsm_reg[19] ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter1_reg_2;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire [0:0]ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_rst_n;
  wire ap_start;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [15:0]\data_p1_reg[15] ;
  wire [30:0]\data_p1_reg[30] ;
  wire [30:0]\data_p2_reg[30] ;
  wire [31:0]\data_p2_reg[63] ;
  wire dwbuf_V_ce0;
  wire empty_22_reg_483_pp0_iter1_reg0;
  wire empty_25_reg_508_pp1_iter1_reg0;
  wire [7:0]empty_n_reg;
  wire [15:0]empty_n_reg_0;
  wire exitcond3_reg_564;
  wire exitcond3_reg_564_pp3_iter1_reg;
  wire \exitcond3_reg_564_reg[0] ;
  wire exitcond665_reg_504_pp1_iter1_reg;
  wire \exitcond665_reg_504_reg[0] ;
  wire [0:0]\exitcond665_reg_504_reg[0]_0 ;
  wire [0:0]\exitcond665_reg_504_reg[0]_1 ;
  wire exitcond676_reg_479_pp0_iter1_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire icmp_ln23_reg_457;
  wire icmp_ln26_reg_528_pp2_iter3_reg;
  wire loop_index55_reg_2280;
  wire loop_index61_reg_2170;
  wire loop_index_reg_2500;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire p_33_in;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [0:0]throttl_cnt_reg;
  wire wbuf_V_ce1;
  wire wbuf_V_we0;
  wire wreq_throttle_n_1;
  wire wreq_throttle_n_2;
  wire wreq_throttle_n_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_read bus_read
       (.CO(CO),
        .D(D),
        .Q(\could_multi_bursts.arlen_buf_reg[3] ),
        .SR(SR),
        .WEA(WEA),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[1] ({empty_n_reg_0[13],empty_n_reg_0[10:1]}),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_1),
        .ap_enable_reg_pp1_iter1_reg_2(ap_enable_reg_pp1_iter1_reg_2),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[15] (\data_p1_reg[15] ),
        .\data_p1_reg[30] (\data_p1_reg[30] ),
        .\data_p2_reg[63] ({\data_p2_reg[63] ,\data_p2_reg[30] }),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .empty_22_reg_483_pp0_iter1_reg0(empty_22_reg_483_pp0_iter1_reg0),
        .empty_25_reg_508_pp1_iter1_reg0(empty_25_reg_508_pp1_iter1_reg0),
        .exitcond665_reg_504_pp1_iter1_reg(exitcond665_reg_504_pp1_iter1_reg),
        .\exitcond665_reg_504_reg[0] (\exitcond665_reg_504_reg[0] ),
        .\exitcond665_reg_504_reg[0]_0 (\exitcond665_reg_504_reg[0]_0 ),
        .\exitcond665_reg_504_reg[0]_1 (\exitcond665_reg_504_reg[0]_1 ),
        .exitcond676_reg_479_pp0_iter1_reg(exitcond676_reg_479_pp0_iter1_reg),
        .full_n_reg(full_n_reg),
        .icmp_ln23_reg_457(icmp_ln23_reg_457),
        .icmp_ln26_reg_528_pp2_iter3_reg(icmp_ln26_reg_528_pp2_iter3_reg),
        .loop_index55_reg_2280(loop_index55_reg_2280),
        .loop_index61_reg_2170(loop_index61_reg_2170),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(empty_n_reg[3:1]),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\state_reg[0]_0 ),
        .\state_reg[0]_1 (\state_reg[0]_1 ),
        .wbuf_V_we0(wbuf_V_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({\data_p2_reg[63] ,\data_p2_reg[30] }),
        .E(gmem_AWVALID),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[20]_0 (\ap_CS_fsm_reg[20]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter2_reg),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttle_n_1),
        .empty_n_reg(gmem_BVALID),
        .empty_n_reg_0({empty_n_reg[7:4],empty_n_reg[0]}),
        .empty_n_reg_1({empty_n_reg_0[15:14],empty_n_reg_0[12:10],empty_n_reg_0[0]}),
        .exitcond3_reg_564(exitcond3_reg_564),
        .exitcond3_reg_564_pp3_iter1_reg(exitcond3_reg_564_pp3_iter1_reg),
        .\exitcond3_reg_564_reg[0] (\exitcond3_reg_564_reg[0] ),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(E),
        .icmp_ln23_reg_457(icmp_ln23_reg_457),
        .loop_index_reg_2500(loop_index_reg_2500),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_AWVALID_0(throttl_cnt_reg),
        .m_axi_gmem_AWVALID_1(wreq_throttle_n_2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .m_axi_gmem_WVALID_0(wreq_throttle_n_3),
        .p_33_in(p_33_in),
        .wbuf_V_ce1(wbuf_V_ce1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_throttle wreq_throttle
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(throttl_cnt_reg),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(wreq_throttle_n_1),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\throttl_cnt_reg[0]_0 (wreq_throttle_n_3),
        .\throttl_cnt_reg[2]_0 (wreq_throttle_n_2),
        .\throttl_cnt_reg[4]_0 (\could_multi_bursts.awlen_buf_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_buffer
   (gmem_WREADY,
    data_valid,
    ap_enable_reg_pp3_iter1_reg,
    \mOutPtr_reg[5]_0 ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    E,
    dout_valid_reg_0,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[20]_0 ,
    full_n_reg_0,
    wbuf_V_ce1,
    loop_index_reg_2500,
    full_n_reg_1,
    DI,
    S,
    \exitcond3_reg_564_reg[0] ,
    \ap_CS_fsm_reg[20]_1 ,
    \mOutPtr_reg[6]_0 ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \dout_buf_reg[17]_0 ,
    \bus_wide_gen.strb_buf_reg[3] ,
    ap_clk,
    Q,
    SR,
    ap_rst_n,
    exitcond3_reg_564_pp3_iter1_reg,
    full_n_reg_2,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter1_reg_1,
    ap_enable_reg_pp3_iter0,
    burst_valid,
    dout_valid_reg_1,
    dout_valid_reg_2,
    m_axi_gmem_WREADY,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.data_buf_reg[16]_1 ,
    ap_enable_reg_pp3_iter0_reg,
    ap_enable_reg_pp3_iter0_reg_0,
    ap_enable_reg_pp2_iter2,
    exitcond3_reg_564,
    m_axi_gmem_WSTRB,
    \bus_wide_gen.strb_buf_reg[2]_0 ,
    D);
  output gmem_WREADY;
  output data_valid;
  output ap_enable_reg_pp3_iter1_reg;
  output [5:0]\mOutPtr_reg[5]_0 ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output [0:0]E;
  output dout_valid_reg_0;
  output \ap_CS_fsm_reg[20] ;
  output [0:0]\ap_CS_fsm_reg[20]_0 ;
  output full_n_reg_0;
  output wbuf_V_ce1;
  output loop_index_reg_2500;
  output [0:0]full_n_reg_1;
  output [0:0]DI;
  output [3:0]S;
  output \exitcond3_reg_564_reg[0] ;
  output \ap_CS_fsm_reg[20]_1 ;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output [17:0]\dout_buf_reg[17]_0 ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [15:0]Q;
  input [0:0]SR;
  input ap_rst_n;
  input exitcond3_reg_564_pp3_iter1_reg;
  input full_n_reg_2;
  input [0:0]ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter1_reg_1;
  input ap_enable_reg_pp3_iter0;
  input burst_valid;
  input dout_valid_reg_1;
  input dout_valid_reg_2;
  input m_axi_gmem_WREADY;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input \bus_wide_gen.data_buf_reg[16]_1 ;
  input [0:0]ap_enable_reg_pp3_iter0_reg;
  input ap_enable_reg_pp3_iter0_reg_0;
  input ap_enable_reg_pp2_iter2;
  input exitcond3_reg_564;
  input [1:0]m_axi_gmem_WSTRB;
  input [0:0]\bus_wide_gen.strb_buf_reg[2]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[21]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire [0:0]\ap_CS_fsm_reg[20]_0 ;
  wire \ap_CS_fsm_reg[20]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp3_iter0;
  wire [0:0]ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter0_reg_0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire [0:0]ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter1_reg_1;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_buf_reg[16]_1 ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire [0:0]\bus_wide_gen.strb_buf_reg[2]_0 ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_2_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [17:0]\dout_buf_reg[17]_0 ;
  wire dout_valid_i_1_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire dout_valid_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire exitcond3_reg_564;
  wire exitcond3_reg_564_pp3_iter1_reg;
  wire \exitcond3_reg_564_reg[0] ;
  wire full_n_i_1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire full_n_reg_2;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire loop_index_reg_2500;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [5:0]\mOutPtr_reg[5]_0 ;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire m_axi_gmem_WREADY;
  wire [1:0]m_axi_gmem_WSTRB;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_11_n_0;
  wire p_1_in;
  wire pop;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_1__0_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire wbuf_V_ce1;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF1F0F1FFF1FFF1FF)) 
    \ap_CS_fsm[20]_i_2 
       (.I0(gmem_WREADY),
        .I1(exitcond3_reg_564_pp3_iter1_reg),
        .I2(ap_enable_reg_pp3_iter1_reg_1),
        .I3(full_n_reg_2),
        .I4(ap_enable_reg_pp3_iter1_reg_0),
        .I5(ap_enable_reg_pp3_iter0),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h000000000000AA80)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_enable_reg_pp3_iter0_reg),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_enable_reg_pp3_iter1_reg_0),
        .I3(full_n_reg_2),
        .I4(ap_enable_reg_pp3_iter1_reg_1),
        .I5(\ap_CS_fsm[21]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[21]_i_3 
       (.I0(gmem_WREADY),
        .I1(full_n_reg_2),
        .I2(exitcond3_reg_564_pp3_iter1_reg),
        .O(\ap_CS_fsm[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0_reg),
        .I1(\ap_CS_fsm[21]_i_3_n_0 ),
        .I2(ap_enable_reg_pp3_iter1_reg_0),
        .I3(ap_enable_reg_pp3_iter0_reg_0),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[20] ));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_0),
        .I1(ap_enable_reg_pp3_iter1_reg_1),
        .I2(\ap_CS_fsm[21]_i_3_n_0 ),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp3_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(dout_valid_reg_0),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(E));
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(dout_valid_reg_1),
        .I1(dout_valid_reg_2),
        .I2(m_axi_gmem_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT4 #(
    .INIT(16'h57FF)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(data_valid),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16]_1 ),
        .O(dout_valid_reg_0));
  LUT6 #(
    .INIT(64'h00000000F1E00000)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(dout_valid_reg_0),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem_WSTRB[0]),
        .I3(\dout_buf_reg[17]_0 [16]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.strb_buf_reg[2]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000F1E00000)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(dout_valid_reg_0),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem_WSTRB[1]),
        .I3(\dout_buf_reg[17]_0 [17]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.strb_buf_reg[2]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A22)) 
    \dout_buf[17]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(burst_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_2 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_2_n_0 ),
        .Q(\dout_buf_reg[17]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(burst_valid),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(pop),
        .I3(gmem_WVALID),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .I2(\mOutPtr_reg[5]_0 [2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBBFBB88888088)) 
    \exitcond3_reg_564[0]_i_1 
       (.I0(ap_enable_reg_pp3_iter1_reg_0),
        .I1(ap_enable_reg_pp3_iter0_reg),
        .I2(exitcond3_reg_564_pp3_iter1_reg),
        .I3(full_n_reg_2),
        .I4(gmem_WREADY),
        .I5(exitcond3_reg_564),
        .O(\ap_CS_fsm_reg[20]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \exitcond3_reg_564_pp3_iter1_reg[0]_i_1 
       (.I0(exitcond3_reg_564),
        .I1(ap_enable_reg_pp3_iter0_reg),
        .I2(exitcond3_reg_564_pp3_iter1_reg),
        .I3(full_n_reg_2),
        .I4(gmem_WREADY),
        .O(\exitcond3_reg_564_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(exitcond3_reg_564_pp3_iter1_reg),
        .I3(full_n_reg_2),
        .I4(gmem_WREADY),
        .I5(pop),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(\mOutPtr_reg[5]_0 [2]),
        .I4(full_n_i_3__0_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_WREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    \loop_index_reg_250[0]_i_1 
       (.I0(gmem_WREADY),
        .I1(full_n_reg_2),
        .I2(exitcond3_reg_564_pp3_iter1_reg),
        .I3(ap_enable_reg_pp3_iter0_reg),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_enable_reg_pp3_iter1_reg_0),
        .O(loop_index_reg_2500));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \mOutPtr[7]_i_1 
       (.I0(pop),
        .I1(exitcond3_reg_564_pp3_iter1_reg),
        .I2(full_n_reg_2),
        .I3(gmem_WREADY),
        .O(\mOutPtr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg[5]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(\mOutPtr_reg[5]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(\mOutPtr_reg[5]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(\mOutPtr_reg[5]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(\mOutPtr_reg[5]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(\mOutPtr_reg[5]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "gmem_m_axi_U/bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(gmem_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({gmem_WVALID,gmem_WVALID}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(mem_reg_i_10_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_9
       (.I0(gmem_WREADY),
        .I1(full_n_reg_2),
        .I2(exitcond3_reg_564_pp3_iter1_reg),
        .O(gmem_WVALID));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55556555)) 
    p_0_out_carry_i_5
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(pop),
        .I2(gmem_WREADY),
        .I3(full_n_reg_2),
        .I4(exitcond3_reg_564_pp3_iter1_reg),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(gmem_WREADY),
        .I2(full_n_reg_2),
        .I3(exitcond3_reg_564_pp3_iter1_reg),
        .I4(ap_enable_reg_pp3_iter0_reg),
        .I5(ap_enable_reg_pp3_iter0),
        .O(wbuf_V_ce1));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    show_ahead_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(exitcond3_reg_564_pp3_iter1_reg),
        .I2(full_n_reg_2),
        .I3(gmem_WREADY),
        .I4(\mOutPtr_reg[5]_0 [0]),
        .I5(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_3_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[7]_i_1__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    \wbuf_V_load_reg_573[15]_i_1 
       (.I0(gmem_WREADY),
        .I1(full_n_reg_2),
        .I2(exitcond3_reg_564_pp3_iter1_reg),
        .I3(ap_enable_reg_pp3_iter0_reg),
        .I4(ap_enable_reg_pp3_iter1_reg_1),
        .I5(exitcond3_reg_564),
        .O(full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    Q,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[34]_1 ,
    DI,
    \bus_wide_gen.split_cnt_buf ,
    empty_n_reg_0,
    S,
    \mOutPtr_reg[6]_0 ,
    s_ready_t_reg,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    pop,
    \bus_wide_gen.data_buf_reg[16] ,
    rdata_ack_t,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.data_buf_reg[16]_1 ,
    E,
    \bus_wide_gen.data_buf_reg[16]_2 ,
    \mOutPtr_reg[7]_0 ,
    \mOutPtr_reg[7]_1 );
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [5:0]Q;
  output \dout_buf_reg[34]_0 ;
  output [32:0]\dout_buf_reg[34]_1 ;
  output [0:0]DI;
  output \bus_wide_gen.split_cnt_buf ;
  output empty_n_reg_0;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output s_ready_t_reg;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input pop;
  input \bus_wide_gen.data_buf_reg[16] ;
  input rdata_ack_t;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input \bus_wide_gen.data_buf_reg[16]_1 ;
  input [0:0]E;
  input \bus_wide_gen.data_buf_reg[16]_2 ;
  input [0:0]\mOutPtr_reg[7]_0 ;
  input [6:0]\mOutPtr_reg[7]_1 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_buf_reg[16]_1 ;
  wire \bus_wide_gen.data_buf_reg[16]_2 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire \dout_buf_reg[34]_0 ;
  wire [32:0]\dout_buf_reg[34]_1 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [0:0]\mOutPtr_reg[7]_0 ;
  wire [6:0]\mOutPtr_reg[7]_1 ;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_9__0_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire s_ready_t_reg;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF3A2F3F3)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .O(\bus_wide_gen.split_cnt_buf ));
  LUT5 #(
    .INIT(32'h75FF0000)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[16]_2 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.split_cnt_buf ),
        .O(s_ready_t_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_1 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_1 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(E),
        .I2(empty_n_reg_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__1_n_0),
        .I2(pop),
        .I3(m_axi_gmem_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__1_n_0),
        .O(empty_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem_RVALID),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__2_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr_reg[7]_1 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr_reg[7]_1 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr_reg[7]_1 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr_reg[7]_1 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr_reg[7]_1 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr_reg[7]_1 [5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr_reg[7]_1 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "gmem_m_axi_U/bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(mem_reg_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9__0_n_0),
        .I3(pop),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_2__0
       (.I0(mem_reg_i_9__0_n_0),
        .I1(pop),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[3]_i_8 
       (.I0(\dout_buf_reg[34]_1 [32]),
        .I1(beat_valid),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(rdata_ack_t),
        .O(\dout_buf_reg[34]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00009000)) 
    show_ahead_i_1__0
       (.I0(pop),
        .I1(Q[0]),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .I4(empty_n_i_2__1_n_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    D,
    next_wreq,
    last_sect_buf,
    \sect_len_buf_reg[7] ,
    E,
    \q_reg[8]_0 ,
    \bus_wide_gen.len_cnt_reg[6] ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.len_cnt_reg[5] ,
    in,
    \could_multi_bursts.loop_cnt_reg[1] ,
    wreq_handling_reg,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_rst_n_0,
    wreq_handling_reg_0,
    wreq_handling_reg_1,
    ap_rst_n_1,
    ap_rst_n_2,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_2,
    CO,
    wreq_handling_reg_3,
    fifo_wreq_valid,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    ap_rst_n,
    push,
    data_valid,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \q_reg[9]_0 ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \sect_end_buf_reg[1] ,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    \q_reg[9]_1 ,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    m_axi_gmem_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_addr_buf_reg[1] ,
    m_axi_gmem_WREADY,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    m_axi_gmem_WSTRB,
    \bus_wide_gen.strb_buf_reg[1]_0 ,
    \sect_end_buf_reg[1]_0 );
  output burst_valid;
  output fifo_burst_ready;
  output [19:0]D;
  output next_wreq;
  output last_sect_buf;
  output \sect_len_buf_reg[7] ;
  output [0:0]E;
  output [0:0]\q_reg[8]_0 ;
  output [0:0]\bus_wide_gen.len_cnt_reg[6] ;
  output [0:0]\bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.len_cnt_reg[5] ;
  output [3:0]in;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output wreq_handling_reg;
  output \bus_wide_gen.WVALID_Dummy_reg_0 ;
  output \bus_wide_gen.first_pad_reg ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]ap_rst_n_0;
  output wreq_handling_reg_0;
  output [0:0]wreq_handling_reg_1;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \bus_wide_gen.pad_oh_reg_reg[1] ;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_2;
  input [0:0]CO;
  input wreq_handling_reg_3;
  input fifo_wreq_valid;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input ap_rst_n;
  input push;
  input data_valid;
  input \bus_wide_gen.len_cnt_reg[7] ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input [7:0]\q_reg[9]_0 ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input \sect_end_buf_reg[1] ;
  input [5:0]\could_multi_bursts.awaddr_buf_reg[31] ;
  input [0:0]\q_reg[9]_1 ;
  input \bus_wide_gen.WVALID_Dummy_reg_1 ;
  input m_axi_gmem_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\sect_addr_buf_reg[1] ;
  input m_axi_gmem_WREADY;
  input \bus_wide_gen.len_cnt_reg[7]_0 ;
  input [1:0]m_axi_gmem_WSTRB;
  input [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  input [0:0]\sect_end_buf_reg[1]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_i_2_n_0 ;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire [9:9]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_4__0_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_8_n_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[5] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[6] ;
  wire \bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.len_cnt_reg[7]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire [5:0]\could_multi_bursts.awaddr_buf_reg[31] ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__5_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire empty_n_i_5_n_0;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__0_n_0;
  wire [3:0]in;
  wire last_sect_buf;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [1:0]m_axi_gmem_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [8:0]q;
  wire [0:0]\q_reg[8]_0 ;
  wire [7:0]\q_reg[9]_0 ;
  wire [0:0]\q_reg[9]_1 ;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire [0:0]\sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf[9]_i_3_n_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[7] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire [0:0]wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem_WLAST),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I3(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAE2FFFF)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(\bus_wide_gen.len_cnt_reg[7] ),
        .I1(empty_n_i_2_n_0),
        .I2(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .I3(q[8]),
        .I4(data_valid),
        .I5(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .O(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(E),
        .O(\bus_wide_gen.WVALID_Dummy_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.len_cnt_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I1(\q_reg[9]_0 [6]),
        .I2(\q_reg[9]_0 [7]),
        .I3(\q_reg[9]_0 [4]),
        .I4(\q_reg[9]_0 [5]),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.data_buf[15]_i_4__0 
       (.I0(\bus_wide_gen.len_cnt_reg[5] ),
        .I1(data_valid),
        .O(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\q_reg[9]_0 [1]),
        .I1(\q_reg[9]_0 [0]),
        .I2(\q_reg[9]_0 [3]),
        .I3(burst_valid),
        .I4(\q_reg[9]_0 [2]),
        .I5(\bus_wide_gen.burst_pack ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(q[8]),
        .I1(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000000020200020)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(burst_valid),
        .I3(\q_reg[9]_0 [0]),
        .I4(q[0]),
        .I5(\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9909)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\q_reg[9]_0 [1]),
        .I1(q[1]),
        .I2(q[0]),
        .I3(\q_reg[9]_0 [0]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(\q_reg[9]_0 [2]),
        .I1(q[2]),
        .I2(\q_reg[9]_0 [3]),
        .I3(q[3]),
        .O(\bus_wide_gen.data_buf[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \bus_wide_gen.data_buf[31]_i_9 
       (.I0(\q_reg[9]_0 [5]),
        .I1(\q_reg[9]_0 [4]),
        .I2(\q_reg[9]_0 [7]),
        .I3(\q_reg[9]_0 [6]),
        .I4(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.len_cnt_reg[5] ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.first_pad_reg_0 ),
        .I1(burst_valid),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(data_valid),
        .I4(E),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I1(ap_rst_n),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h0004000040444444)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I1(data_valid),
        .I2(q[8]),
        .I3(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .I4(empty_n_i_2_n_0),
        .I5(\bus_wide_gen.len_cnt_reg[7] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0004000040440000)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I1(data_valid),
        .I2(q[8]),
        .I3(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .I4(empty_n_i_2_n_0),
        .I5(\bus_wide_gen.len_cnt_reg[7] ),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(m_axi_gmem_WREADY),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 ),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I3(burst_valid),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hA2AAAEAA)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I1(burst_valid),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hAF01AE0000000000)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .I3(m_axi_gmem_WSTRB[0]),
        .I4(\bus_wide_gen.strb_buf_reg[1]_0 [0]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hAF01AE0000000000)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .I3(m_axi_gmem_WSTRB[1]),
        .I4(\bus_wide_gen.strb_buf_reg[1]_0 [1]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf_reg[31] [1]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [0]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [2]),
        .I3(\could_multi_bursts.awaddr_buf_reg[31] [3]),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [4]),
        .I5(\could_multi_bursts.awaddr_buf_reg[31] [5]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [3]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [5]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [0]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(empty_n_i_1__5_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__3
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_0));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    empty_n_i_1__5
       (.I0(empty_n_i_2_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(data_valid),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I4(burst_valid),
        .O(empty_n_i_1__5_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2
       (.I0(burst_valid),
        .I1(empty_n_i_4_n_0),
        .I2(empty_n_i_5_n_0),
        .I3(\q_reg[9]_0 [6]),
        .I4(\q_reg[9]_0 [7]),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h1FF0FFFF)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.first_pad_reg_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I2(q[8]),
        .I3(\bus_wide_gen.len_cnt_reg[5] ),
        .I4(data_valid),
        .O(empty_n_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(q[0]),
        .I1(\q_reg[9]_0 [0]),
        .I2(\q_reg[9]_0 [1]),
        .I3(q[1]),
        .I4(\q_reg[9]_0 [2]),
        .I5(q[2]),
        .O(empty_n_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFFE)) 
    empty_n_i_5
       (.I0(\q_reg[9]_0 [5]),
        .I1(\q_reg[9]_0 [4]),
        .I2(q[3]),
        .I3(\q_reg[9]_0 [3]),
        .O(empty_n_i_5_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_3),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFF5DDDDDFFDDDDDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(push),
        .I3(empty_n_i_1__5_n_0),
        .I4(data_vld_reg_n_0),
        .I5(full_n_i_2__0_n_0),
        .O(full_n_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\sect_len_buf_reg[7] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\q_reg[9]_1 ),
        .I1(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(empty_n_i_1__5_n_0),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__5_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__5_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(q[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(\sect_end_buf_reg[1]_0 ),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h00002022AAAAAAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_2),
        .I1(\sect_len_buf[9]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[3] ),
        .I3(\sect_len_buf_reg[3]_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3]_1 ),
        .O(last_sect_buf));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_resp_ready),
        .O(\sect_len_buf[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_2),
        .I1(wreq_handling_reg_3),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo_0
   (fifo_burst_ready,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.next_loop ,
    ap_rst_n_0,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    E,
    full_n_reg_0,
    pop,
    \q_reg[8]_0 ,
    empty_n_reg_0,
    \dout_buf_reg[31] ,
    \dout_buf_reg[30] ,
    \dout_buf_reg[29] ,
    \dout_buf_reg[28] ,
    \dout_buf_reg[27] ,
    \dout_buf_reg[26] ,
    \dout_buf_reg[25] ,
    \dout_buf_reg[24] ,
    \dout_buf_reg[23] ,
    \dout_buf_reg[22] ,
    \dout_buf_reg[21] ,
    \dout_buf_reg[20] ,
    \dout_buf_reg[19] ,
    \dout_buf_reg[18] ,
    \dout_buf_reg[17] ,
    \dout_buf_reg[16] ,
    \bus_wide_gen.len_cnt_reg[2] ,
    D,
    next_rreq,
    \could_multi_bursts.sect_handling_reg ,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg_0 ,
    ap_rst_n_1,
    \could_multi_bursts.loop_cnt_reg[1] ,
    data_vld_reg_0,
    rreq_handling_reg_0,
    dout_valid_reg,
    ap_rst_n_2,
    \could_multi_bursts.sect_handling_reg_1 ,
    \q_reg[8]_1 ,
    \start_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \beat_len_buf_reg[4] ,
    \start_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \end_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    in,
    \could_multi_bursts.sect_handling_reg_2 ,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    invalid_len_event_reg2,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.split_cnt_buf ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    \mOutPtr_reg[7] ,
    m_axi_gmem_RVALID,
    \dout_buf_reg[0] ,
    \dout_buf_reg[0]_0 ,
    beat_valid,
    \pout_reg[1]_0 ,
    \pout_reg[1]_1 ,
    \pout_reg[1]_2 ,
    data_vld_reg_1,
    data_vld_reg_2,
    Q,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    CO,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    fifo_rreq_valid,
    \could_multi_bursts.loop_cnt_reg[5] ,
    fifo_rctl_ready,
    \could_multi_bursts.sect_handling_reg_3 ,
    \could_multi_bursts.sect_handling_reg_4 ,
    \q_reg[9]_0 ,
    data_vld_reg_3,
    data_vld_reg_4,
    invalid_len_event,
    \sect_addr_buf_reg[1] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 ,
    \sect_end_buf_reg[1] );
  output fifo_burst_ready;
  output invalid_len_event_reg2_reg;
  output \could_multi_bursts.next_loop ;
  output ap_rst_n_0;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output pop;
  output \q_reg[8]_0 ;
  output empty_n_reg_0;
  output \dout_buf_reg[31] ;
  output \dout_buf_reg[30] ;
  output \dout_buf_reg[29] ;
  output \dout_buf_reg[28] ;
  output \dout_buf_reg[27] ;
  output \dout_buf_reg[26] ;
  output \dout_buf_reg[25] ;
  output \dout_buf_reg[24] ;
  output \dout_buf_reg[23] ;
  output \dout_buf_reg[22] ;
  output \dout_buf_reg[21] ;
  output \dout_buf_reg[20] ;
  output \dout_buf_reg[19] ;
  output \dout_buf_reg[18] ;
  output \dout_buf_reg[17] ;
  output \dout_buf_reg[16] ;
  output \bus_wide_gen.len_cnt_reg[2] ;
  output [19:0]D;
  output next_rreq;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]rreq_handling_reg;
  output [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output data_vld_reg_0;
  output rreq_handling_reg_0;
  output dout_valid_reg;
  output [0:0]ap_rst_n_2;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output [0:0]\q_reg[8]_1 ;
  output \start_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \beat_len_buf_reg[4] ;
  output \start_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \end_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input invalid_len_event_reg2;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \bus_wide_gen.split_cnt_buf ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \mOutPtr_reg[7] ;
  input m_axi_gmem_RVALID;
  input \dout_buf_reg[0] ;
  input \dout_buf_reg[0]_0 ;
  input beat_valid;
  input \pout_reg[1]_0 ;
  input \pout_reg[1]_1 ;
  input \pout_reg[1]_2 ;
  input [32:0]data_vld_reg_1;
  input data_vld_reg_2;
  input [7:0]Q;
  input \bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[0] ;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input [0:0]CO;
  input rreq_handling_reg_1;
  input rreq_handling_reg_2;
  input fifo_rreq_valid;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input fifo_rctl_ready;
  input [9:0]\could_multi_bursts.sect_handling_reg_3 ;
  input [5:0]\could_multi_bursts.sect_handling_reg_4 ;
  input [0:0]\q_reg[9]_0 ;
  input data_vld_reg_3;
  input data_vld_reg_4;
  input invalid_len_event;
  input [0:0]\sect_addr_buf_reg[1] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [10:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;
  input \sect_end_buf_reg[1] ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire \beat_len_buf_reg[4] ;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[15]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.len_cnt_reg[2] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.arlen_buf[3]_i_2_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire [9:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire [5:0]\could_multi_bursts.sect_handling_reg_4 ;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_0;
  wire [32:0]data_vld_reg_1;
  wire data_vld_reg_2;
  wire data_vld_reg_3;
  wire data_vld_reg_4;
  wire data_vld_reg_n_0;
  wire \dout_buf[34]_i_4_n_0 ;
  wire \dout_buf[34]_i_6_n_0 ;
  wire \dout_buf[34]_i_7_n_0 ;
  wire \dout_buf_reg[0] ;
  wire \dout_buf_reg[0]_0 ;
  wire \dout_buf_reg[16] ;
  wire \dout_buf_reg[17] ;
  wire \dout_buf_reg[18] ;
  wire \dout_buf_reg[19] ;
  wire \dout_buf_reg[20] ;
  wire \dout_buf_reg[21] ;
  wire \dout_buf_reg[22] ;
  wire \dout_buf_reg[23] ;
  wire \dout_buf_reg[24] ;
  wire \dout_buf_reg[25] ;
  wire \dout_buf_reg[26] ;
  wire \dout_buf_reg[27] ;
  wire \dout_buf_reg[28] ;
  wire \dout_buf_reg[29] ;
  wire \dout_buf_reg[30] ;
  wire \dout_buf_reg[31] ;
  wire dout_valid_reg;
  wire empty_n_reg_0;
  wire \end_addr_buf_reg[10] ;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[1] ;
  wire \end_addr_buf_reg[3] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__4_n_0;
  wire [0:0]full_n_reg_0;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire \mOutPtr_reg[7] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_rreq;
  wire pop;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout_reg[1]_0 ;
  wire \pout_reg[1]_1 ;
  wire \pout_reg[1]_2 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire \q_reg[8]_0 ;
  wire [0:0]\q_reg[8]_1 ;
  wire [0:0]\q_reg[9]_0 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire rdata_ack_t;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [10:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(data_vld_reg_1[16]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[0]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[0] ),
        .O(\dout_buf_reg[16] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(data_vld_reg_1[26]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[10]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[10] ),
        .O(\dout_buf_reg[26] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(data_vld_reg_1[27]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[11]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[11] ),
        .O(\dout_buf_reg[27] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(data_vld_reg_1[28]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[12]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[12] ),
        .O(\dout_buf_reg[28] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(data_vld_reg_1[29]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[13]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[13] ),
        .O(\dout_buf_reg[29] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(data_vld_reg_1[30]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[14]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[14] ),
        .O(\dout_buf_reg[30] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(data_vld_reg_1[31]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[15]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[15] ),
        .O(\dout_buf_reg[31] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bus_wide_gen.data_buf[15]_i_3__0 
       (.I0(\dout_buf[34]_i_6_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\bus_wide_gen.len_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h23230023)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(\bus_wide_gen.data_buf1 ),
        .I1(\bus_wide_gen.len_cnt_reg[2] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(rdata_ack_t),
        .O(\bus_wide_gen.data_buf[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h008ACFCF008A00CF)) 
    \bus_wide_gen.data_buf[15]_i_5__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[2] ),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(data_vld_reg_1[17]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[1]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[1] ),
        .O(\dout_buf_reg[17] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(data_vld_reg_1[18]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[2]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[2] ),
        .O(\dout_buf_reg[18] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(data_vld_reg_1[19]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[3]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[3] ),
        .O(\dout_buf_reg[19] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(data_vld_reg_1[20]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[4]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[4] ),
        .O(\dout_buf_reg[20] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(data_vld_reg_1[21]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[5]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[5] ),
        .O(\dout_buf_reg[21] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(data_vld_reg_1[22]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[6]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[6] ),
        .O(\dout_buf_reg[22] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(data_vld_reg_1[23]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[7]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[7] ),
        .O(\dout_buf_reg[23] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(data_vld_reg_1[24]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[8]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[8] ),
        .O(\dout_buf_reg[24] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(data_vld_reg_1[25]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(data_vld_reg_1[9]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[9] ),
        .O(\dout_buf_reg[25] ));
  LUT6 #(
    .INIT(64'h00006606FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I1(\bus_wide_gen.tail_split ),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\dout_buf[34]_i_4_n_0 ),
        .I5(ap_rst_n),
        .O(\q_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h000BBBB0)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(\bus_wide_gen.tail_split ),
        .I3(\dout_buf[34]_i_4_n_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hF0F0FFF0BABAFFFF)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.len_cnt_reg[2] ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(dout_valid_reg));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(E),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h440C4400)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(ap_rst_n),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.next_loop ),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(fifo_rctl_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.sect_handling_reg_4 [1]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [2]),
        .I3(\could_multi_bursts.sect_handling_reg_4 [3]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [4]),
        .I5(\could_multi_bursts.sect_handling_reg_4 [5]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_3 [7]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [3]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [4]),
        .I3(\could_multi_bursts.sect_handling_reg_3 [8]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [5]),
        .I5(\could_multi_bursts.sect_handling_reg_3 [9]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.sect_handling_reg_3 [4]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [1]),
        .I3(\could_multi_bursts.sect_handling_reg_3 [5]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [2]),
        .I5(\could_multi_bursts.sect_handling_reg_3 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(rreq_handling_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    data_vld_i_1__3
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(data_vld_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hFABA)) 
    data_vld_i_1__5
       (.I0(\could_multi_bursts.next_loop ),
        .I1(data_vld_reg_3),
        .I2(data_vld_reg_4),
        .I3(empty_n_reg_0),
        .O(data_vld_reg_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h00022220AAAAAAAA)) 
    \dout_buf[34]_i_1 
       (.I0(\dout_buf_reg[0] ),
        .I1(\dout_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.tail_split ),
        .I3(\dout_buf[34]_i_4_n_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(beat_valid),
        .O(pop));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \dout_buf[34]_i_4 
       (.I0(\dout_buf[34]_i_6_n_0 ),
        .I1(\dout_buf[34]_i_7_n_0 ),
        .I2(\q_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(\q_reg_n_0_[1] ),
        .I5(Q[1]),
        .O(\dout_buf[34]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \dout_buf[34]_i_5 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.len_cnt_reg[2] ),
        .I2(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \dout_buf[34]_i_6 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\dout_buf[34]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout_buf[34]_i_7 
       (.I0(\q_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\dout_buf[34]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1
       (.I0(\pout[2]_i_2__0_n_0 ),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h75FF)) 
    empty_n_i_1__0
       (.I0(rreq_handling_reg_1),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__2
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(rreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h2F2F2F00)) 
    fifo_rreq_valid_buf_i_1
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(rreq_handling_reg_1),
        .I3(rreq_handling_reg_2),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hD5FFDDFFDDDDDDDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__4_n_0),
        .I3(\pout[2]_i_2__0_n_0 ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__5_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__4
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[7]_i_1__0 
       (.I0(pop),
        .I1(\mOutPtr_reg[7] ),
        .I2(m_axi_gmem_RVALID),
        .O(full_n_reg_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\q_reg[9]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1__0 
       (.I0(\pout[2]_i_2__0_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A88AAAA)) 
    \pout[2]_i_2__0 
       (.I0(burst_valid),
        .I1(\dout_buf[34]_i_4_n_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(\bus_wide_gen.tail_split ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\pout[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8882AAAA)) 
    \pout[3]_i_3__0 
       (.I0(\pout_reg[1]_2 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf[34]_i_4_n_0 ),
        .I3(\bus_wide_gen.tail_split ),
        .I4(data_vld_reg_1[32]),
        .I5(data_vld_reg_2),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hAAAEEEEAFFFFFFFF)) 
    \pout[3]_i_5 
       (.I0(\pout_reg[1]_0 ),
        .I1(\pout_reg[1]_1 ),
        .I2(\bus_wide_gen.tail_split ),
        .I3(\dout_buf[34]_i_4_n_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(\pout_reg[1]_2 ),
        .O(\q_reg[8]_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.data_buf1 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_2),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[1] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg[9]_0 [0]),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(\sect_len_buf_reg[9]_1 [1]),
        .I5(\sect_len_buf_reg[9] [1]),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[9]_1 [2]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCF0FC101FF3FF131)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_1 [4]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[9] [4]),
        .O(\beat_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9]_1 [5]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[9]_1 [6]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[9]_1 [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [9]),
        .I4(\sect_len_buf_reg[9]_1 [8]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\end_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [10]),
        .I4(\sect_len_buf_reg[9]_1 [9]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \q_reg[61]_0 ,
    S,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \end_addr_buf_reg[31] ,
    E,
    \q_reg[63]_0 ,
    \q_reg[63]_1 ,
    SR,
    \q_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Q,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \sect_cnt_reg[0] ,
    last_sect_buf,
    \sect_cnt_reg[0]_0 ,
    \align_len_reg[31] ,
    \q_reg[63]_2 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [60:0]\q_reg[61]_0 ;
  output [3:0]S;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\end_addr_buf_reg[31] ;
  output [0:0]E;
  output \q_reg[63]_0 ;
  output [0:0]\q_reg[63]_1 ;
  input [0:0]SR;
  input \q_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input \sect_cnt_reg[0] ;
  input last_sect_buf;
  input \sect_cnt_reg[0]_0 ;
  input [0:0]\align_len_reg[31] ;
  input [62:0]\q_reg[63]_2 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \align_len[31]_i_10_n_0 ;
  wire \align_len[31]_i_3_n_0 ;
  wire \align_len[31]_i_4_n_0 ;
  wire \align_len[31]_i_5_n_0 ;
  wire \align_len[31]_i_6_n_0 ;
  wire \align_len[31]_i_7_n_0 ;
  wire \align_len[31]_i_8_n_0 ;
  wire \align_len[31]_i_9_n_0 ;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [63:62]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__1_n_0;
  wire last_sect_buf;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [60:0]\q_reg[61]_0 ;
  wire \q_reg[63]_0 ;
  wire [0:0]\q_reg[63]_1 ;
  wire [62:0]\q_reg[63]_2 ;
  wire rs2f_wreq_ack;
  wire \sect_cnt_reg[0] ;
  wire \sect_cnt_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_10 
       (.I0(\q_reg[61]_0 [45]),
        .I1(\q_reg[61]_0 [59]),
        .I2(\q_reg[61]_0 [34]),
        .I3(\q_reg[61]_0 [47]),
        .O(\align_len[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF010000FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(\align_len[31]_i_3_n_0 ),
        .I1(\align_len[31]_i_4_n_0 ),
        .I2(\align_len[31]_i_5_n_0 ),
        .I3(fifo_wreq_data[63]),
        .I4(\align_len_reg[31] ),
        .I5(ap_rst_n),
        .O(\q_reg[63]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_3 
       (.I0(fifo_wreq_data[62]),
        .I1(\q_reg[61]_0 [58]),
        .I2(\q_reg[61]_0 [60]),
        .I3(\q_reg[61]_0 [53]),
        .I4(\align_len[31]_i_6_n_0 ),
        .O(\align_len[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_4 
       (.I0(\q_reg[61]_0 [46]),
        .I1(\q_reg[61]_0 [44]),
        .I2(\q_reg[61]_0 [41]),
        .I3(\q_reg[61]_0 [40]),
        .I4(\align_len[31]_i_7_n_0 ),
        .O(\align_len[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_len[31]_i_5 
       (.I0(\align_len[31]_i_8_n_0 ),
        .I1(\align_len[31]_i_9_n_0 ),
        .I2(\align_len[31]_i_10_n_0 ),
        .I3(\q_reg[61]_0 [36]),
        .I4(\q_reg[61]_0 [55]),
        .I5(\q_reg[61]_0 [57]),
        .O(\align_len[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_6 
       (.I0(\q_reg[61]_0 [32]),
        .I1(\q_reg[61]_0 [33]),
        .I2(\q_reg[61]_0 [43]),
        .I3(\q_reg[61]_0 [51]),
        .O(\align_len[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_7 
       (.I0(\q_reg[61]_0 [39]),
        .I1(\q_reg[61]_0 [42]),
        .I2(\q_reg[61]_0 [50]),
        .I3(\q_reg[61]_0 [52]),
        .O(\align_len[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_8 
       (.I0(\q_reg[61]_0 [35]),
        .I1(\q_reg[61]_0 [38]),
        .I2(\q_reg[61]_0 [49]),
        .I3(\q_reg[61]_0 [54]),
        .O(\align_len[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_9 
       (.I0(\q_reg[61]_0 [37]),
        .I1(\q_reg[61]_0 [56]),
        .I2(\q_reg[61]_0 [31]),
        .I3(\q_reg[61]_0 [48]),
        .O(\align_len[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_wreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[61]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[61]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[61]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[61]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[61]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[61]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[61]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[61]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\q_reg[61]_0 [45]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[61]_0 [44]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[61]_0 [43]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[61]_0 [42]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(\q_reg[61]_0 [49]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(\q_reg[61]_0 [48]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(\q_reg[61]_0 [47]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(\q_reg[61]_0 [46]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(\q_reg[61]_0 [53]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(\q_reg[61]_0 [52]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(\q_reg[61]_0 [51]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(\q_reg[61]_0 [50]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(\q_reg[61]_0 [57]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(\q_reg[61]_0 [56]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(\q_reg[61]_0 [55]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(\q_reg[61]_0 [54]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[62]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(\q_reg[61]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(\q_reg[61]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4
       (.I0(\q_reg[61]_0 [58]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[61]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[61]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[61]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  LUT5 #(
    .INIT(32'hFF010000)) 
    invalid_len_event_i_1__0
       (.I0(\align_len[31]_i_3_n_0 ),
        .I1(\align_len[31]_i_4_n_0 ),
        .I2(\align_len[31]_i_5_n_0 ),
        .I3(fifo_wreq_data[63]),
        .I4(fifo_wreq_valid),
        .O(\q_reg[63]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[7]),
        .I2(last_sect_carry__0[6]),
        .I3(last_sect_carry__0_0[6]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[5]),
        .I2(last_sect_carry__0_0[3]),
        .I3(last_sect_carry__0[3]),
        .I4(last_sect_carry__0_0[4]),
        .I5(last_sect_carry__0[4]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0_0[1]),
        .I3(last_sect_carry__0[1]),
        .I4(last_sect_carry__0_0[0]),
        .I5(last_sect_carry__0[0]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [31]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [32]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [33]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [34]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [35]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [36]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [37]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [38]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [39]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [40]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [41]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [42]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [43]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [44]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [45]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [46]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [47]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [48]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [49]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [50]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [51]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [52]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [53]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [54]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [55]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [56]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [57]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [58]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [59]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [60]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [61]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [62]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_2 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [43]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [44]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [45]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [46]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [47]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [48]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [49]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [50]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [51]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [52]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [53]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [54]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [55]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [56]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [57]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [58]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [59]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [60]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_wreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(fifo_wreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF0FE)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(\sect_cnt_reg[0] ),
        .I2(last_sect_buf),
        .I3(\sect_cnt_reg[0]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized0_2
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    empty_n_reg_0,
    S,
    \q_reg[61]_0 ,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \end_addr_buf_reg[31] ,
    invalid_len_event0,
    empty_n_reg_1,
    SR,
    E,
    ap_clk,
    CO,
    \start_addr_reg[1] ,
    \start_addr_reg[1]_0 ,
    ap_rst_n,
    Q,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \sect_cnt_reg[19] ,
    \q_reg[63]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]empty_n_reg_0;
  output [3:0]S;
  output [60:0]\q_reg[61]_0 ;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\end_addr_buf_reg[31] ;
  output invalid_len_event0;
  output [0:0]empty_n_reg_1;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [0:0]CO;
  input \start_addr_reg[1] ;
  input \start_addr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input \sect_cnt_reg[19] ;
  input [62:0]\q_reg[63]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__4_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [63:62]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__0_n_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire invalid_len_event_i_4_n_0;
  wire invalid_len_event_i_5_n_0;
  wire invalid_len_event_i_6_n_0;
  wire invalid_len_event_i_7_n_0;
  wire invalid_len_event_i_8_n_0;
  wire invalid_len_event_i_9_n_0;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [60:0]\q_reg[61]_0 ;
  wire [62:0]\q_reg[63]_0 ;
  wire rs2f_rreq_ack;
  wire \sect_cnt_reg[19] ;
  wire \start_addr_reg[1] ;
  wire \start_addr_reg[1]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[61]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[61]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[61]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[61]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[61]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[61]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\q_reg[61]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\q_reg[61]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\q_reg[61]_0 [45]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\q_reg[61]_0 [44]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\q_reg[61]_0 [43]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\q_reg[61]_0 [42]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1
       (.I0(\q_reg[61]_0 [49]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2
       (.I0(\q_reg[61]_0 [48]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3
       (.I0(\q_reg[61]_0 [47]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4
       (.I0(\q_reg[61]_0 [46]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1
       (.I0(\q_reg[61]_0 [53]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2
       (.I0(\q_reg[61]_0 [52]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3
       (.I0(\q_reg[61]_0 [51]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4
       (.I0(\q_reg[61]_0 [50]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1
       (.I0(\q_reg[61]_0 [57]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2
       (.I0(\q_reg[61]_0 [56]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3
       (.I0(\q_reg[61]_0 [55]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4
       (.I0(\q_reg[61]_0 [54]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1
       (.I0(fifo_rreq_data[62]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2
       (.I0(\q_reg[61]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_3
       (.I0(\q_reg[61]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_4
       (.I0(\q_reg[61]_0 [58]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[61]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[61]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[61]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(CO),
        .I2(\start_addr_reg[1] ),
        .I3(\start_addr_reg[1]_0 ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__4
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__7
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_rreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__1_n_0),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h2A22AAAA)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(\start_addr_reg[1]_0 ),
        .I2(\start_addr_reg[1] ),
        .I3(CO),
        .I4(fifo_rreq_valid),
        .O(full_n_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h8A00000000000000)) 
    full_n_i_4__0
       (.I0(\start_addr_reg[1]_0 ),
        .I1(\start_addr_reg[1] ),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888888A)) 
    invalid_len_event_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data[63]),
        .I2(invalid_len_event_i_2_n_0),
        .I3(invalid_len_event_i_3_n_0),
        .I4(invalid_len_event_i_4_n_0),
        .O(invalid_len_event0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(invalid_len_event_i_5_n_0),
        .I1(invalid_len_event_i_6_n_0),
        .I2(invalid_len_event_i_7_n_0),
        .I3(\q_reg[61]_0 [58]),
        .I4(\q_reg[61]_0 [38]),
        .I5(\q_reg[61]_0 [60]),
        .O(invalid_len_event_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[61]_0 [47]),
        .I1(\q_reg[61]_0 [36]),
        .I2(\q_reg[61]_0 [59]),
        .I3(\q_reg[61]_0 [45]),
        .I4(invalid_len_event_i_8_n_0),
        .O(invalid_len_event_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4
       (.I0(\q_reg[61]_0 [56]),
        .I1(\q_reg[61]_0 [35]),
        .I2(\q_reg[61]_0 [46]),
        .I3(\q_reg[61]_0 [31]),
        .I4(invalid_len_event_i_9_n_0),
        .O(invalid_len_event_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(\q_reg[61]_0 [50]),
        .I1(\q_reg[61]_0 [52]),
        .I2(\q_reg[61]_0 [39]),
        .I3(\q_reg[61]_0 [54]),
        .O(invalid_len_event_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(\q_reg[61]_0 [40]),
        .I1(\q_reg[61]_0 [42]),
        .I2(\q_reg[61]_0 [34]),
        .I3(\q_reg[61]_0 [41]),
        .O(invalid_len_event_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(\q_reg[61]_0 [55]),
        .I1(fifo_rreq_data[62]),
        .I2(\q_reg[61]_0 [33]),
        .I3(\q_reg[61]_0 [43]),
        .O(invalid_len_event_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8
       (.I0(\q_reg[61]_0 [37]),
        .I1(\q_reg[61]_0 [49]),
        .I2(\q_reg[61]_0 [48]),
        .I3(\q_reg[61]_0 [57]),
        .O(invalid_len_event_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(\q_reg[61]_0 [32]),
        .I1(\q_reg[61]_0 [44]),
        .I2(\q_reg[61]_0 [51]),
        .I3(\q_reg[61]_0 [53]),
        .O(invalid_len_event_i_9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[7]),
        .I2(last_sect_carry__0[6]),
        .I3(last_sect_carry__0_0[6]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0_0[3]),
        .I1(last_sect_carry__0[3]),
        .I2(last_sect_carry__0_0[4]),
        .I3(last_sect_carry__0[4]),
        .I4(last_sect_carry__0[5]),
        .I5(last_sect_carry__0_0[5]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0_0[1]),
        .I3(last_sect_carry__0[1]),
        .I4(last_sect_carry__0_0[0]),
        .I5(last_sect_carry__0[0]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [31]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [32]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [33]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [34]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [35]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [36]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [37]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [38]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [39]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [40]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [41]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [42]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [43]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [44]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [45]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [46]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [47]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [48]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [49]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [50]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [51]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [52]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [53]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [54]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [55]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [56]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [57]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [58]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [59]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [60]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [61]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [62]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__1_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__1_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__1_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \pout[2]_i_2__1 
       (.I0(fifo_rreq_valid),
        .I1(CO),
        .I2(\start_addr_reg[1] ),
        .I3(\start_addr_reg[1]_0 ),
        .O(\pout[2]_i_2__1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [43]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [44]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [45]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [46]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [47]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [48]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [49]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [50]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [51]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [52]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [53]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [54]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [55]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [56]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [57]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [58]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [59]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [60]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_rreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(fifo_rreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[61]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_rreq_valid),
        .I1(\sect_cnt_reg[19] ),
        .I2(\start_addr_reg[1]_0 ),
        .I3(\start_addr_reg[1] ),
        .O(empty_n_reg_1));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.next_loop ,
    push,
    next_resp0,
    push_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    in,
    ap_rst_n,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    next_resp,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem_BVALID,
    next_resp_reg,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output invalid_len_event_reg2_reg;
  output \could_multi_bursts.next_loop ;
  output push;
  output next_resp0;
  output push_0;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input [0:0]in;
  input ap_rst_n;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input next_resp;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__4_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__2_n_0;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4__0_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h440C4400)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(ap_rst_n),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__2_n_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__2
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__0 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[0]),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pop0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp_reg),
        .I4(next_resp),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_4__0_n_0 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized1_1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    \pout_reg[0]_0 ,
    data_vld_reg_1,
    ap_clk,
    SR,
    data_vld_reg_2,
    ap_rst_n,
    E,
    empty_n_reg_1,
    \pout_reg[1]_0 ,
    \pout[3]_i_5 ,
    fifo_burst_ready,
    \pout[3]_i_5_0 ,
    m_axi_gmem_ARREADY);
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output \pout_reg[0]_0 ;
  output data_vld_reg_1;
  input ap_clk;
  input [0:0]SR;
  input data_vld_reg_2;
  input ap_rst_n;
  input [0:0]E;
  input empty_n_reg_1;
  input \pout_reg[1]_0 ;
  input \pout[3]_i_5 ;
  input fifo_burst_ready;
  input \pout[3]_i_5_0 ;
  input m_axi_gmem_ARREADY;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_2;
  wire empty_n_i_1__2_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__5_n_0;
  wire m_axi_gmem_ARREADY;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_5 ;
  wire \pout[3]_i_5_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire \pout_reg[1]_0 ;

  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_2),
        .Q(data_vld_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_n_i_1__2
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_1),
        .I2(data_vld_reg_0),
        .O(empty_n_i_1__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DDDFFDDDDDDFFDD)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(E),
        .I3(data_vld_reg_0),
        .I4(empty_n_reg_1),
        .I5(full_n_i_2__5_n_0),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__5
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__5_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout_reg[1]_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \pout[2]_i_1 
       (.I0(pout_reg[2]),
        .I1(\pout_reg[1]_0 ),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8082)) 
    \pout[3]_i_1__0 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_1),
        .I2(E),
        .I3(\pout_reg[0]_0 ),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(\pout_reg[1]_0 ),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_4 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7FFF7FFFFFFF7FFF)) 
    \pout[3]_i_7 
       (.I0(data_vld_reg_0),
        .I1(fifo_rctl_ready),
        .I2(\pout[3]_i_5 ),
        .I3(fifo_burst_ready),
        .I4(\pout[3]_i_5_0 ),
        .I5(m_axi_gmem_ARREADY),
        .O(data_vld_reg_1));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    empty_n_reg_1,
    p_33_in,
    ap_clk,
    SR,
    empty_n_reg_2,
    icmp_ln23_reg_457,
    ap_start,
    ap_rst_n,
    push);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [1:0]empty_n_reg_1;
  output p_33_in;
  input ap_clk;
  input [0:0]SR;
  input [3:0]empty_n_reg_2;
  input icmp_ln23_reg_457;
  input ap_start;
  input ap_rst_n;
  input push;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire [1:0]empty_n_reg_1;
  wire [3:0]empty_n_reg_2;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__7_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire icmp_ln23_reg_457;
  wire p_33_in;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(icmp_ln23_reg_457),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_2[3]),
        .I3(ap_start),
        .I4(empty_n_reg_2[0]),
        .O(empty_n_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFF44F0)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_2[3]),
        .I2(empty_n_reg_2[1]),
        .I3(icmp_ln23_reg_457),
        .I4(empty_n_reg_2[2]),
        .O(empty_n_reg_1[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__7_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hAEEE)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_2[3]),
        .I3(icmp_ln23_reg_457),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2__7_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    full_n_i_2__7
       (.I0(icmp_ln23_reg_457),
        .I1(empty_n_reg_2[3]),
        .I2(empty_n_reg_0),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    full_n_i_4
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_reg_0),
        .I3(empty_n_reg_2[3]),
        .I4(icmp_ln23_reg_457),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    int_ap_ready_i_1
       (.I0(empty_n_reg_2[3]),
        .I1(empty_n_reg_0),
        .I2(icmp_ln23_reg_457),
        .O(p_33_in));
  LUT6 #(
    .INIT(64'hA5A45A5AF0F0F0F0)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFA045FA0FF00FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC86CCCCCCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \pout[2]_i_3 
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_2[3]),
        .I2(icmp_ln23_reg_457),
        .O(pop0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_read
   (full_n_reg,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \state_reg[0] ,
    \ap_CS_fsm_reg[7] ,
    \exitcond665_reg_504_reg[0] ,
    \ap_CS_fsm_reg[15] ,
    s_ready_t_reg,
    \ap_CS_fsm_reg[6] ,
    \state_reg[0]_0 ,
    loop_index61_reg_2170,
    \state_reg[0]_1 ,
    \ap_CS_fsm_reg[7]_0 ,
    empty_22_reg_483_pp0_iter1_reg0,
    empty_25_reg_508_pp1_iter1_reg0,
    wbuf_V_we0,
    WEA,
    \exitcond665_reg_504_reg[0]_0 ,
    dwbuf_V_ce0,
    loop_index55_reg_2280,
    \exitcond665_reg_504_reg[0]_1 ,
    ap_enable_reg_pp1_iter1_reg,
    \ap_CS_fsm_reg[15]_0 ,
    m_axi_gmem_ARADDR,
    Q,
    \data_p1_reg[15] ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter1_reg_2,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter2_reg,
    icmp_ln23_reg_457,
    \data_p1_reg[30] ,
    \data_p2_reg[63] ,
    exitcond676_reg_479_pp0_iter1_reg,
    icmp_ln26_reg_528_pp2_iter3_reg,
    ap_enable_reg_pp2_iter4,
    \ap_CS_fsm_reg[9] ,
    exitcond665_reg_504_pp1_iter1_reg,
    ap_enable_reg_pp2_iter0);
  output full_n_reg;
  output [0:0]SR;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output \state_reg[0] ;
  output \ap_CS_fsm_reg[7] ;
  output \exitcond665_reg_504_reg[0] ;
  output \ap_CS_fsm_reg[15] ;
  output [2:0]s_ready_t_reg;
  output \ap_CS_fsm_reg[6] ;
  output [0:0]\state_reg[0]_0 ;
  output loop_index61_reg_2170;
  output [0:0]\state_reg[0]_1 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output empty_22_reg_483_pp0_iter1_reg0;
  output empty_25_reg_508_pp1_iter1_reg0;
  output wbuf_V_we0;
  output [0:0]WEA;
  output [0:0]\exitcond665_reg_504_reg[0]_0 ;
  output dwbuf_V_ce0;
  output loop_index55_reg_2280;
  output [0:0]\exitcond665_reg_504_reg[0]_1 ;
  output [0:0]ap_enable_reg_pp1_iter1_reg;
  output \ap_CS_fsm_reg[15]_0 ;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]Q;
  output [15:0]\data_p1_reg[15] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [10:0]\ap_CS_fsm_reg[1] ;
  input ap_enable_reg_pp0_iter2_reg;
  input [0:0]ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter1_reg_1;
  input ap_enable_reg_pp1_iter1_reg_2;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter2_reg;
  input icmp_ln23_reg_457;
  input [30:0]\data_p1_reg[30] ;
  input [62:0]\data_p2_reg[63] ;
  input exitcond676_reg_479_pp0_iter1_reg;
  input icmp_ln26_reg_528_pp2_iter3_reg;
  input ap_enable_reg_pp2_iter4;
  input \ap_CS_fsm_reg[9] ;
  input exitcond665_reg_504_pp1_iter1_reg;
  input ap_enable_reg_pp2_iter0;

  wire [0:0]CO;
  wire [32:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire align_len;
  wire [31:1]align_len0;
  wire align_len0_carry__0_n_0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__1_n_0;
  wire align_len0_carry__1_n_1;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__2_n_0;
  wire align_len0_carry__2_n_1;
  wire align_len0_carry__2_n_2;
  wire align_len0_carry__2_n_3;
  wire align_len0_carry__3_n_0;
  wire align_len0_carry__3_n_1;
  wire align_len0_carry__3_n_2;
  wire align_len0_carry__3_n_3;
  wire align_len0_carry__4_n_0;
  wire align_len0_carry__4_n_1;
  wire align_len0_carry__4_n_2;
  wire align_len0_carry__4_n_3;
  wire align_len0_carry__5_n_0;
  wire align_len0_carry__5_n_1;
  wire align_len0_carry__5_n_2;
  wire align_len0_carry__5_n_3;
  wire align_len0_carry__6_n_1;
  wire align_len0_carry__6_n_2;
  wire align_len0_carry__6_n_3;
  wire align_len0_carry_n_0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire [10:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter1_reg_2;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter4;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__0_n_0 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_0 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_0 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_3 ;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_9;
  wire \bus_wide_gen.data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_54 ;
  wire \bus_wide_gen.fifo_burst_n_55 ;
  wire \bus_wide_gen.fifo_burst_n_56 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_58 ;
  wire \bus_wide_gen.fifo_burst_n_59 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_60 ;
  wire \bus_wide_gen.fifo_burst_n_61 ;
  wire \bus_wide_gen.fifo_burst_n_62 ;
  wire \bus_wide_gen.fifo_burst_n_63 ;
  wire \bus_wide_gen.fifo_burst_n_64 ;
  wire \bus_wide_gen.fifo_burst_n_65 ;
  wire \bus_wide_gen.fifo_burst_n_66 ;
  wire \bus_wide_gen.fifo_burst_n_67 ;
  wire \bus_wide_gen.fifo_burst_n_68 ;
  wire \bus_wide_gen.fifo_burst_n_73 ;
  wire \bus_wide_gen.fifo_burst_n_74 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.len_cnt[7]_i_4__0_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire [15:0]\data_p1_reg[15] ;
  wire [30:0]\data_p1_reg[30] ;
  wire [62:0]\data_p2_reg[63] ;
  wire [34:34]data_pack;
  wire dwbuf_V_ce0;
  wire empty_22_reg_483_pp0_iter1_reg0;
  wire empty_25_reg_508_pp1_iter1_reg0;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1__0_n_0;
  wire end_addr_carry__0_i_2__0_n_0;
  wire end_addr_carry__0_i_3__0_n_0;
  wire end_addr_carry__0_i_4__0_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1__0_n_0;
  wire end_addr_carry__1_i_2__0_n_0;
  wire end_addr_carry__1_i_3__0_n_0;
  wire end_addr_carry__1_i_4__0_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1__0_n_0;
  wire end_addr_carry__2_i_2__0_n_0;
  wire end_addr_carry__2_i_3__0_n_0;
  wire end_addr_carry__2_i_4__0_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1__0_n_0;
  wire end_addr_carry__3_i_2__0_n_0;
  wire end_addr_carry__3_i_3__0_n_0;
  wire end_addr_carry__3_i_4__0_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1__0_n_0;
  wire end_addr_carry__4_i_2__0_n_0;
  wire end_addr_carry__4_i_3__0_n_0;
  wire end_addr_carry__4_i_4__0_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1__0_n_0;
  wire end_addr_carry__5_i_2__0_n_0;
  wire end_addr_carry__5_i_3__0_n_0;
  wire end_addr_carry__5_i_4__0_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1__0_n_0;
  wire end_addr_carry__6_i_2__0_n_0;
  wire end_addr_carry__6_i_3__0_n_0;
  wire end_addr_carry__6_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1__0_n_0;
  wire end_addr_carry_i_2__0_n_0;
  wire end_addr_carry_i_3__0_n_0;
  wire end_addr_carry_i_4__0_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire exitcond665_reg_504_pp1_iter1_reg;
  wire \exitcond665_reg_504_reg[0] ;
  wire [0:0]\exitcond665_reg_504_reg[0]_0 ;
  wire [0:0]\exitcond665_reg_504_reg[0]_1 ;
  wire exitcond676_reg_479_pp0_iter1_reg;
  wire fifo_burst_ready;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_4;
  wire fifo_rctl_ready;
  wire [61:32]fifo_rreq_data;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire icmp_ln23_reg_457;
  wire icmp_ln26_reg_528_pp2_iter3_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire loop_index55_reg_2280;
  wire loop_index61_reg_2170;
  wire [5:0]mOutPtr_reg;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_21_in;
  wire pop;
  wire pop0;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_5;
  wire rs_rdata_n_6;
  wire [2:0]s_ready_t_reg;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire wbuf_V_we0;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_0,align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0[3:1],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_0),
        .CO({align_len0_carry__0_n_0,align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O(align_len0[7:4]),
        .S({fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_0),
        .CO({align_len0_carry__1_n_0,align_len0_carry__1_n_1,align_len0_carry__1_n_2,align_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O(align_len0[11:8]),
        .S({fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_0),
        .CO({align_len0_carry__2_n_0,align_len0_carry__2_n_1,align_len0_carry__2_n_2,align_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O(align_len0[15:12]),
        .S({fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_0),
        .CO({align_len0_carry__3_n_0,align_len0_carry__3_n_1,align_len0_carry__3_n_2,align_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O(align_len0[19:16]),
        .S({fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_0),
        .CO({align_len0_carry__4_n_0,align_len0_carry__4_n_1,align_len0_carry__4_n_2,align_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O(align_len0[23:20]),
        .S({fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_0),
        .CO({align_len0_carry__5_n_0,align_len0_carry__5_n_1,align_len0_carry__5_n_2,align_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O(align_len0[27:24]),
        .S({fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_0),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3],align_len0_carry__6_n_1,align_len0_carry__6_n_2,align_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rreq_data[61:59]}),
        .O(align_len0[31:28]),
        .S({fifo_rreq_n_3,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(SR));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(SR));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(SR));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(SR));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(SR));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(SR));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(SR));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(SR));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(SR));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__0 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[2]_i_2__0_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__0_n_0 ,\beat_len_buf_reg[2]_i_1__0_n_1 ,\beat_len_buf_reg[2]_i_1__0_n_2 ,\beat_len_buf_reg[2]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[4] ,\align_len_reg_n_0_[3] ,\align_len_reg_n_0_[2] ,\beat_len_buf[2]_i_2__0_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__0 
       (.CI(\beat_len_buf_reg[2]_i_1__0_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1__0_n_0 ,\beat_len_buf_reg[6]_i_1__0_n_1 ,\beat_len_buf_reg[6]_i_1__0_n_2 ,\beat_len_buf_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_0_[8] ,\align_len_reg_n_0_[7] ,\align_len_reg_n_0_[6] ,\align_len_reg_n_0_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[6]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__0_n_2 ,\beat_len_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_0_[11] ,\align_len_reg_n_0_[10] ,\align_len_reg_n_0_[9] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(buff_rdata_n_43),
        .E(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.data_buf_reg[16]_1 (\bus_wide_gen.fifo_burst_n_26 ),
        .\bus_wide_gen.data_buf_reg[16]_2 (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .\dout_buf_reg[34]_0 (buff_rdata_n_9),
        .\dout_buf_reg[34]_1 ({data_pack,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42}),
        .empty_n_reg_0(buff_rdata_n_45),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52}),
        .\mOutPtr_reg[7]_0 (\bus_wide_gen.fifo_burst_n_6 ),
        .\mOutPtr_reg[7]_1 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_11),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(buff_rdata_n_53));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo_0 \bus_wide_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 ,\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 ,\bus_wide_gen.fifo_burst_n_40 ,\bus_wide_gen.fifo_burst_n_41 ,\bus_wide_gen.fifo_burst_n_42 ,\bus_wide_gen.fifo_burst_n_43 ,\bus_wide_gen.fifo_burst_n_44 ,\bus_wide_gen.fifo_burst_n_45 ,\bus_wide_gen.fifo_burst_n_46 }),
        .E(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_3 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_51 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_56 ),
        .\beat_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_63 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.len_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_26 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_52 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_48 ),
        .\could_multi_bursts.sect_handling_reg_0 (p_21_in),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_57 ),
        .\could_multi_bursts.sect_handling_reg_2 (\bus_wide_gen.fifo_burst_n_73 ),
        .\could_multi_bursts.sect_handling_reg_3 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.sect_handling_reg_4 (\could_multi_bursts.loop_cnt_reg ),
        .data_vld_reg_0(\bus_wide_gen.fifo_burst_n_53 ),
        .data_vld_reg_1({data_pack,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42}),
        .data_vld_reg_2(rs_rdata_n_5),
        .data_vld_reg_3(fifo_rctl_n_3),
        .data_vld_reg_4(fifo_rctl_n_1),
        .\dout_buf_reg[0] (buff_rdata_n_45),
        .\dout_buf_reg[0]_0 (rs_rdata_n_6),
        .\dout_buf_reg[16] (\bus_wide_gen.fifo_burst_n_25 ),
        .\dout_buf_reg[17] (\bus_wide_gen.fifo_burst_n_24 ),
        .\dout_buf_reg[18] (\bus_wide_gen.fifo_burst_n_23 ),
        .\dout_buf_reg[19] (\bus_wide_gen.fifo_burst_n_22 ),
        .\dout_buf_reg[20] (\bus_wide_gen.fifo_burst_n_21 ),
        .\dout_buf_reg[21] (\bus_wide_gen.fifo_burst_n_20 ),
        .\dout_buf_reg[22] (\bus_wide_gen.fifo_burst_n_19 ),
        .\dout_buf_reg[23] (\bus_wide_gen.fifo_burst_n_18 ),
        .\dout_buf_reg[24] (\bus_wide_gen.fifo_burst_n_17 ),
        .\dout_buf_reg[25] (\bus_wide_gen.fifo_burst_n_16 ),
        .\dout_buf_reg[26] (\bus_wide_gen.fifo_burst_n_15 ),
        .\dout_buf_reg[27] (\bus_wide_gen.fifo_burst_n_14 ),
        .\dout_buf_reg[28] (\bus_wide_gen.fifo_burst_n_13 ),
        .\dout_buf_reg[29] (\bus_wide_gen.fifo_burst_n_12 ),
        .\dout_buf_reg[30] (\bus_wide_gen.fifo_burst_n_11 ),
        .\dout_buf_reg[31] (\bus_wide_gen.fifo_burst_n_10 ),
        .dout_valid_reg(\bus_wide_gen.fifo_burst_n_55 ),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_9 ),
        .\end_addr_buf_reg[10] (\bus_wide_gen.fifo_burst_n_67 ),
        .\end_addr_buf_reg[11] (\bus_wide_gen.fifo_burst_n_68 ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_74 ),
        .\end_addr_buf_reg[3] (\bus_wide_gen.fifo_burst_n_60 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(\bus_wide_gen.fifo_burst_n_6 ),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_1 ),
        .\mOutPtr_reg[7] (full_n_reg),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .next_rreq(next_rreq),
        .pop(pop),
        .\pout_reg[1]_0 (fifo_rctl_n_4),
        .\pout_reg[1]_1 (buff_rdata_n_9),
        .\pout_reg[1]_2 (fifo_rctl_n_2),
        .\q_reg[8]_0 (\bus_wide_gen.fifo_burst_n_8 ),
        .\q_reg[8]_1 (\bus_wide_gen.fifo_burst_n_58 ),
        .\q_reg[9]_0 (\sect_addr_buf_reg_n_0_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(pop0),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_54 ),
        .rreq_handling_reg_1(rreq_handling_reg_n_0),
        .rreq_handling_reg_2(fifo_rreq_valid_buf_reg_n_0),
        .\sect_addr_buf_reg[1] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] ,\end_addr_buf_reg_n_0_[1] }),
        .\sect_len_buf_reg[9]_1 (beat_len_buf),
        .\start_addr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_59 ),
        .\start_addr_buf_reg[4] (\bus_wide_gen.fifo_burst_n_61 ),
        .\start_addr_buf_reg[5] (\bus_wide_gen.fifo_burst_n_62 ),
        .\start_addr_buf_reg[7] (\bus_wide_gen.fifo_burst_n_64 ),
        .\start_addr_buf_reg[8] (\bus_wide_gen.fifo_burst_n_65 ),
        .\start_addr_buf_reg[9] (\bus_wide_gen.fifo_burst_n_66 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [4]),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt_reg [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(p_0_in__2[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_58 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(p_0_in__2[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_58 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(p_0_in__2[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_58 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(p_0_in__2[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_58 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(p_0_in__2[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_58 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(p_0_in__2[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_58 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(p_0_in__2[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_58 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(p_0_in__2[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_58 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_55 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_3 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_1 ),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_52 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(Q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_51 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_51 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_51 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_51 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_51 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_51 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_73 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__0 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_0,end_addr_carry_i_2__0_n_0,end_addr_carry_i_3__0_n_0,end_addr_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__0_n_0,end_addr_carry__0_i_2__0_n_0,end_addr_carry__0_i_3__0_n_0,end_addr_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__0_n_0,end_addr_carry__1_i_2__0_n_0,end_addr_carry__1_i_3__0_n_0,end_addr_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__0_n_0,end_addr_carry__2_i_2__0_n_0,end_addr_carry__2_i_3__0_n_0,end_addr_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__0_n_0,end_addr_carry__3_i_2__0_n_0,end_addr_carry__3_i_3__0_n_0,end_addr_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__0_n_0,end_addr_carry__4_i_2__0_n_0,end_addr_carry__4_i_3__0_n_0,end_addr_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__0_n_0,end_addr_carry__5_i_2__0_n_0,end_addr_carry__5_i_3__0_n_0,end_addr_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_2,end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__0_n_0,end_addr_carry__6_i_2__0_n_0,end_addr_carry__6_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__0
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr_carry_i_4__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized1_1 fifo_rctl
       (.E(\could_multi_bursts.next_loop ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg_0(fifo_rctl_n_1),
        .data_vld_reg_1(fifo_rctl_n_4),
        .data_vld_reg_2(\bus_wide_gen.fifo_burst_n_53 ),
        .empty_n_reg_0(fifo_rctl_n_2),
        .empty_n_reg_1(\bus_wide_gen.fifo_burst_n_9 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .\pout[3]_i_5 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\pout[3]_i_5_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\pout_reg[0]_0 (fifo_rctl_n_3),
        .\pout_reg[1]_0 (\bus_wide_gen.fifo_burst_n_8 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized0_2 fifo_rreq
       (.CO(last_sect),
        .E(pop0),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_3,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(align_len),
        .empty_n_reg_1(fifo_rreq_n_99),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0(p_0_in0_in[19:12]),
        .last_sect_carry__0_0({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] }),
        .\q_reg[34]_0 ({fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94}),
        .\q_reg[38]_0 ({fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91}),
        .\q_reg[42]_0 ({fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87}),
        .\q_reg[46]_0 ({fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}),
        .\q_reg[50]_0 ({fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79}),
        .\q_reg[54]_0 ({fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75}),
        .\q_reg[58]_0 ({fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}),
        .\q_reg[61]_0 ({fifo_rreq_data,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .\q_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[30:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] (fifo_rreq_valid_buf_reg_n_0),
        .\start_addr_reg[1] (\bus_wide_gen.fifo_burst_n_48 ),
        .\start_addr_reg[1]_0 (rreq_handling_reg_n_0));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in[19]),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(p_0_in[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in[17]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(p_0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in[13]),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(p_0_in[11]),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(p_0_in[10]),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(p_0_in[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(p_0_in[4]),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in[1]),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(p_0_in0_in[11]),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(p_0_in0_in[4]),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_43}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_54 ),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.CO(CO),
        .D({\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] ,\bus_wide_gen.data_buf_reg_n_0_[7] ,\bus_wide_gen.data_buf_reg_n_0_[6] ,\bus_wide_gen.data_buf_reg_n_0_[5] ,\bus_wide_gen.data_buf_reg_n_0_[4] ,\bus_wide_gen.data_buf_reg_n_0_[3] ,\bus_wide_gen.data_buf_reg_n_0_[2] ,\bus_wide_gen.data_buf_reg_n_0_[1] ,\bus_wide_gen.data_buf_reg_n_0_[0] }),
        .SR(SR),
        .WEA(WEA),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_1),
        .ap_enable_reg_pp1_iter1_reg_2(ap_enable_reg_pp1_iter1_reg_2),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.rdata_valid_t_reg (rs_rdata_n_6),
        .\data_p1_reg[15]_0 (\data_p1_reg[15] ),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .empty_22_reg_483_pp0_iter1_reg0(empty_22_reg_483_pp0_iter1_reg0),
        .empty_25_reg_508_pp1_iter1_reg0(empty_25_reg_508_pp1_iter1_reg0),
        .exitcond665_reg_504_pp1_iter1_reg(exitcond665_reg_504_pp1_iter1_reg),
        .\exitcond665_reg_504_reg[0] (\exitcond665_reg_504_reg[0] ),
        .\exitcond665_reg_504_reg[0]_0 (\exitcond665_reg_504_reg[0]_0 ),
        .\exitcond665_reg_504_reg[0]_1 (\exitcond665_reg_504_reg[0]_1 ),
        .exitcond676_reg_479_pp0_iter1_reg(exitcond676_reg_479_pp0_iter1_reg),
        .icmp_ln26_reg_528_pp2_iter3_reg(icmp_ln26_reg_528_pp2_iter3_reg),
        .loop_index55_reg_2280(loop_index55_reg_2280),
        .loop_index61_reg_2170(loop_index61_reg_2170),
        .ram_reg({\ap_CS_fsm_reg[1] [9:7],\ap_CS_fsm_reg[1] [5:4]}),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(rs_rdata_n_5),
        .s_ready_t_reg_1(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .\state_reg[0]_2 (\state_reg[0]_1 ),
        .wbuf_V_we0(wbuf_V_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_reg_slice_3 rs_rreq
       (.Q(rs2f_rreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[1] ({\ap_CS_fsm_reg[1] [10],\ap_CS_fsm_reg[1] [6:5],\ap_CS_fsm_reg[1] [3:0]}),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .\data_p1_reg[30]_0 (\data_p1_reg[30] ),
        .\data_p1_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[30:0]}),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .icmp_ln23_reg_457(icmp_ln23_reg_457),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_56 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_99),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_74 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_59 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_60 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_61 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_62 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_63 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_64 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_65 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_66 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_67 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_57 ),
        .D(\bus_wide_gen.fifo_burst_n_68 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_reg_slice
   (full_n_reg,
    \ap_CS_fsm_reg[19] ,
    Q,
    \ap_CS_fsm_reg[19]_0 ,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    gmem_WREADY,
    ap_enable_reg_pp3_iter2_reg,
    exitcond3_reg_564_pp3_iter1_reg,
    ap_enable_reg_pp3_iter2_reg_0,
    ap_rst_n,
    rs2f_wreq_ack,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[20]_0 ,
    icmp_ln23_reg_457,
    D,
    \ap_CS_fsm_reg[19]_1 );
  output full_n_reg;
  output \ap_CS_fsm_reg[19] ;
  output [0:0]Q;
  output [1:0]\ap_CS_fsm_reg[19]_0 ;
  output [62:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input gmem_WREADY;
  input ap_enable_reg_pp3_iter2_reg;
  input exitcond3_reg_564_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter2_reg_0;
  input ap_rst_n;
  input rs2f_wreq_ack;
  input [2:0]\ap_CS_fsm_reg[20] ;
  input \ap_CS_fsm_reg[20]_0 ;
  input icmp_ln23_reg_457;
  input [62:0]D;
  input \ap_CS_fsm_reg[19]_1 ;

  wire [62:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[19] ;
  wire [1:0]\ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[19]_1 ;
  wire [2:0]\ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_rst_n;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [62:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire exitcond3_reg_564_pp3_iter1_reg;
  wire full_n_reg;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire icmp_ln23_reg_457;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h2E12)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\ap_CS_fsm_reg[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\ap_CS_fsm_reg[19]_1 ),
        .I1(\ap_CS_fsm_reg[20] [0]),
        .I2(\ap_CS_fsm_reg[20] [1]),
        .I3(gmem_AWREADY),
        .I4(icmp_ln23_reg_457),
        .O(\ap_CS_fsm_reg[19]_0 [0]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(\ap_CS_fsm_reg[19] ),
        .I1(\ap_CS_fsm_reg[20] [1]),
        .I2(\ap_CS_fsm_reg[20] [2]),
        .I3(\ap_CS_fsm_reg[20]_0 ),
        .O(\ap_CS_fsm_reg[19]_0 [1]));
  LUT6 #(
    .INIT(64'hFFDF001000000000)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(\ap_CS_fsm_reg[19] ),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp3_iter2_reg),
        .I3(exitcond3_reg_564_pp3_iter1_reg),
        .I4(ap_enable_reg_pp3_iter2_reg_0),
        .I5(ap_rst_n),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(D[33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(D[34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(D[35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(D[36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(D[37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(D[38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(D[39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(D[40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(D[41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(D[42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(D[43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(D[44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(D[45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(D[46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(D[47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(D[48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(D[49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(D[50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(D[51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(D[52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(D[53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(D[54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(D[55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(D[56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(D[57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(D[58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(D[59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1 
       (.I0(D[60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1 
       (.I0(D[61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h40E4)) 
    \data_p1[63]_i_1 
       (.I0(state__0[0]),
        .I1(\ap_CS_fsm_reg[19] ),
        .I2(rs2f_wreq_ack),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_2 
       (.I0(D[62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[63]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[63]_i_1 
       (.I0(\ap_CS_fsm_reg[20] [1]),
        .I1(icmp_ln23_reg_457),
        .I2(gmem_AWREADY),
        .O(\ap_CS_fsm_reg[19] ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[31]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[32]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[33]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[34]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[35]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[36]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[37]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[38]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[39]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[40]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[41]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[42]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[43]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[44]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[45]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[46]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[47]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[48]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[49]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[50]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[51]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[52]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[53]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[54]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[55]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[56]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[57]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[58]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[59]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[60]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[61]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[62]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19] ),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(\ap_CS_fsm_reg[19] ),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(gmem_AWREADY),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(gmem_AWREADY),
        .R(SR));
  LUT4 #(
    .INIT(16'hFC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(\ap_CS_fsm_reg[19] ),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \state[1]_i_1 
       (.I0(state),
        .I1(\ap_CS_fsm_reg[19] ),
        .I2(rs2f_wreq_ack),
        .I3(Q),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_reg_slice_3
   (Q,
    s_ready_t_reg_0,
    \ap_CS_fsm_reg[6] ,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    rs2f_rreq_ack,
    icmp_ln23_reg_457,
    \ap_CS_fsm_reg[1] ,
    \data_p1_reg[30]_0 ,
    \data_p2_reg[63]_0 ,
    \ap_CS_fsm_reg[9] );
  output [0:0]Q;
  output [2:0]s_ready_t_reg_0;
  output \ap_CS_fsm_reg[6] ;
  output [62:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;
  input icmp_ln23_reg_457;
  input [6:0]\ap_CS_fsm_reg[1] ;
  input [30:0]\data_p1_reg[30]_0 ;
  input [62:0]\data_p2_reg[63]_0 ;
  input \ap_CS_fsm_reg[9] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire [6:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[30]_i_2_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2__0_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [62:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire [62:0]\data_p2_reg[63]_0 ;
  wire [30:0]gmem_ARADDR;
  wire gmem_ARREADY;
  wire icmp_ln23_reg_457;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire [2:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(load_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h2E12)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(load_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(gmem_ARREADY),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .O(s_ready_t_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[1] [3]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .I4(\ap_CS_fsm_reg[1] [6]),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(gmem_ARREADY),
        .I2(icmp_ln23_reg_457),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(gmem_ARREADY),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(icmp_ln23_reg_457),
        .O(s_ready_t_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\ap_CS_fsm_reg[1] [4]),
        .I2(\ap_CS_fsm_reg[1] [5]),
        .I3(gmem_ARREADY),
        .O(s_ready_t_reg_0[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [0]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [10]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [11]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [12]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [13]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [14]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [15]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [16]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [17]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [18]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [19]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [1]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [20]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [21]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [22]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [23]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [24]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [25]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [26]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [27]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [28]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [29]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [2]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [30]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[30]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\data_p1[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [35]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [36]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [37]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [38]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [3]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [39]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [40]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [41]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [42]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [43]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [44]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [45]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [46]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [47]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [48]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [4]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [49]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [50]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [51]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [52]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [53]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [54]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [55]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [56]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [57]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [58]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [5]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [59]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [60]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [61]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D08)) 
    \data_p1[63]_i_1__0 
       (.I0(state__0[0]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[1]),
        .I3(load_p2),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [62]),
        .O(\data_p1[63]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [6]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [7]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [8]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(\data_p1[30]_i_2_n_0 ),
        .I2(\data_p1_reg[30]_0 [9]),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[1] [5]),
        .I5(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(\data_p1_reg[30]_0 [0]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [0]),
        .O(gmem_ARADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\data_p1_reg[30]_0 [10]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [10]),
        .O(gmem_ARADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\data_p1_reg[30]_0 [11]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [11]),
        .O(gmem_ARADDR[11]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\data_p1_reg[30]_0 [12]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [12]),
        .O(gmem_ARADDR[12]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\data_p1_reg[30]_0 [13]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [13]),
        .O(gmem_ARADDR[13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\data_p1_reg[30]_0 [14]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [14]),
        .O(gmem_ARADDR[14]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1__0 
       (.I0(\data_p1_reg[30]_0 [15]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [15]),
        .O(gmem_ARADDR[15]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\data_p1_reg[30]_0 [16]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [16]),
        .O(gmem_ARADDR[16]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\data_p1_reg[30]_0 [17]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [17]),
        .O(gmem_ARADDR[17]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\data_p1_reg[30]_0 [18]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [18]),
        .O(gmem_ARADDR[18]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\data_p1_reg[30]_0 [19]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [19]),
        .O(gmem_ARADDR[19]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(\data_p1_reg[30]_0 [1]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [1]),
        .O(gmem_ARADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\data_p1_reg[30]_0 [20]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [20]),
        .O(gmem_ARADDR[20]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\data_p1_reg[30]_0 [21]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [21]),
        .O(gmem_ARADDR[21]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\data_p1_reg[30]_0 [22]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [22]),
        .O(gmem_ARADDR[22]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(\data_p1_reg[30]_0 [23]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [23]),
        .O(gmem_ARADDR[23]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(\data_p1_reg[30]_0 [24]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [24]),
        .O(gmem_ARADDR[24]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(\data_p1_reg[30]_0 [25]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [25]),
        .O(gmem_ARADDR[25]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(\data_p1_reg[30]_0 [26]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [26]),
        .O(gmem_ARADDR[26]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(\data_p1_reg[30]_0 [27]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [27]),
        .O(gmem_ARADDR[27]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(\data_p1_reg[30]_0 [28]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [28]),
        .O(gmem_ARADDR[28]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_1 
       (.I0(\data_p1_reg[30]_0 [29]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [29]),
        .O(gmem_ARADDR[29]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(\data_p1_reg[30]_0 [2]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [2]),
        .O(gmem_ARADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[30]_i_1 
       (.I0(\data_p1_reg[30]_0 [30]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [30]),
        .O(gmem_ARADDR[30]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(\data_p1_reg[30]_0 [3]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [3]),
        .O(gmem_ARADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(\data_p1_reg[30]_0 [4]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [4]),
        .O(gmem_ARADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(\data_p1_reg[30]_0 [5]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [5]),
        .O(gmem_ARADDR[5]));
  LUT4 #(
    .INIT(16'hF800)) 
    \data_p2[63]_i_1__0 
       (.I0(icmp_ln23_reg_457),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(\ap_CS_fsm_reg[1] [5]),
        .I3(gmem_ARREADY),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(\data_p1_reg[30]_0 [6]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [6]),
        .O(gmem_ARADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1 
       (.I0(\data_p1_reg[30]_0 [7]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [7]),
        .O(gmem_ARADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\data_p1_reg[30]_0 [8]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [8]),
        .O(gmem_ARADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\data_p1_reg[30]_0 [9]),
        .I1(\ap_CS_fsm_reg[1] [5]),
        .I2(\data_p2_reg[63]_0 [9]),
        .O(gmem_ARADDR[9]));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [35]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [36]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [37]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [38]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [39]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [40]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [41]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [42]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [43]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [44]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [45]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [46]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [47]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [48]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [49]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [50]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [51]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [52]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [53]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [54]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [55]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [56]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [57]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [58]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [59]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [60]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [61]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [62]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(load_p2),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(gmem_ARREADY),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(gmem_ARREADY),
        .R(SR));
  LUT4 #(
    .INIT(16'hFC4C)) 
    \state[0]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(load_p2),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(load_p2),
        .I2(rs2f_rreq_ack),
        .I3(Q),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "update_weights_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \state_reg[0]_0 ,
    \ap_CS_fsm_reg[7] ,
    \exitcond665_reg_504_reg[0] ,
    \ap_CS_fsm_reg[15] ,
    s_ready_t_reg_0,
    \bus_wide_gen.rdata_valid_t_reg ,
    \state_reg[0]_1 ,
    loop_index61_reg_2170,
    \state_reg[0]_2 ,
    \ap_CS_fsm_reg[7]_0 ,
    empty_22_reg_483_pp0_iter1_reg0,
    empty_25_reg_508_pp1_iter1_reg0,
    wbuf_V_we0,
    WEA,
    \exitcond665_reg_504_reg[0]_0 ,
    dwbuf_V_ce0,
    loop_index55_reg_2280,
    \exitcond665_reg_504_reg[0]_1 ,
    ap_enable_reg_pp1_iter1_reg,
    \ap_CS_fsm_reg[15]_0 ,
    \data_p1_reg[15]_0 ,
    SR,
    ap_clk,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ram_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter1_reg_2,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter2_reg,
    s_ready_t_reg_1,
    beat_valid,
    exitcond676_reg_479_pp0_iter1_reg,
    icmp_ln26_reg_528_pp2_iter3_reg,
    ap_enable_reg_pp2_iter4,
    exitcond665_reg_504_pp1_iter1_reg,
    ap_enable_reg_pp2_iter0,
    D);
  output rdata_ack_t;
  output \state_reg[0]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \exitcond665_reg_504_reg[0] ;
  output \ap_CS_fsm_reg[15] ;
  output s_ready_t_reg_0;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [0:0]\state_reg[0]_1 ;
  output loop_index61_reg_2170;
  output [0:0]\state_reg[0]_2 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output empty_22_reg_483_pp0_iter1_reg0;
  output empty_25_reg_508_pp1_iter1_reg0;
  output wbuf_V_we0;
  output [0:0]WEA;
  output [0:0]\exitcond665_reg_504_reg[0]_0 ;
  output dwbuf_V_ce0;
  output loop_index55_reg_2280;
  output [0:0]\exitcond665_reg_504_reg[0]_1 ;
  output [0:0]ap_enable_reg_pp1_iter1_reg;
  output \ap_CS_fsm_reg[15]_0 ;
  output [15:0]\data_p1_reg[15]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input [4:0]ram_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input [0:0]ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter1_reg_1;
  input ap_enable_reg_pp1_iter1_reg_2;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter2_reg;
  input s_ready_t_reg_1;
  input beat_valid;
  input exitcond676_reg_479_pp0_iter1_reg;
  input icmp_ln26_reg_528_pp2_iter3_reg;
  input ap_enable_reg_pp2_iter4;
  input exitcond665_reg_504_pp1_iter1_reg;
  input ap_enable_reg_pp2_iter0;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter1_reg_2;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter4;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_2_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [15:0]\data_p1_reg[15]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire dwbuf_V_ce0;
  wire empty_22_reg_483_pp0_iter1_reg0;
  wire empty_25_reg_508_pp1_iter1_reg0;
  wire exitcond665_reg_504_pp1_iter1_reg;
  wire \exitcond665_reg_504_reg[0] ;
  wire [0:0]\exitcond665_reg_504_reg[0]_0 ;
  wire [0:0]\exitcond665_reg_504_reg[0]_1 ;
  wire exitcond676_reg_479_pp0_iter1_reg;
  wire icmp_ln26_reg_528_pp2_iter3_reg;
  wire load_p1;
  wire load_p2;
  wire loop_index55_reg_2280;
  wire loop_index61_reg_2170;
  wire [1:0]next__0;
  wire [4:0]ram_reg;
  wire ram_reg_i_40_n_0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire \state_reg_n_0_[0] ;
  wire wbuf_V_we0;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_1),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hBFBFBFBF00BFBFBF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(empty_22_reg_483_pp0_iter1_reg0),
        .I3(empty_25_reg_508_pp1_iter1_reg0),
        .I4(ap_enable_reg_pp1_iter1_reg_2),
        .I5(ap_enable_reg_pp1_iter1_reg_1),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(empty_22_reg_483_pp0_iter1_reg0),
        .I1(CO),
        .I2(ram_reg[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h5575003000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(CO),
        .I1(\state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF00F40000000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ram_reg[0]),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(\state_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[7] ));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(empty_25_reg_508_pp1_iter1_reg0),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ram_reg[2]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h5575003000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(ap_enable_reg_pp1_iter1_reg_2),
        .I3(\state_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(\exitcond665_reg_504_reg[0] ));
  LUT6 #(
    .INIT(64'hFF00F40000000000)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ram_reg[2]),
        .I1(ap_enable_reg_pp1_iter2_reg),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(ap_enable_reg_pp1_iter1_reg_2),
        .I4(\state_reg_n_0_[0] ),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[15] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1710)) 
    \data_p1[15]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_1),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_2 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_2_n_0 ),
        .Q(\data_p1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_1),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[34]_i_3 
       (.I0(s_ready_t_reg_1),
        .I1(rdata_ack_t),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \empty_22_reg_483[9]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ram_reg[1]),
        .I4(CO),
        .O(\state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \empty_25_reg_508[9]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_1),
        .I1(ap_enable_reg_pp1_iter1_reg_2),
        .I2(\state_reg_n_0_[0] ),
        .I3(ram_reg[3]),
        .I4(ap_enable_reg_pp1_iter1_reg_0),
        .O(\exitcond665_reg_504_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \exitcond665_reg_504[0]_i_1 
       (.I0(ram_reg[3]),
        .I1(\state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_2),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .O(empty_25_reg_508_pp1_iter1_reg0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \exitcond676_reg_479[0]_i_1 
       (.I0(ram_reg[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\state_reg_n_0_[0] ),
        .O(empty_22_reg_483_pp0_iter1_reg0));
  LUT4 #(
    .INIT(16'h00D0)) 
    \gmem_addr_1_read_reg_513[15]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_2),
        .I1(\state_reg_n_0_[0] ),
        .I2(ram_reg[3]),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .O(ap_enable_reg_pp1_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \gmem_addr_read_reg_488[15]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ram_reg[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \loop_index55_reg_228[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ram_reg[3]),
        .I3(\state_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp1_iter1_reg_2),
        .I5(ap_enable_reg_pp1_iter1_reg_1),
        .O(loop_index55_reg_2280));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \loop_index61_reg_217[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(ram_reg[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\state_reg_n_0_[0] ),
        .O(loop_index61_reg_2170));
  LUT3 #(
    .INIT(8'h4F)) 
    \pout[3]_i_6 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_1),
        .I2(beat_valid),
        .O(s_ready_t_reg_0));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    ram_reg_i_1
       (.I0(exitcond676_reg_479_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ram_reg_i_40_n_0),
        .I3(icmp_ln26_reg_528_pp2_iter3_reg),
        .I4(ap_enable_reg_pp2_iter4),
        .O(wbuf_V_we0));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    ram_reg_i_12
       (.I0(ap_enable_reg_pp1_iter1_reg_1),
        .I1(ap_enable_reg_pp1_iter1_reg_2),
        .I2(\state_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter2_reg),
        .I4(exitcond665_reg_504_pp1_iter1_reg),
        .O(\exitcond665_reg_504_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    ram_reg_i_1__0
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ram_reg[4]),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(ap_enable_reg_pp1_iter1_reg_2),
        .I4(\state_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp1_iter2_reg),
        .O(dwbuf_V_ce0));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    ram_reg_i_39
       (.I0(ap_enable_reg_pp2_iter4),
        .I1(\state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_40
       (.I0(\state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(ram_reg_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF7FF003F)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_1),
        .I1(\FSM_sequential_state[1]_i_2_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFBFBC000)) 
    \state[0]_i_1__1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(rdata_ack_t),
        .I4(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \state[1]_i_1__1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(\state_reg_n_0_[0] ),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_throttle
   (Q,
    m_axi_gmem_AWREADY_0,
    \throttl_cnt_reg[2]_0 ,
    \throttl_cnt_reg[0]_0 ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    WVALID_Dummy,
    AWVALID_Dummy,
    \throttl_cnt_reg[4]_0 ,
    SR,
    ap_clk);
  output [0:0]Q;
  output m_axi_gmem_AWREADY_0;
  output \throttl_cnt_reg[2]_0 ;
  output \throttl_cnt_reg[0]_0 ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input WVALID_Dummy;
  input AWVALID_Dummy;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input [0:0]SR;
  input ap_clk;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \could_multi_bursts.awaddr_buf[31]_i_7_n_0 ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_AWVALID_INST_0_i_2_n_0;
  wire m_axi_gmem_WREADY;
  wire p_0_out_carry__0_i_1__1_n_0;
  wire p_0_out_carry__0_i_2__1_n_0;
  wire p_0_out_carry__0_i_3_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_i_3__1_n_0;
  wire p_0_out_carry_i_4__1_n_0;
  wire p_0_out_carry_i_5__1_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_i_9_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire \throttl_cnt[0]_i_1_n_0 ;
  wire \throttl_cnt[8]_i_1_n_0 ;
  wire [8:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[2]_0 ;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00A0002000200020)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(m_axi_gmem_AWREADY),
        .I1(Q),
        .I2(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_7_n_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(WVALID_Dummy),
        .O(m_axi_gmem_AWREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_7 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[2]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[2]),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[8]),
        .I3(throttl_cnt_reg[7]),
        .I4(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .O(\throttl_cnt_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem_AWVALID_INST_0_i_2
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[1]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[3]),
        .O(m_axi_gmem_AWVALID_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q),
        .I1(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[8]),
        .I4(throttl_cnt_reg[4]),
        .I5(throttl_cnt_reg[2]),
        .O(\throttl_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(A[0]),
        .DI({A[3],p_0_out_carry_i_3__1_n_0,p_0_out_carry_i_4__1_n_0,p_0_out_carry_i_5__1_n_0}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0,p_0_out_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({p_0_out_carry__0_i_1__1_n_0,p_0_out_carry__0_i_2__1_n_0,p_0_out_carry__0_i_3_n_0,p_0_out_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hF870)) 
    p_0_out_carry_i_1__1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q),
        .I3(\throttl_cnt_reg[4]_0 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    p_0_out_carry_i_2__1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_3__1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_0 [3]),
        .O(p_0_out_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_4__1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[2]),
        .I3(\throttl_cnt_reg[4]_0 [2]),
        .O(p_0_out_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_5__1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[1]),
        .I3(\throttl_cnt_reg[4]_0 [1]),
        .O(p_0_out_carry_i_5__1_n_0));
  LUT5 #(
    .INIT(32'hFF80007F)) 
    p_0_out_carry_i_6
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_7
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [2]),
        .I3(throttl_cnt_reg[2]),
        .I4(\throttl_cnt_reg[4]_0 [3]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_8
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .I4(\throttl_cnt_reg[4]_0 [2]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_out_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h88F7)) 
    p_0_out_carry_i_9
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .O(p_0_out_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h087F)) 
    \throttl_cnt[0]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [0]),
        .I3(Q),
        .O(\throttl_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \throttl_cnt[8]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(m_axi_gmem_WREADY),
        .I3(\throttl_cnt_reg[0]_0 ),
        .I4(WVALID_Dummy),
        .O(\throttl_cnt[8]_i_1_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_7),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_6),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_5),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_4),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_7),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_6),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_5),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_4),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_write
   (full_n_reg,
    empty_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_gmem_WLAST,
    ap_enable_reg_pp3_iter1_reg,
    full_n_reg_0,
    E,
    empty_n_reg_0,
    p_33_in,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    \ap_CS_fsm_reg[20] ,
    wbuf_V_ce1,
    loop_index_reg_2500,
    full_n_reg_1,
    m_axi_gmem_AWADDR,
    \exitcond3_reg_564_reg[0] ,
    \ap_CS_fsm_reg[20]_0 ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    ap_clk,
    Q,
    SR,
    ap_rst_n,
    exitcond3_reg_564_pp3_iter1_reg,
    ap_enable_reg_pp3_iter2_reg,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter2_reg_0,
    ap_enable_reg_pp3_iter0,
    empty_n_reg_1,
    icmp_ln23_reg_457,
    ap_start,
    m_axi_gmem_AWVALID_0,
    m_axi_gmem_AWVALID_1,
    m_axi_gmem_WREADY,
    m_axi_gmem_WVALID_0,
    ap_enable_reg_pp2_iter2,
    exitcond3_reg_564,
    m_axi_gmem_BVALID,
    D,
    \ap_CS_fsm_reg[19] );
  output full_n_reg;
  output empty_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_gmem_WLAST;
  output ap_enable_reg_pp3_iter1_reg;
  output full_n_reg_0;
  output [0:0]E;
  output [4:0]empty_n_reg_0;
  output p_33_in;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output \ap_CS_fsm_reg[20] ;
  output wbuf_V_ce1;
  output loop_index_reg_2500;
  output [0:0]full_n_reg_1;
  output [29:0]m_axi_gmem_AWADDR;
  output \exitcond3_reg_564_reg[0] ;
  output \ap_CS_fsm_reg[20]_0 ;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]m_axi_gmem_WDATA;
  input ap_clk;
  input [15:0]Q;
  input [0:0]SR;
  input ap_rst_n;
  input exitcond3_reg_564_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter2_reg;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [0:0]ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter2_reg_0;
  input ap_enable_reg_pp3_iter0;
  input [5:0]empty_n_reg_1;
  input icmp_ln23_reg_457;
  input ap_start;
  input [0:0]m_axi_gmem_AWVALID_0;
  input m_axi_gmem_AWVALID_1;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_WVALID_0;
  input ap_enable_reg_pp2_iter2;
  input exitcond3_reg_564;
  input m_axi_gmem_BVALID;
  input [62:0]D;
  input \ap_CS_fsm_reg[19] ;

  wire AWVALID_Dummy;
  wire [62:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_0 ;
  wire \align_len0_inferred__1/i__carry__1_n_1 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_0 ;
  wire \align_len0_inferred__1/i__carry__2_n_1 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__3_n_0 ;
  wire \align_len0_inferred__1/i__carry__3_n_1 ;
  wire \align_len0_inferred__1/i__carry__3_n_2 ;
  wire \align_len0_inferred__1/i__carry__3_n_3 ;
  wire \align_len0_inferred__1/i__carry__4_n_0 ;
  wire \align_len0_inferred__1/i__carry__4_n_1 ;
  wire \align_len0_inferred__1/i__carry__4_n_2 ;
  wire \align_len0_inferred__1/i__carry__4_n_3 ;
  wire \align_len0_inferred__1/i__carry__5_n_0 ;
  wire \align_len0_inferred__1/i__carry__5_n_1 ;
  wire \align_len0_inferred__1/i__carry__5_n_2 ;
  wire \align_len0_inferred__1/i__carry__5_n_3 ;
  wire \align_len0_inferred__1/i__carry__6_n_1 ;
  wire \align_len0_inferred__1/i__carry__6_n_2 ;
  wire \align_len0_inferred__1/i__carry__6_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire [0:0]ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1_n_2 ;
  wire \beat_len_buf_reg[2]_i_1_n_3 ;
  wire \beat_len_buf_reg[6]_i_1_n_0 ;
  wire \beat_len_buf_reg[6]_i_1_n_1 ;
  wire \beat_len_buf_reg[6]_i_1_n_2 ;
  wire \beat_len_buf_reg[6]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire buff_wdata_n_11;
  wire buff_wdata_n_14;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf1_out ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf4_out ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_0 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_6_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire data_valid;
  wire empty_n_reg;
  wire [4:0]empty_n_reg_0;
  wire [5:0]empty_n_reg_1;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1_n_0;
  wire end_addr_carry__0_i_2_n_0;
  wire end_addr_carry__0_i_3_n_0;
  wire end_addr_carry__0_i_4_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1_n_0;
  wire end_addr_carry__1_i_2_n_0;
  wire end_addr_carry__1_i_3_n_0;
  wire end_addr_carry__1_i_4_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1_n_0;
  wire end_addr_carry__2_i_2_n_0;
  wire end_addr_carry__2_i_3_n_0;
  wire end_addr_carry__2_i_4_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1_n_0;
  wire end_addr_carry__3_i_2_n_0;
  wire end_addr_carry__3_i_3_n_0;
  wire end_addr_carry__3_i_4_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1_n_0;
  wire end_addr_carry__4_i_2_n_0;
  wire end_addr_carry__4_i_3_n_0;
  wire end_addr_carry__4_i_4_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1_n_0;
  wire end_addr_carry__5_i_2_n_0;
  wire end_addr_carry__5_i_3_n_0;
  wire end_addr_carry__5_i_4_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1_n_0;
  wire end_addr_carry__6_i_2_n_0;
  wire end_addr_carry__6_i_3_n_0;
  wire end_addr_carry__6_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1_n_0;
  wire end_addr_carry_i_2_n_0;
  wire end_addr_carry_i_3_n_0;
  wire end_addr_carry_i_4_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire exitcond3_reg_564;
  wire exitcond3_reg_564_pp3_iter1_reg;
  wire \exitcond3_reg_564_reg[0] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_1;
  wire fifo_resp_n_6;
  wire fifo_resp_ready;
  wire [61:32]fifo_wreq_data;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire gmem_WREADY;
  wire icmp_ln23_reg_457;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire loop_index_reg_2500;
  wire [5:0]mOutPtr_reg;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWVALID;
  wire [0:0]m_axi_gmem_AWVALID_0;
  wire m_axi_gmem_AWVALID_1;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire m_axi_gmem_WVALID_0;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_33_in;
  wire p_47_in;
  wire push;
  wire push_0;
  wire [30:0]q__0;
  wire rs2f_wreq_ack;
  wire [63:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [1:0]tmp_strb;
  wire wbuf_V_ce1;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0__0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0__0[7:4]),
        .S({fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_0 ,\align_len0_inferred__1/i__carry__1_n_1 ,\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0__0[11:8]),
        .S({fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_0 ,\align_len0_inferred__1/i__carry__2_n_1 ,\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0__0[15:12]),
        .S({fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_0 ,\align_len0_inferred__1/i__carry__3_n_1 ,\align_len0_inferred__1/i__carry__3_n_2 ,\align_len0_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0__0[19:16]),
        .S({fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_0 ,\align_len0_inferred__1/i__carry__4_n_1 ,\align_len0_inferred__1/i__carry__4_n_2 ,\align_len0_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0__0[23:20]),
        .S({fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_0 ,\align_len0_inferred__1/i__carry__5_n_1 ,\align_len0_inferred__1/i__carry__5_n_2 ,\align_len0_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0__0[27:24]),
        .S({fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3],\align_len0_inferred__1/i__carry__6_n_1 ,\align_len0_inferred__1/i__carry__6_n_2 ,\align_len0_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_wreq_data[61:59]}),
        .O(align_len0__0[31:28]),
        .S({fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_99));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_99));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[2]_i_2_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_0 ,\beat_len_buf_reg[2]_i_1_n_1 ,\beat_len_buf_reg[2]_i_1_n_2 ,\beat_len_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[4] ,\align_len_reg_n_0_[3] ,\align_len_reg_n_0_[2] ,\beat_len_buf[2]_i_2_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_0 ,\beat_len_buf_reg[6]_i_1_n_1 ,\beat_len_buf_reg[6]_i_1_n_2 ,\beat_len_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_0_[8] ,\align_len_reg_n_0_[7] ,\align_len_reg_n_0_[6] ,\align_len_reg_n_0_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1_n_2 ,\beat_len_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_0_[11] ,\align_len_reg_n_0_[10] ,\align_len_reg_n_0_[9] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_buffer buff_wdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_wdata_n_18),
        .E(\bus_wide_gen.data_buf ),
        .Q(Q),
        .S({buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22}),
        .SR(SR),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[20]_0 (empty_n_reg_0[3]),
        .\ap_CS_fsm_reg[20]_1 (\ap_CS_fsm_reg[20]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(empty_n_reg_1[3]),
        .ap_enable_reg_pp3_iter0_reg_0(E),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter1_reg_1(ap_enable_reg_pp3_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (buff_wdata_n_9),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.data_buf_reg[16]_1 (\bus_wide_gen.fifo_burst_n_29 ),
        .\bus_wide_gen.strb_buf_reg[2] (buff_wdata_n_28),
        .\bus_wide_gen.strb_buf_reg[2]_0 (\bus_wide_gen.data_buf1_out ),
        .\bus_wide_gen.strb_buf_reg[3] (buff_wdata_n_47),
        .data_valid(data_valid),
        .\dout_buf_reg[17]_0 ({tmp_strb,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46}),
        .dout_valid_reg_0(buff_wdata_n_11),
        .dout_valid_reg_1(WVALID_Dummy),
        .dout_valid_reg_2(m_axi_gmem_WVALID_0),
        .exitcond3_reg_564(exitcond3_reg_564),
        .exitcond3_reg_564_pp3_iter1_reg(exitcond3_reg_564_pp3_iter1_reg),
        .\exitcond3_reg_564_reg[0] (\exitcond3_reg_564_reg[0] ),
        .full_n_reg_0(buff_wdata_n_14),
        .full_n_reg_1(full_n_reg_1),
        .full_n_reg_2(ap_enable_reg_pp3_iter2_reg),
        .gmem_WREADY(gmem_WREADY),
        .loop_index_reg_2500(loop_index_reg_2500),
        .\mOutPtr_reg[5]_0 (mOutPtr_reg),
        .\mOutPtr_reg[6]_0 ({buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27}),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB[3:2]),
        .wbuf_V_ce1(wbuf_V_ce1));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(WVALID_Dummy),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [4]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .I3(\bus_wide_gen.len_cnt_reg [6]),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_0 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[0]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[10]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[11]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[12]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[13]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[14]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[15]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[16]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[17]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[18]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[19]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[1]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[20]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[21]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[22]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[23]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[24]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[25]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[26]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[27]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[28]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[29]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[2]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[30]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[31]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[3]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[4]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[5]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[6]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[7]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[8]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[9]),
        .R(\bus_wide_gen.data_buf4_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_2 ,\bus_wide_gen.fifo_burst_n_3 ,\bus_wide_gen.fifo_burst_n_4 ,\bus_wide_gen.fifo_burst_n_5 ,\bus_wide_gen.fifo_burst_n_6 ,\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 }),
        .E(p_47_in),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_40 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_43 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_44 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_38 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (\bus_wide_gen.fifo_burst_n_36 ),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (WVALID_Dummy),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_37 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[5] (\bus_wide_gen.fifo_burst_n_29 ),
        .\bus_wide_gen.len_cnt_reg[6] (\bus_wide_gen.data_buf4_out ),
        .\bus_wide_gen.len_cnt_reg[7] (buff_wdata_n_11),
        .\bus_wide_gen.len_cnt_reg[7]_0 (m_axi_gmem_WVALID_0),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.fifo_burst_n_47 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (buff_wdata_n_9),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_46 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_45 ),
        .\bus_wide_gen.strb_buf_reg[1]_0 (tmp_strb),
        .\could_multi_bursts.awaddr_buf_reg[31] (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.last_sect_buf_reg (\bus_wide_gen.fifo_burst_n_39 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_34 ),
        .data_valid(data_valid),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_48 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .last_sect_buf(last_sect_buf),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB[1:0]),
        .next_wreq(next_wreq),
        .push(push_0),
        .\q_reg[8]_0 (\bus_wide_gen.data_buf1_out ),
        .\q_reg[9]_0 (\bus_wide_gen.len_cnt_reg ),
        .\q_reg[9]_1 (\sect_addr_buf_reg_n_0_[1] ),
        .\sect_addr_buf_reg[1] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_end_buf_reg[1]_0 (\end_addr_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[3] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\sect_len_buf_reg[3]_0 (AWVALID_Dummy),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_24 ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_35 ),
        .wreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_41 ),
        .wreq_handling_reg_1(\bus_wide_gen.fifo_burst_n_42 ),
        .wreq_handling_reg_2(wreq_handling_reg_n_0),
        .wreq_handling_reg_3(fifo_wreq_valid_buf_reg_n_0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [4]),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_6_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_1),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_0,end_addr_carry_i_2_n_0,end_addr_carry_i_3_n_0,end_addr_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1_n_0,end_addr_carry__0_i_2_n_0,end_addr_carry__0_i_3_n_0,end_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1_n_0,end_addr_carry__1_i_2_n_0,end_addr_carry__1_i_3_n_0,end_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1_n_0,end_addr_carry__2_i_2_n_0,end_addr_carry__2_i_3_n_0,end_addr_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1_n_0,end_addr_carry__3_i_2_n_0,end_addr_carry__3_i_3_n_0,end_addr_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1_n_0,end_addr_carry__4_i_2_n_0,end_addr_carry__4_i_3_n_0,end_addr_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1_n_0,end_addr_carry__5_i_2_n_0,end_addr_carry__5_i_3_n_0,end_addr_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_2,end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1_n_0,end_addr_carry__6_i_2_n_0,end_addr_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr_carry_i_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (AWVALID_Dummy),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_6),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_24 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_1),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push_0),
        .push_0(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1({empty_n_reg_0[4],empty_n_reg_0[0]}),
        .empty_n_reg_2({empty_n_reg_1[5:4],empty_n_reg_1[2],empty_n_reg_1[0]}),
        .full_n_reg_0(full_n_reg),
        .icmp_ln23_reg_457(icmp_ln23_reg_457),
        .p_33_in(p_33_in),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.E(fifo_wreq_n_97),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66}),
        .SR(SR),
        .\align_len_reg[31] (\bus_wide_gen.fifo_burst_n_42 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\end_addr_buf_reg[31] ({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__0(p_0_in0_in[19:12]),
        .last_sect_carry__0_0({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] }),
        .\q_reg[0]_0 (\bus_wide_gen.fifo_burst_n_41 ),
        .\q_reg[34]_0 ({fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}),
        .\q_reg[38]_0 ({fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90}),
        .\q_reg[42]_0 ({fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86}),
        .\q_reg[46]_0 ({fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82}),
        .\q_reg[50]_0 ({fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78}),
        .\q_reg[54]_0 ({fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74}),
        .\q_reg[58]_0 ({fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70}),
        .\q_reg[61]_0 ({fifo_wreq_data,q__0}),
        .\q_reg[63]_0 (fifo_wreq_n_98),
        .\q_reg[63]_1 (fifo_wreq_n_99),
        .\q_reg[63]_2 ({rs2f_wreq_data[63:32],rs2f_wreq_data[30:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[0] (fifo_wreq_valid_buf_reg_n_0),
        .\sect_cnt_reg[0]_0 (wreq_handling_reg_n_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[19]),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(p_0_in_0[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in_0[16]),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(p_0_in_0[15]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_0[11]),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(p_0_in_0[10]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in_0[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_98),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[11]),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in0_in[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A020202)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWVALID_0),
        .I2(m_axi_gmem_AWVALID_1),
        .I3(m_axi_gmem_WREADY),
        .I4(WVALID_Dummy),
        .O(m_axi_gmem_AWVALID));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WVALID_0),
        .O(m_axi_gmem_WVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_wdata_n_18}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_gmem_m_axi_reg_slice rs_wreq
       (.D(D),
        .Q(rs2f_wreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[19] (E),
        .\ap_CS_fsm_reg[19]_0 (empty_n_reg_0[2:1]),
        .\ap_CS_fsm_reg[19]_1 (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[20] (empty_n_reg_1[3:1]),
        .\ap_CS_fsm_reg[20]_0 (buff_wdata_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter2_reg),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[63]_0 ({rs2f_wreq_data[63:32],rs2f_wreq_data[30:0]}),
        .exitcond3_reg_564_pp3_iter1_reg(exitcond3_reg_564_pp3_iter1_reg),
        .full_n_reg(full_n_reg_0),
        .gmem_WREADY(gmem_WREADY),
        .icmp_ln23_reg_457(icmp_ln23_reg_457),
        .rs2f_wreq_ack(rs2f_wreq_ack));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_43 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_4 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_3 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_2 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_97),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\end_addr_buf_reg_n_0_[2] ),
        .I2(\start_addr_buf_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[3] ),
        .I1(\end_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[1]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[4] ),
        .I1(beat_len_buf[2]),
        .I2(\start_addr_buf_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(beat_len_buf[3]),
        .I2(\start_addr_buf_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[6] ),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[7] ),
        .I1(\end_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[8] ),
        .I1(beat_len_buf[6]),
        .I2(\start_addr_buf_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[9] ),
        .I1(\end_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[7]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[10] ),
        .I1(beat_len_buf[8]),
        .I2(\start_addr_buf_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_0_[11] ),
        .I1(beat_len_buf[9]),
        .I2(\start_addr_buf_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[30]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_42 ),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_mac_mulsub_16s_16s_29ns_29_4_1
   (DIADI,
    Q,
    ap_clk,
    p_reg_reg,
    DOADO,
    D,
    ap_enable_reg_pp2_iter4,
    ram_reg);
  output [15:0]DIADI;
  input [0:0]Q;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [15:0]DOADO;
  input [15:0]D;
  input ap_enable_reg_pp2_iter4;
  input [15:0]ram_reg;

  wire [15:0]D;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter4;
  wire [15:0]p_reg_reg;
  wire [15:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0 update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U
       (.D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .p_reg_reg_0(p_reg_reg),
        .ram_reg(ram_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0
   (DIADI,
    Q,
    ap_clk,
    p_reg_reg_0,
    DOADO,
    D,
    ap_enable_reg_pp2_iter4,
    ram_reg);
  output [15:0]DIADI;
  input [0:0]Q;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [15:0]DOADO;
  input [15:0]D;
  input ap_enable_reg_pp2_iter4;
  input [15:0]ram_reg;

  wire [15:0]D;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter4;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]ram_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(p_reg_reg_n_77),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[15]),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(p_reg_reg_n_78),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[14]),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(p_reg_reg_n_79),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[13]),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(p_reg_reg_n_80),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[12]),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(p_reg_reg_n_81),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[11]),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28
       (.I0(p_reg_reg_n_82),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[10]),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(p_reg_reg_n_83),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[9]),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(p_reg_reg_n_84),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[8]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(p_reg_reg_n_85),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(p_reg_reg_n_86),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33
       (.I0(p_reg_reg_n_87),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34
       (.I0(p_reg_reg_n_88),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35
       (.I0(p_reg_reg_n_89),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_36
       (.I0(p_reg_reg_n_90),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_37
       (.I0(p_reg_reg_n_91),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38
       (.I0(p_reg_reg_n_92),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg[0]),
        .O(DIADI[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_wbuf_V
   (D,
    ap_clk,
    wbuf_V_we0,
    wbuf_V_ce1,
    DIADI,
    WEA,
    loop_index_reg_250_reg,
    Q,
    ap_enable_reg_pp3_iter0,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp2_iter4,
    ram_reg_1);
  output [15:0]D;
  input ap_clk;
  input wbuf_V_we0;
  input wbuf_V_ce1;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [9:0]loop_index_reg_250_reg;
  input [0:0]Q;
  input ap_enable_reg_pp3_iter0;
  input [9:0]ram_reg;
  input [9:0]ram_reg_0;
  input ap_enable_reg_pp2_iter4;
  input [9:0]ram_reg_1;

  wire [15:0]D;
  wire [15:0]DIADI;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp3_iter0;
  wire [9:0]loop_index_reg_250_reg;
  wire [9:0]ram_reg;
  wire [9:0]ram_reg_0;
  wire [9:0]ram_reg_1;
  wire wbuf_V_ce1;
  wire wbuf_V_we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_wbuf_V_ram update_weights_wbuf_V_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter4(ap_enable_reg_pp2_iter4),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .loop_index_reg_250_reg(loop_index_reg_250_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .wbuf_V_ce1(wbuf_V_ce1),
        .wbuf_V_we0(wbuf_V_we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_update_weights_wbuf_V_ram
   (D,
    ap_clk,
    wbuf_V_we0,
    wbuf_V_ce1,
    DIADI,
    WEA,
    loop_index_reg_250_reg,
    Q,
    ap_enable_reg_pp3_iter0,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp2_iter4,
    ram_reg_2);
  output [15:0]D;
  input ap_clk;
  input wbuf_V_we0;
  input wbuf_V_ce1;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [9:0]loop_index_reg_250_reg;
  input [0:0]Q;
  input ap_enable_reg_pp3_iter0;
  input [9:0]ram_reg_0;
  input [9:0]ram_reg_1;
  input ap_enable_reg_pp2_iter4;
  input [9:0]ram_reg_2;

  wire [15:0]D;
  wire [15:0]DIADI;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp3_iter0;
  wire [9:0]loop_index_reg_250_reg;
  wire [9:0]ram_reg_0;
  wire [9:0]ram_reg_1;
  wire [9:0]ram_reg_2;
  wire [9:0]wbuf_V_address0;
  wire [9:0]wbuf_V_address1;
  wire wbuf_V_ce1;
  wire wbuf_V_we0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "wbuf_V_U/update_weights_wbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({wbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({wbuf_V_address1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(D),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(wbuf_V_we0),
        .ENBWREN(wbuf_V_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(ram_reg_1[2]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[2]),
        .O(wbuf_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__0
       (.I0(ram_reg_1[1]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[1]),
        .O(wbuf_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__0
       (.I0(ram_reg_1[0]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[0]),
        .O(wbuf_V_address0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_13
       (.I0(loop_index_reg_250_reg[9]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[9]),
        .O(wbuf_V_address1[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_14
       (.I0(loop_index_reg_250_reg[8]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[8]),
        .O(wbuf_V_address1[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_15
       (.I0(loop_index_reg_250_reg[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[7]),
        .O(wbuf_V_address1[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_16
       (.I0(loop_index_reg_250_reg[6]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[6]),
        .O(wbuf_V_address1[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_17
       (.I0(loop_index_reg_250_reg[5]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[5]),
        .O(wbuf_V_address1[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_18
       (.I0(loop_index_reg_250_reg[4]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[4]),
        .O(wbuf_V_address1[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_19
       (.I0(loop_index_reg_250_reg[3]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[3]),
        .O(wbuf_V_address1[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_20
       (.I0(loop_index_reg_250_reg[2]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[2]),
        .O(wbuf_V_address1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_21
       (.I0(loop_index_reg_250_reg[1]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[1]),
        .O(wbuf_V_address1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_22
       (.I0(loop_index_reg_250_reg[0]),
        .I1(Q),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ram_reg_0[0]),
        .O(wbuf_V_address1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_1[9]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[9]),
        .O(wbuf_V_address0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(ram_reg_1[8]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[8]),
        .O(wbuf_V_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(ram_reg_1[7]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[7]),
        .O(wbuf_V_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(ram_reg_1[6]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[6]),
        .O(wbuf_V_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(ram_reg_1[5]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[5]),
        .O(wbuf_V_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(ram_reg_1[4]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[4]),
        .O(wbuf_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(ram_reg_1[3]),
        .I1(ap_enable_reg_pp2_iter4),
        .I2(ram_reg_2[3]),
        .O(wbuf_V_address0[3]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
