// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Pool_16_63_3_0_s_HH_
#define _Pool_16_63_3_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ultra_mux_164_8_1_1.h"
#include "ultra_mul_32s_32sbkb.h"
#include "ultra_urem_4ns_3nwdI.h"
#include "ultra_mul_mul_16scud.h"
#include "Pool_16_63_3_0_s_g8j.h"

namespace ap_rtl {

struct Pool_16_63_3_0_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > stream_in_V_V_dout;
    sc_in< sc_logic > stream_in_V_V_empty_n;
    sc_out< sc_logic > stream_in_V_V_read;
    sc_out< sc_lv<16> > stream_out_V_V_din;
    sc_in< sc_logic > stream_out_V_V_full_n;
    sc_out< sc_logic > stream_out_V_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Pool_16_63_3_0_s(sc_module_name name);
    SC_HAS_PROCESS(Pool_16_63_3_0_s);

    ~Pool_16_63_3_0_s();

    sc_trace_file* mVcdFile;

    Pool_16_63_3_0_s_g8j* A_V_7_0_U;
    Pool_16_63_3_0_s_g8j* A_V_7_1_U;
    Pool_16_63_3_0_s_g8j* A_V_7_2_U;
    Pool_16_63_3_0_s_g8j* A_V_7_3_U;
    Pool_16_63_3_0_s_g8j* A_V_7_4_U;
    Pool_16_63_3_0_s_g8j* A_V_7_5_U;
    Pool_16_63_3_0_s_g8j* A_V_7_6_U;
    Pool_16_63_3_0_s_g8j* A_V_7_7_U;
    Pool_16_63_3_0_s_g8j* A_V_7_8_U;
    Pool_16_63_3_0_s_g8j* A_V_7_9_U;
    Pool_16_63_3_0_s_g8j* A_V_7_10_U;
    Pool_16_63_3_0_s_g8j* A_V_7_11_U;
    Pool_16_63_3_0_s_g8j* A_V_7_12_U;
    Pool_16_63_3_0_s_g8j* A_V_7_13_U;
    Pool_16_63_3_0_s_g8j* A_V_7_14_U;
    Pool_16_63_3_0_s_g8j* A_V_7_15_U;
    ultra_mux_164_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>* ultra_mux_164_8_1_1_U27;
    ultra_mul_32s_32sbkb<1,5,32,32,32>* ultra_mul_32s_32sbkb_U28;
    ultra_urem_4ns_3nwdI<1,8,4,3,4>* ultra_urem_4ns_3nwdI_U29;
    ultra_mul_mul_16scud<1,3,16,16,32>* ultra_mul_mul_16scud_U30;
    ultra_mul_mul_16scud<1,3,16,16,32>* ultra_mul_mul_16scud_U31;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<29> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<12> > A_V_7_0_address0;
    sc_signal< sc_logic > A_V_7_0_ce0;
    sc_signal< sc_lv<8> > A_V_7_0_q0;
    sc_signal< sc_lv<12> > A_V_7_0_address1;
    sc_signal< sc_logic > A_V_7_0_ce1;
    sc_signal< sc_logic > A_V_7_0_we1;
    sc_signal< sc_lv<12> > A_V_7_1_address0;
    sc_signal< sc_logic > A_V_7_1_ce0;
    sc_signal< sc_lv<8> > A_V_7_1_q0;
    sc_signal< sc_lv<12> > A_V_7_1_address1;
    sc_signal< sc_logic > A_V_7_1_ce1;
    sc_signal< sc_logic > A_V_7_1_we1;
    sc_signal< sc_lv<12> > A_V_7_2_address0;
    sc_signal< sc_logic > A_V_7_2_ce0;
    sc_signal< sc_lv<8> > A_V_7_2_q0;
    sc_signal< sc_lv<12> > A_V_7_2_address1;
    sc_signal< sc_logic > A_V_7_2_ce1;
    sc_signal< sc_logic > A_V_7_2_we1;
    sc_signal< sc_lv<12> > A_V_7_3_address0;
    sc_signal< sc_logic > A_V_7_3_ce0;
    sc_signal< sc_lv<8> > A_V_7_3_q0;
    sc_signal< sc_lv<12> > A_V_7_3_address1;
    sc_signal< sc_logic > A_V_7_3_ce1;
    sc_signal< sc_logic > A_V_7_3_we1;
    sc_signal< sc_lv<12> > A_V_7_4_address0;
    sc_signal< sc_logic > A_V_7_4_ce0;
    sc_signal< sc_lv<8> > A_V_7_4_q0;
    sc_signal< sc_lv<12> > A_V_7_4_address1;
    sc_signal< sc_logic > A_V_7_4_ce1;
    sc_signal< sc_logic > A_V_7_4_we1;
    sc_signal< sc_lv<12> > A_V_7_5_address0;
    sc_signal< sc_logic > A_V_7_5_ce0;
    sc_signal< sc_lv<8> > A_V_7_5_q0;
    sc_signal< sc_lv<12> > A_V_7_5_address1;
    sc_signal< sc_logic > A_V_7_5_ce1;
    sc_signal< sc_logic > A_V_7_5_we1;
    sc_signal< sc_lv<12> > A_V_7_6_address0;
    sc_signal< sc_logic > A_V_7_6_ce0;
    sc_signal< sc_lv<8> > A_V_7_6_q0;
    sc_signal< sc_lv<12> > A_V_7_6_address1;
    sc_signal< sc_logic > A_V_7_6_ce1;
    sc_signal< sc_logic > A_V_7_6_we1;
    sc_signal< sc_lv<12> > A_V_7_7_address0;
    sc_signal< sc_logic > A_V_7_7_ce0;
    sc_signal< sc_lv<8> > A_V_7_7_q0;
    sc_signal< sc_lv<12> > A_V_7_7_address1;
    sc_signal< sc_logic > A_V_7_7_ce1;
    sc_signal< sc_logic > A_V_7_7_we1;
    sc_signal< sc_lv<12> > A_V_7_8_address0;
    sc_signal< sc_logic > A_V_7_8_ce0;
    sc_signal< sc_lv<8> > A_V_7_8_q0;
    sc_signal< sc_lv<12> > A_V_7_8_address1;
    sc_signal< sc_logic > A_V_7_8_ce1;
    sc_signal< sc_logic > A_V_7_8_we1;
    sc_signal< sc_lv<12> > A_V_7_9_address0;
    sc_signal< sc_logic > A_V_7_9_ce0;
    sc_signal< sc_lv<8> > A_V_7_9_q0;
    sc_signal< sc_lv<12> > A_V_7_9_address1;
    sc_signal< sc_logic > A_V_7_9_ce1;
    sc_signal< sc_logic > A_V_7_9_we1;
    sc_signal< sc_lv<12> > A_V_7_10_address0;
    sc_signal< sc_logic > A_V_7_10_ce0;
    sc_signal< sc_lv<8> > A_V_7_10_q0;
    sc_signal< sc_lv<12> > A_V_7_10_address1;
    sc_signal< sc_logic > A_V_7_10_ce1;
    sc_signal< sc_logic > A_V_7_10_we1;
    sc_signal< sc_lv<12> > A_V_7_11_address0;
    sc_signal< sc_logic > A_V_7_11_ce0;
    sc_signal< sc_lv<8> > A_V_7_11_q0;
    sc_signal< sc_lv<12> > A_V_7_11_address1;
    sc_signal< sc_logic > A_V_7_11_ce1;
    sc_signal< sc_logic > A_V_7_11_we1;
    sc_signal< sc_lv<12> > A_V_7_12_address0;
    sc_signal< sc_logic > A_V_7_12_ce0;
    sc_signal< sc_lv<8> > A_V_7_12_q0;
    sc_signal< sc_lv<12> > A_V_7_12_address1;
    sc_signal< sc_logic > A_V_7_12_ce1;
    sc_signal< sc_logic > A_V_7_12_we1;
    sc_signal< sc_lv<12> > A_V_7_13_address0;
    sc_signal< sc_logic > A_V_7_13_ce0;
    sc_signal< sc_lv<8> > A_V_7_13_q0;
    sc_signal< sc_lv<12> > A_V_7_13_address1;
    sc_signal< sc_logic > A_V_7_13_ce1;
    sc_signal< sc_logic > A_V_7_13_we1;
    sc_signal< sc_lv<12> > A_V_7_14_address0;
    sc_signal< sc_logic > A_V_7_14_ce0;
    sc_signal< sc_lv<8> > A_V_7_14_q0;
    sc_signal< sc_lv<12> > A_V_7_14_address1;
    sc_signal< sc_logic > A_V_7_14_ce1;
    sc_signal< sc_logic > A_V_7_14_we1;
    sc_signal< sc_lv<12> > A_V_7_15_address0;
    sc_signal< sc_logic > A_V_7_15_ce0;
    sc_signal< sc_lv<8> > A_V_7_15_q0;
    sc_signal< sc_lv<12> > A_V_7_15_address1;
    sc_signal< sc_logic > A_V_7_15_ce1;
    sc_signal< sc_logic > A_V_7_15_we1;
    sc_signal< sc_logic > stream_in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1581;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1581_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_7_reg_1563;
    sc_signal< sc_logic > stream_out_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<31> > i3_reg_744;
    sc_signal< sc_lv<16> > indvar_flatten1_reg_766;
    sc_signal< sc_lv<6> > j_reg_777;
    sc_signal< sc_lv<11> > indvar_flatten_reg_789;
    sc_signal< sc_lv<6> > k_reg_800;
    sc_signal< sc_lv<5> > i1_reg_812;
    sc_signal< sc_lv<8> > p_2_reg_883;
    sc_signal< sc_lv<4> > k2_reg_893;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state35_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state36_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state40_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state41_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state42_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state43_pp2_stage0_iter11;
    sc_signal< bool > ap_block_state44_pp2_stage0_iter12;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<16> > reg_905;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<8> > reg_909;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_lv<1> > exitcond_reg_1797;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter9_reg;
    sc_signal< sc_lv<8> > reg_913;
    sc_signal< sc_lv<8> > reg_917;
    sc_signal< sc_lv<8> > reg_921;
    sc_signal< sc_lv<8> > reg_925;
    sc_signal< sc_lv<8> > reg_929;
    sc_signal< sc_lv<8> > reg_933;
    sc_signal< sc_lv<8> > reg_937;
    sc_signal< sc_lv<8> > reg_941;
    sc_signal< sc_lv<8> > reg_945;
    sc_signal< sc_lv<8> > reg_949;
    sc_signal< sc_lv<8> > reg_953;
    sc_signal< sc_lv<8> > reg_957;
    sc_signal< sc_lv<8> > reg_961;
    sc_signal< sc_lv<8> > reg_965;
    sc_signal< sc_lv<8> > reg_969;
    sc_signal< sc_lv<1> > tmp_s_fu_1010_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_1507;
    sc_signal< sc_lv<16> > tmp_V_4_reg_1511;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<16> > tmp_V_6_reg_1516;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<16> > tmp_V_10_reg_1521;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<32> > lhs_V_fu_1016_p1;
    sc_signal< sc_lv<32> > lhs_V_reg_1526;
    sc_signal< bool > ap_block_state8;
    sc_signal< sc_lv<32> > tmp_4_fu_1022_p1;
    sc_signal< sc_lv<32> > grp_fu_1495_p2;
    sc_signal< sc_lv<32> > tmp1_reg_1543;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > grp_fu_1501_p2;
    sc_signal< sc_lv<32> > tmp2_reg_1548;
    sc_signal< sc_lv<32> > grp_fu_1025_p2;
    sc_signal< sc_lv<32> > p_s_reg_1553;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<32> > KER_bound_fu_1029_p2;
    sc_signal< sc_lv<32> > KER_bound_reg_1558;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > tmp_7_fu_1037_p2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > i_fu_1042_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_6_fu_1052_p2;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<15> > num_img_1_fu_1058_p2;
    sc_signal< sc_lv<15> > num_img_1_reg_1576;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_1064_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter3;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<16> > indvar_flatten_next1_fu_1070_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1076_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1590;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_1088_p3;
    sc_signal< sc_lv<6> > tmp_8_mid2_v_fu_1109_p3;
    sc_signal< sc_lv<6> > tmp_8_mid2_v_reg_1603;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<6> > tmp_3_mid2_fu_1152_p3;
    sc_signal< sc_lv<6> > tmp_3_mid2_reg_1610;
    sc_signal< sc_lv<4> > tmp_11_fu_1160_p1;
    sc_signal< sc_lv<4> > tmp_11_reg_1616;
    sc_signal< sc_lv<4> > tmp_11_reg_1616_pp1_iter2_reg;
    sc_signal< sc_lv<5> > i_1_fu_1164_p2;
    sc_signal< sc_lv<5> > i_1_reg_1620;
    sc_signal< sc_lv<13> > tmp_9_fu_1193_p2;
    sc_signal< sc_lv<13> > tmp_9_reg_1625;
    sc_signal< sc_lv<8> > tmp_10_fu_1199_p1;
    sc_signal< sc_lv<8> > tmp_10_reg_1630;
    sc_signal< sc_lv<13> > indvar_flatten_next3_fu_1228_p2;
    sc_signal< sc_lv<13> > indvar_flatten_next3_reg_1653;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_1234_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_1658;
    sc_signal< sc_lv<1> > exitcond_flatten3_fu_1222_p2;
    sc_signal< sc_lv<6> > ia_cast_mid2_v_fu_1253_p3;
    sc_signal< sc_lv<6> > ia_cast_mid2_v_reg_1667;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<1> > exitcond4_mid_fu_1271_p2;
    sc_signal< sc_lv<1> > exitcond4_mid_reg_1675;
    sc_signal< sc_lv<6> > ib_cast_mid2_fu_1283_p3;
    sc_signal< sc_lv<6> > ib_cast_mid2_reg_1680;
    sc_signal< sc_lv<13> > tmp_21_fu_1314_p2;
    sc_signal< sc_lv<13> > tmp_21_reg_1687;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<5> > i2_mid2_fu_1343_p3;
    sc_signal< sc_lv<5> > i2_mid2_reg_1772;
    sc_signal< sc_lv<4> > tmp_22_fu_1351_p1;
    sc_signal< sc_lv<4> > tmp_22_reg_1777;
    sc_signal< sc_lv<7> > ia_cast_mid2_fu_1355_p1;
    sc_signal< sc_lv<7> > ia_cast_mid2_reg_1782;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<7> > ib_cast_mid2_cast_fu_1358_p1;
    sc_signal< sc_lv<7> > ib_cast_mid2_cast_reg_1787;
    sc_signal< sc_lv<8> > grp_fu_973_p18;
    sc_signal< sc_lv<1> > exitcond_fu_1361_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1797_pp2_iter11_reg;
    sc_signal< sc_lv<4> > tmp_16_reg_1801;
    sc_signal< sc_lv<4> > tmp_16_reg_1801_pp2_iter1_reg;
    sc_signal< sc_lv<4> > tmp_16_reg_1801_pp2_iter2_reg;
    sc_signal< sc_lv<4> > tmp_16_reg_1801_pp2_iter3_reg;
    sc_signal< sc_lv<4> > tmp_16_reg_1801_pp2_iter4_reg;
    sc_signal< sc_lv<4> > tmp_16_reg_1801_pp2_iter5_reg;
    sc_signal< sc_lv<4> > tmp_16_reg_1801_pp2_iter6_reg;
    sc_signal< sc_lv<4> > k_2_fu_1393_p2;
    sc_signal< sc_lv<4> > k_2_reg_1806;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<7> > tmp_14_fu_1403_p2;
    sc_signal< sc_lv<7> > tmp_14_reg_1811;
    sc_signal< sc_lv<7> > tmp_17_fu_1411_p2;
    sc_signal< sc_lv<7> > tmp_17_reg_1816;
    sc_signal< sc_lv<13> > tmp_25_fu_1435_p2;
    sc_signal< sc_lv<13> > tmp_25_reg_1822;
    sc_signal< sc_lv<8> > tmp_19_reg_1907;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_lv<8> > buf_V_1_fu_1465_p3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter12;
    sc_signal< sc_lv<5> > i_2_fu_1477_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next2_fu_1488_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state17;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state32;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_lv<15> > num_img_reg_755;
    sc_signal< sc_lv<6> > ap_phi_mux_j_phi_fu_781_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_k_phi_fu_804_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_i1_phi_fu_816_p4;
    sc_signal< sc_lv<13> > indvar_flatten2_reg_824;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<6> > ia_reg_835;
    sc_signal< sc_lv<10> > indvar_flatten3_reg_847;
    sc_signal< sc_lv<6> > ib_reg_859;
    sc_signal< sc_lv<5> > i2_reg_871;
    sc_signal< sc_lv<4> > ap_phi_mux_k2_phi_fu_897_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > tmp_9_cast_fu_1203_p1;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_1320_p1;
    sc_signal< sc_lv<64> > tmp_26_cast_fu_1441_p1;
    sc_signal< bool > ap_block_state5;
    sc_signal< bool > ap_block_state7;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > Outbuf_V_fu_1472_p1;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > i3_cast_fu_1033_p1;
    sc_signal< sc_lv<16> > num_img_cast_fu_1048_p1;
    sc_signal< sc_lv<11> > indvar_flatten_op_fu_1082_p2;
    sc_signal< sc_lv<6> > j_1_fu_1096_p2;
    sc_signal< sc_lv<1> > exitcond1_fu_1121_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_1116_p2;
    sc_signal< sc_lv<6> > k_mid_fu_1102_p3;
    sc_signal< sc_lv<1> > exitcond3_mid_fu_1127_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_1139_p2;
    sc_signal< sc_lv<6> > k_1_fu_1133_p2;
    sc_signal< sc_lv<5> > i1_mid2_fu_1144_p3;
    sc_signal< sc_lv<12> > tmp_2_fu_1173_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_1180_p1;
    sc_signal< sc_lv<13> > tmp_8_mid2_cast_fu_1170_p1;
    sc_signal< sc_lv<13> > tmp_3_mid2_cast_fu_1190_p1;
    sc_signal< sc_lv<13> > tmp_5_fu_1184_p2;
    sc_signal< sc_lv<6> > ia_1_fu_1240_p2;
    sc_signal< sc_lv<1> > exitcond2_fu_1265_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_2_fu_1260_p2;
    sc_signal< sc_lv<6> > ib_mid_fu_1246_p3;
    sc_signal< sc_lv<6> > ib_1_fu_1277_p2;
    sc_signal< sc_lv<12> > tmp_15_fu_1294_p3;
    sc_signal< sc_lv<13> > p_shl1_cast_fu_1301_p1;
    sc_signal< sc_lv<13> > tmp_2_mid2_cast_fu_1291_p1;
    sc_signal< sc_lv<13> > tmp_10_mid2_cast_fu_1311_p1;
    sc_signal< sc_lv<13> > tmp_18_fu_1305_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_1339_p2;
    sc_signal< sc_lv<3> > grp_fu_1367_p1;
    sc_signal< sc_lv<4> > mul_fu_1377_p0;
    sc_signal< sc_lv<10> > mul_fu_1377_p2;
    sc_signal< sc_lv<4> > grp_fu_1367_p2;
    sc_signal< sc_lv<7> > tmp_14_cast_fu_1399_p1;
    sc_signal< sc_lv<7> > tmp_19_cast_fu_1408_p1;
    sc_signal< sc_lv<13> > tmp_23_fu_1422_p3;
    sc_signal< sc_lv<13> > tmp_18_cast_fu_1419_p1;
    sc_signal< sc_lv<13> > tmp_24_fu_1429_p2;
    sc_signal< sc_lv<13> > tmp_15_cast_fu_1416_p1;
    sc_signal< sc_lv<1> > tmp_i_fu_1460_p2;
    sc_signal< sc_lv<10> > indvar_flatten52_op_fu_1482_p2;
    sc_signal< sc_lv<16> > grp_fu_1495_p0;
    sc_signal< sc_lv<16> > grp_fu_1495_p1;
    sc_signal< sc_logic > grp_fu_1495_ce;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_fu_1501_ce;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<29> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<10> > mul_fu_1377_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<29> ap_ST_fsm_state1;
    static const sc_lv<29> ap_ST_fsm_state2;
    static const sc_lv<29> ap_ST_fsm_state3;
    static const sc_lv<29> ap_ST_fsm_state4;
    static const sc_lv<29> ap_ST_fsm_state5;
    static const sc_lv<29> ap_ST_fsm_state6;
    static const sc_lv<29> ap_ST_fsm_state7;
    static const sc_lv<29> ap_ST_fsm_state8;
    static const sc_lv<29> ap_ST_fsm_state9;
    static const sc_lv<29> ap_ST_fsm_state10;
    static const sc_lv<29> ap_ST_fsm_state11;
    static const sc_lv<29> ap_ST_fsm_state12;
    static const sc_lv<29> ap_ST_fsm_state13;
    static const sc_lv<29> ap_ST_fsm_state14;
    static const sc_lv<29> ap_ST_fsm_state15;
    static const sc_lv<29> ap_ST_fsm_state16;
    static const sc_lv<29> ap_ST_fsm_pp0_stage0;
    static const sc_lv<29> ap_ST_fsm_state19;
    static const sc_lv<29> ap_ST_fsm_state20;
    static const sc_lv<29> ap_ST_fsm_pp1_stage0;
    static const sc_lv<29> ap_ST_fsm_state25;
    static const sc_lv<29> ap_ST_fsm_state26;
    static const sc_lv<29> ap_ST_fsm_state27;
    static const sc_lv<29> ap_ST_fsm_state28;
    static const sc_lv<29> ap_ST_fsm_state29;
    static const sc_lv<29> ap_ST_fsm_state30;
    static const sc_lv<29> ap_ST_fsm_state31;
    static const sc_lv<29> ap_ST_fsm_pp2_stage0;
    static const sc_lv<29> ap_ST_fsm_state45;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<16> ap_const_lv16_F810;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<11> ap_const_lv11_3F0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<13> ap_const_lv13_1B90;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<10> ap_const_lv10_150;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<10> ap_const_lv10_16;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_V_7_0_address0();
    void thread_A_V_7_0_address1();
    void thread_A_V_7_0_ce0();
    void thread_A_V_7_0_ce1();
    void thread_A_V_7_0_we1();
    void thread_A_V_7_10_address0();
    void thread_A_V_7_10_address1();
    void thread_A_V_7_10_ce0();
    void thread_A_V_7_10_ce1();
    void thread_A_V_7_10_we1();
    void thread_A_V_7_11_address0();
    void thread_A_V_7_11_address1();
    void thread_A_V_7_11_ce0();
    void thread_A_V_7_11_ce1();
    void thread_A_V_7_11_we1();
    void thread_A_V_7_12_address0();
    void thread_A_V_7_12_address1();
    void thread_A_V_7_12_ce0();
    void thread_A_V_7_12_ce1();
    void thread_A_V_7_12_we1();
    void thread_A_V_7_13_address0();
    void thread_A_V_7_13_address1();
    void thread_A_V_7_13_ce0();
    void thread_A_V_7_13_ce1();
    void thread_A_V_7_13_we1();
    void thread_A_V_7_14_address0();
    void thread_A_V_7_14_address1();
    void thread_A_V_7_14_ce0();
    void thread_A_V_7_14_ce1();
    void thread_A_V_7_14_we1();
    void thread_A_V_7_15_address0();
    void thread_A_V_7_15_address1();
    void thread_A_V_7_15_ce0();
    void thread_A_V_7_15_ce1();
    void thread_A_V_7_15_we1();
    void thread_A_V_7_1_address0();
    void thread_A_V_7_1_address1();
    void thread_A_V_7_1_ce0();
    void thread_A_V_7_1_ce1();
    void thread_A_V_7_1_we1();
    void thread_A_V_7_2_address0();
    void thread_A_V_7_2_address1();
    void thread_A_V_7_2_ce0();
    void thread_A_V_7_2_ce1();
    void thread_A_V_7_2_we1();
    void thread_A_V_7_3_address0();
    void thread_A_V_7_3_address1();
    void thread_A_V_7_3_ce0();
    void thread_A_V_7_3_ce1();
    void thread_A_V_7_3_we1();
    void thread_A_V_7_4_address0();
    void thread_A_V_7_4_address1();
    void thread_A_V_7_4_ce0();
    void thread_A_V_7_4_ce1();
    void thread_A_V_7_4_we1();
    void thread_A_V_7_5_address0();
    void thread_A_V_7_5_address1();
    void thread_A_V_7_5_ce0();
    void thread_A_V_7_5_ce1();
    void thread_A_V_7_5_we1();
    void thread_A_V_7_6_address0();
    void thread_A_V_7_6_address1();
    void thread_A_V_7_6_ce0();
    void thread_A_V_7_6_ce1();
    void thread_A_V_7_6_we1();
    void thread_A_V_7_7_address0();
    void thread_A_V_7_7_address1();
    void thread_A_V_7_7_ce0();
    void thread_A_V_7_7_ce1();
    void thread_A_V_7_7_we1();
    void thread_A_V_7_8_address0();
    void thread_A_V_7_8_address1();
    void thread_A_V_7_8_ce0();
    void thread_A_V_7_8_ce1();
    void thread_A_V_7_8_we1();
    void thread_A_V_7_9_address0();
    void thread_A_V_7_9_address1();
    void thread_A_V_7_9_ce0();
    void thread_A_V_7_9_ce1();
    void thread_A_V_7_9_we1();
    void thread_KER_bound_fu_1029_p2();
    void thread_Outbuf_V_fu_1472_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state17_pp0_stage0_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state2();
    void thread_ap_block_state21_pp1_stage0_iter0();
    void thread_ap_block_state22_pp1_stage0_iter1();
    void thread_ap_block_state23_pp1_stage0_iter2();
    void thread_ap_block_state24_pp1_stage0_iter3();
    void thread_ap_block_state3();
    void thread_ap_block_state32_pp2_stage0_iter0();
    void thread_ap_block_state33_pp2_stage0_iter1();
    void thread_ap_block_state34_pp2_stage0_iter2();
    void thread_ap_block_state35_pp2_stage0_iter3();
    void thread_ap_block_state36_pp2_stage0_iter4();
    void thread_ap_block_state37_pp2_stage0_iter5();
    void thread_ap_block_state38_pp2_stage0_iter6();
    void thread_ap_block_state39_pp2_stage0_iter7();
    void thread_ap_block_state4();
    void thread_ap_block_state40_pp2_stage0_iter8();
    void thread_ap_block_state41_pp2_stage0_iter9();
    void thread_ap_block_state42_pp2_stage0_iter10();
    void thread_ap_block_state43_pp2_stage0_iter11();
    void thread_ap_block_state44_pp2_stage0_iter12();
    void thread_ap_block_state5();
    void thread_ap_block_state6();
    void thread_ap_block_state7();
    void thread_ap_block_state8();
    void thread_ap_condition_pp0_exit_iter0_state17();
    void thread_ap_condition_pp1_exit_iter0_state21();
    void thread_ap_condition_pp2_exit_iter0_state32();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_i1_phi_fu_816_p4();
    void thread_ap_phi_mux_j_phi_fu_781_p4();
    void thread_ap_phi_mux_k2_phi_fu_897_p4();
    void thread_ap_phi_mux_k_phi_fu_804_p4();
    void thread_ap_ready();
    void thread_buf_V_1_fu_1465_p3();
    void thread_exitcond1_fu_1121_p2();
    void thread_exitcond2_fu_1265_p2();
    void thread_exitcond3_mid_fu_1127_p2();
    void thread_exitcond4_mid_fu_1271_p2();
    void thread_exitcond_flatten1_fu_1064_p2();
    void thread_exitcond_flatten2_fu_1234_p2();
    void thread_exitcond_flatten3_fu_1222_p2();
    void thread_exitcond_flatten_fu_1076_p2();
    void thread_exitcond_fu_1361_p2();
    void thread_grp_fu_1367_p1();
    void thread_grp_fu_1495_ce();
    void thread_grp_fu_1495_p0();
    void thread_grp_fu_1495_p1();
    void thread_grp_fu_1501_ce();
    void thread_i1_mid2_fu_1144_p3();
    void thread_i2_mid2_fu_1343_p3();
    void thread_i3_cast_fu_1033_p1();
    void thread_i_1_fu_1164_p2();
    void thread_i_2_fu_1477_p2();
    void thread_i_fu_1042_p2();
    void thread_ia_1_fu_1240_p2();
    void thread_ia_cast_mid2_fu_1355_p1();
    void thread_ia_cast_mid2_v_fu_1253_p3();
    void thread_ib_1_fu_1277_p2();
    void thread_ib_cast_mid2_cast_fu_1358_p1();
    void thread_ib_cast_mid2_fu_1283_p3();
    void thread_ib_mid_fu_1246_p3();
    void thread_indvar_flatten52_op_fu_1482_p2();
    void thread_indvar_flatten_next1_fu_1070_p2();
    void thread_indvar_flatten_next2_fu_1488_p3();
    void thread_indvar_flatten_next3_fu_1228_p2();
    void thread_indvar_flatten_next_fu_1088_p3();
    void thread_indvar_flatten_op_fu_1082_p2();
    void thread_internal_ap_ready();
    void thread_j_1_fu_1096_p2();
    void thread_k_1_fu_1133_p2();
    void thread_k_2_fu_1393_p2();
    void thread_k_mid_fu_1102_p3();
    void thread_lhs_V_fu_1016_p1();
    void thread_mul_fu_1377_p0();
    void thread_mul_fu_1377_p00();
    void thread_mul_fu_1377_p2();
    void thread_not_exitcond_flatten_2_fu_1260_p2();
    void thread_not_exitcond_flatten_fu_1116_p2();
    void thread_num_img_1_fu_1058_p2();
    void thread_num_img_cast_fu_1048_p1();
    void thread_p_shl1_cast_fu_1301_p1();
    void thread_p_shl_cast_fu_1180_p1();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_stream_in_V_V_blk_n();
    void thread_stream_in_V_V_read();
    void thread_stream_out_V_V_blk_n();
    void thread_stream_out_V_V_din();
    void thread_stream_out_V_V_write();
    void thread_tmp_10_fu_1199_p1();
    void thread_tmp_10_mid2_cast_fu_1311_p1();
    void thread_tmp_11_fu_1160_p1();
    void thread_tmp_14_cast_fu_1399_p1();
    void thread_tmp_14_fu_1403_p2();
    void thread_tmp_15_cast_fu_1416_p1();
    void thread_tmp_15_fu_1294_p3();
    void thread_tmp_17_fu_1411_p2();
    void thread_tmp_18_cast_fu_1419_p1();
    void thread_tmp_18_fu_1305_p2();
    void thread_tmp_19_cast_fu_1408_p1();
    void thread_tmp_20_fu_1339_p2();
    void thread_tmp_21_fu_1314_p2();
    void thread_tmp_22_fu_1351_p1();
    void thread_tmp_23_cast_fu_1320_p1();
    void thread_tmp_23_fu_1422_p3();
    void thread_tmp_24_fu_1429_p2();
    void thread_tmp_25_fu_1435_p2();
    void thread_tmp_26_cast_fu_1441_p1();
    void thread_tmp_2_fu_1173_p3();
    void thread_tmp_2_mid2_cast_fu_1291_p1();
    void thread_tmp_3_mid2_cast_fu_1190_p1();
    void thread_tmp_3_mid2_fu_1152_p3();
    void thread_tmp_4_fu_1022_p1();
    void thread_tmp_5_fu_1184_p2();
    void thread_tmp_6_fu_1052_p2();
    void thread_tmp_7_fu_1037_p2();
    void thread_tmp_8_fu_1139_p2();
    void thread_tmp_8_mid2_cast_fu_1170_p1();
    void thread_tmp_8_mid2_v_fu_1109_p3();
    void thread_tmp_9_cast_fu_1203_p1();
    void thread_tmp_9_fu_1193_p2();
    void thread_tmp_i_fu_1460_p2();
    void thread_tmp_s_fu_1010_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
