\hypertarget{struct__hw__cmp}{}\section{\+\_\+hw\+\_\+cmp Struct Reference}
\label{struct__hw__cmp}\index{\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}}


All C\+MP module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmp.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmp__cr0}{hw\+\_\+cmp\+\_\+cr0\+\_\+t} \hyperlink{struct__hw__cmp_abaa10290f1f494df3aea91dbf2abd876}{C\+R0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmp__cr1}{hw\+\_\+cmp\+\_\+cr1\+\_\+t} \hyperlink{struct__hw__cmp_a851b0709bcfdfe91bdb5d4936d1f4958}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmp__fpr}{hw\+\_\+cmp\+\_\+fpr\+\_\+t} \hyperlink{struct__hw__cmp_abbf266f17ce2e9c92f5b643496896c79}{F\+PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmp__scr}{hw\+\_\+cmp\+\_\+scr\+\_\+t} \hyperlink{struct__hw__cmp_ab60de41ae24fc0597e45f1762272d579}{S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmp__daccr}{hw\+\_\+cmp\+\_\+daccr\+\_\+t} \hyperlink{struct__hw__cmp_a6789df9d1a656eb8233915761dc8cc96}{D\+A\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmp__muxcr}{hw\+\_\+cmp\+\_\+muxcr\+\_\+t} \hyperlink{struct__hw__cmp_a3b890f5539437bb51ae709d1969e8df4}{M\+U\+X\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All C\+MP module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}!C\+R0@{C\+R0}}
\index{C\+R0@{C\+R0}!\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}}
\subsubsection[{\texorpdfstring{C\+R0}{CR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmp\+\_\+cr0\+\_\+t} \+\_\+hw\+\_\+cmp\+::\+C\+R0}\hypertarget{struct__hw__cmp_abaa10290f1f494df3aea91dbf2abd876}{}\label{struct__hw__cmp_abaa10290f1f494df3aea91dbf2abd876}
\mbox{[}0x0\mbox{]} C\+MP Control Register 0 \index{\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmp\+\_\+cr1\+\_\+t} \+\_\+hw\+\_\+cmp\+::\+C\+R1}\hypertarget{struct__hw__cmp_a851b0709bcfdfe91bdb5d4936d1f4958}{}\label{struct__hw__cmp_a851b0709bcfdfe91bdb5d4936d1f4958}
\mbox{[}0x1\mbox{]} C\+MP Control Register 1 \index{\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}!D\+A\+C\+CR@{D\+A\+C\+CR}}
\index{D\+A\+C\+CR@{D\+A\+C\+CR}!\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}}
\subsubsection[{\texorpdfstring{D\+A\+C\+CR}{DACCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmp\+\_\+daccr\+\_\+t} \+\_\+hw\+\_\+cmp\+::\+D\+A\+C\+CR}\hypertarget{struct__hw__cmp_a6789df9d1a656eb8233915761dc8cc96}{}\label{struct__hw__cmp_a6789df9d1a656eb8233915761dc8cc96}
\mbox{[}0x4\mbox{]} D\+AC Control Register \index{\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}!F\+PR@{F\+PR}}
\index{F\+PR@{F\+PR}!\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}}
\subsubsection[{\texorpdfstring{F\+PR}{FPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmp\+\_\+fpr\+\_\+t} \+\_\+hw\+\_\+cmp\+::\+F\+PR}\hypertarget{struct__hw__cmp_abbf266f17ce2e9c92f5b643496896c79}{}\label{struct__hw__cmp_abbf266f17ce2e9c92f5b643496896c79}
\mbox{[}0x2\mbox{]} C\+MP Filter Period Register \index{\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}!M\+U\+X\+CR@{M\+U\+X\+CR}}
\index{M\+U\+X\+CR@{M\+U\+X\+CR}!\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}}
\subsubsection[{\texorpdfstring{M\+U\+X\+CR}{MUXCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmp\+\_\+muxcr\+\_\+t} \+\_\+hw\+\_\+cmp\+::\+M\+U\+X\+CR}\hypertarget{struct__hw__cmp_a3b890f5539437bb51ae709d1969e8df4}{}\label{struct__hw__cmp_a3b890f5539437bb51ae709d1969e8df4}
\mbox{[}0x5\mbox{]} M\+UX Control Register \index{\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!\+\_\+hw\+\_\+cmp@{\+\_\+hw\+\_\+cmp}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmp\+\_\+scr\+\_\+t} \+\_\+hw\+\_\+cmp\+::\+S\+CR}\hypertarget{struct__hw__cmp_ab60de41ae24fc0597e45f1762272d579}{}\label{struct__hw__cmp_ab60de41ae24fc0597e45f1762272d579}
\mbox{[}0x3\mbox{]} C\+MP Status and Control Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmp.\+h\end{DoxyCompactItemize}
