
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.40000000000000000000;
1.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22  412545.5      1.30   37380.3   87900.0                          
    0:01:22  412545.5      1.30   37380.3   87900.0                          
    0:01:23  413147.2      1.30   37377.2   87480.5                          
    0:01:23  413740.9      1.30   37374.1   87061.0                          
    0:01:24  414334.6      1.30   37371.0   86641.5                          
    0:01:24  414928.3      1.30   37367.9   86222.0                          
    0:01:25  415522.1      1.30   37364.9   85802.5                          
    0:01:25  416115.8      1.30   37361.8   85383.0                          
    0:01:26  416709.5      1.30   37358.7   84963.5                          
    0:01:26  417303.2      1.30   37355.6   84544.0                          
    0:01:27  418030.4      1.30   28750.0   66392.9                          
    0:01:28  418779.0      1.30   19562.0   47459.8                          
    0:01:29  419528.0      1.30   10374.1   28413.8                          
    0:01:30  420255.5      1.30    1761.8   10015.5                          
    0:02:07  410561.2      0.38     208.1       1.9                          
    0:02:08  410561.2      0.38     208.1       1.9                          
    0:02:08  410561.2      0.38     208.1       1.9                          
    0:02:10  410561.7      0.38     208.1       1.9                          
    0:02:11  410561.7      0.38     208.1       1.9                          
    0:02:42  350655.3      0.39     111.5       0.0                          
    0:02:46  350569.4      0.38     111.0       0.0                          
    0:02:50  350575.2      0.38     110.9       0.0                          
    0:02:52  350588.5      0.37     109.0       0.0                          
    0:03:02  350604.8      0.37     108.5       0.0                          
    0:03:04  350610.3      0.37     107.7       0.0                          
    0:03:06  350622.6      0.37     105.5       0.0                          
    0:03:08  350632.7      0.36     104.8       0.0                          
    0:03:10  350638.8      0.36     103.6       0.0                          
    0:03:12  350646.2      0.35     101.8       0.0                          
    0:03:13  350653.7      0.35     101.5       0.0                          
    0:03:14  350668.6      0.35     100.1       0.0                          
    0:03:15  350684.0      0.35      95.8       0.0                          
    0:03:16  350692.0      0.34      92.0       0.0                          
    0:03:17  350713.3      0.34      90.6       0.0                          
    0:03:18  350713.0      0.34      90.6       0.0                          
    0:03:18  350713.0      0.34      90.6       0.0                          
    0:03:18  350713.0      0.34      90.6       0.0                          
    0:03:18  350713.0      0.34      90.6       0.0                          
    0:03:18  350713.0      0.34      90.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:18  350713.0      0.34      90.6       0.0                          
    0:03:19  350740.1      0.33      86.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350749.7      0.32      85.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350764.1      0.32      85.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350766.5      0.32      85.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350778.5      0.31      84.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350783.0      0.31      83.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350787.2      0.31      83.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350806.1      0.31      83.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350813.8      0.30      81.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350829.3      0.30      80.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350836.7      0.30      78.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350840.7      0.29      78.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350853.7      0.29      77.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350872.1      0.28      76.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350885.1      0.28      76.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350892.6      0.28      75.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350901.1      0.28      74.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350910.9      0.27      74.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350920.0      0.27      74.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350925.0      0.27      73.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350937.8      0.27      72.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350949.2      0.27      72.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350963.3      0.26      71.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350981.9      0.26      71.2      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350985.9      0.26      70.7      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350992.3      0.26      69.4      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351000.3      0.25      68.5      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351017.1      0.25      67.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351020.8      0.25      67.3      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351037.8      0.25      66.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351042.9      0.24      66.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351053.2      0.24      65.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351066.3      0.24      65.4      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351080.4      0.24      64.9      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351085.9      0.24      64.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351086.5      0.24      64.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351094.5      0.24      64.2      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351100.3      0.24      63.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351101.6      0.23      63.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351120.3      0.23      62.5      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351125.6      0.23      62.0      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351128.0      0.23      61.7      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351131.7      0.23      61.2      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351145.0      0.23      60.8      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351153.5      0.22      60.5      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351159.1      0.22      60.2      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351170.3      0.22      60.0      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351184.1      0.22      59.6      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351192.9      0.22      58.8      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351217.1      0.22      58.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351225.6      0.22      58.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351234.1      0.21      58.0      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351244.7      0.21      57.7      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351266.6      0.21      57.1      50.1 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351275.6      0.21      56.7      50.1 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351288.4      0.21      56.3      50.1 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:03:24  351304.1      0.21      56.0      50.1 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351311.8      0.21      55.7      50.1 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351326.7      0.20      55.1      50.1 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351340.8      0.20      54.9      50.1 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351343.7      0.20      54.6      50.1 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351354.6      0.20      54.6      50.1 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351367.6      0.20      54.5      50.1 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351372.2      0.20      54.5      50.1 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351377.7      0.20      54.4      50.1 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351404.6      0.20      54.2      50.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351428.8      0.20      53.9      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351437.9      0.20      53.7      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351448.2      0.20      53.6      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351460.2      0.20      53.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351482.0      0.20      52.3      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351490.0      0.19      52.2      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351499.8      0.19      52.2      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351509.7      0.19      52.0      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351526.4      0.19      51.3      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351543.2      0.19      50.5      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351560.0      0.19      49.7      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351576.7      0.19      48.9      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351593.5      0.19      48.1      48.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351602.8      0.19      47.8      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351620.1      0.19      47.6      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351635.8      0.19      47.3      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351641.9      0.19      47.2      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351653.3      0.19      47.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351657.3      0.19      47.1      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351662.4      0.19      46.9      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351672.2      0.19      46.7      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351677.5      0.19      46.5      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351685.2      0.18      46.3      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351692.4      0.18      45.9      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351701.5      0.18      45.8      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351704.7      0.18      45.6      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351711.8      0.18      45.4      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351727.5      0.18      45.2      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351732.9      0.18      45.1      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351738.2      0.18      45.0      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351752.3      0.18      44.3      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351768.2      0.18      43.4      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351784.2      0.18      42.5      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351800.2      0.18      41.6      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351810.8      0.18      41.5      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351813.5      0.18      41.4      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351819.3      0.18      41.1      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351835.3      0.18      41.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351840.9      0.18      41.0      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351846.2      0.18      41.0      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351855.0      0.18      40.8      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351868.5      0.17      40.6      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351872.2      0.17      40.4      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351885.3      0.17      40.2      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:03:29  351898.3      0.17      40.2      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351906.3      0.17      40.2      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351909.0      0.17      40.0      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351922.3      0.17      39.9      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351927.3      0.17      39.9      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351942.7      0.17      39.8      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351949.4      0.17      39.7      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351951.2      0.16      39.4      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351965.1      0.16      39.3      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351974.4      0.16      39.2      72.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351977.8      0.16      38.9      72.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351989.3      0.16      38.6      72.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352003.6      0.16      38.6      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:30  352007.4      0.16      38.5      96.9 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:30  352012.2      0.16      38.4      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:30  352019.9      0.16      38.4      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352029.7      0.16      38.2      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352039.0      0.16      38.1      96.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352068.8      0.16      38.0      96.9 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352079.2      0.16      38.0      96.9 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352083.4      0.16      37.9      96.9 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352132.7      0.16      37.9     191.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352172.8      0.16      37.4     248.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352177.3      0.16      37.3     248.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352186.1      0.16      37.2     248.6 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352196.5      0.15      37.1     248.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352209.8      0.15      36.8     248.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352220.7      0.15      36.5     248.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352231.9      0.15      36.2     248.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  352243.0      0.15      35.9     248.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  352254.2      0.15      35.6     248.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  352262.2      0.15      35.4     248.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352272.6      0.15      35.3     248.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:32  352277.6      0.15      35.2     248.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352289.9      0.15      35.0     248.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352296.0      0.15      34.8     248.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352300.2      0.15      34.7     248.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352311.7      0.15      34.5     248.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352316.5      0.15      34.4     248.6 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352316.7      0.15      34.3     248.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352322.3      0.15      34.3     248.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352327.9      0.15      34.3     248.6 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352332.4      0.15      34.3     248.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352340.9      0.15      34.1     248.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352344.4      0.15      34.1     248.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352348.9      0.15      34.0     248.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352361.2      0.15      33.8     248.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352368.9      0.15      33.7     248.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352381.1      0.14      33.7     248.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352386.4      0.14      33.6     248.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352394.4      0.14      33.3     248.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:33  352400.3      0.14      33.3     248.6 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352405.6      0.14      33.3     248.6 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352406.1      0.14      33.2     248.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352410.4      0.14      33.2     248.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352417.0      0.14      33.1     248.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352425.8      0.14      32.9     248.6 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352431.6      0.14      32.7     248.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352429.8      0.14      32.6     229.6 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352437.8      0.14      32.5     229.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352444.4      0.14      32.5     229.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352445.5      0.14      32.4     229.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:34  352454.5      0.14      32.3     229.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352449.5      0.14      32.3     210.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352457.2      0.14      32.1     210.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352473.4      0.14      31.4     210.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352485.1      0.14      30.8     210.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352495.5      0.14      30.4     210.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352497.9      0.14      30.0     210.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352508.5      0.13      29.8     210.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352514.1      0.13      29.8     210.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352517.3      0.13      29.7     210.6 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352526.3      0.13      29.6     210.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352528.7      0.13      29.6     210.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352529.8      0.13      29.5     210.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352535.6      0.13      29.4     210.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352547.6      0.13      29.4     210.6 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352552.7      0.13      29.4     210.6 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352555.3      0.13      29.3     210.6 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352564.4      0.13      29.3     210.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:36  352567.8      0.13      29.2     210.6 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352580.9      0.13      29.0     210.6 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352584.3      0.13      29.0     210.6 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352586.5      0.13      29.0     210.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352591.8      0.13      29.0     210.6 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352593.4      0.13      28.9     210.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352592.8      0.13      28.9     191.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352596.3      0.13      28.9     191.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352598.7      0.13      28.9     191.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352612.0      0.13      28.8     191.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352640.7      0.13      28.4     191.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352661.5      0.13      28.2     191.7 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352665.7      0.13      28.2     191.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352669.7      0.13      28.1     191.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352675.0      0.13      28.1     191.7 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352680.6      0.13      28.0     191.7 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352685.7      0.13      28.0     191.7 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352689.1      0.13      27.9     191.7 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352693.1      0.13      27.8     191.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352697.9      0.13      27.5     191.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352703.2      0.13      26.6     191.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352705.1      0.12      26.2     191.7 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352708.5      0.12      26.2     191.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352710.7      0.12      26.2     191.7 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352715.2      0.12      26.1     191.7 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352717.9      0.12      26.1     191.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352724.5      0.12      26.0     191.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352726.4      0.12      26.0     191.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352735.4      0.12      25.7     191.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352741.0      0.12      25.7     191.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352745.5      0.12      25.7     191.7 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352750.8      0.12      25.6     191.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352757.0      0.12      25.6     191.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352761.7      0.12      25.5     191.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352770.8      0.12      25.4     191.7 path/path/path/genblk1.add_in_reg[31]/D
    0:03:39  352774.5      0.12      25.4     191.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352780.1      0.12      25.3     191.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352780.9      0.12      25.3     191.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352785.4      0.12      25.2     191.7 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352788.9      0.12      25.2     191.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352797.1      0.12      25.2     191.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352796.3      0.12      25.1     191.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352799.5      0.12      25.1     191.7 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352802.7      0.12      25.1     191.7 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352806.4      0.12      25.0     191.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352811.8      0.12      25.0     191.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352811.2      0.12      25.0     191.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352814.4      0.12      24.9     191.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352818.7      0.12      24.8     191.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352821.3      0.12      24.8     191.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352827.4      0.12      24.7     191.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352831.7      0.12      24.7     191.7 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352836.8      0.12      24.6     191.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352842.3      0.12      24.6     191.7 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352842.9      0.12      24.6     191.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352846.3      0.12      24.6     191.7 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352856.7      0.12      24.6     191.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352862.0      0.12      24.6     191.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352868.7      0.12      24.5     191.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352873.5      0.11      24.4     191.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352876.1      0.11      24.4     191.7 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352877.7      0.11      24.4     191.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352882.8      0.11      24.4     191.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352890.5      0.11      24.3     191.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352895.5      0.11      24.1     191.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352899.8      0.11      24.0     191.7 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352903.3      0.11      24.0     191.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352911.8      0.11      24.0     191.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352916.6      0.11      24.0     191.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352921.1      0.11      24.0     191.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352925.9      0.11      23.9     191.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352928.8      0.11      23.9     191.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352932.3      0.11      23.8     191.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352934.4      0.11      23.7     191.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352938.6      0.11      23.7     191.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352943.2      0.11      23.7     191.7 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352946.6      0.11      23.7     191.7 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352951.7      0.11      23.6     191.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352959.7      0.11      23.6     191.7 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352966.0      0.11      23.5     191.7 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:03:42  352970.0      0.11      23.4     191.7 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352966.3      0.11      23.4     172.7 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352970.8      0.11      23.4     172.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352977.5      0.11      23.3     172.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352988.1      0.11      23.3     172.7 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352996.9      0.11      23.2     172.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:43  353001.9      0.11      23.1     172.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:43  353009.1      0.11      23.1     172.7 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:43  353012.3      0.11      23.0     172.7 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:43  353015.2      0.11      23.0     172.7 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:43  353020.8      0.11      22.9     172.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:43  353025.4      0.11      22.9     172.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:43  353029.6      0.11      22.6     172.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  353037.6      0.11      22.2     172.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  353044.8      0.11      22.1     172.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353054.3      0.10      22.1     172.7 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353057.3      0.10      22.1     172.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353061.3      0.10      22.0     172.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353069.5      0.10      21.6     172.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  353079.1      0.10      21.0     172.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  353087.9      0.10      20.6     172.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353089.2      0.10      20.6     172.7 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:44  353133.9      0.10      20.5     272.8 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:44  353140.3      0.10      20.5     272.8 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353127.0      0.10      20.4     234.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353128.0      0.10      20.4     234.9 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353133.9      0.10      20.3     234.9 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353140.3      0.10      20.3     234.9 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:45  353146.4      0.10      20.3     234.9 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:45  353156.5      0.10      20.3     234.9 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353164.7      0.10      20.0     234.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  353168.7      0.10      19.9     234.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353167.9      0.10      19.9     234.9 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353169.5      0.10      19.9     234.9 path/path/path/genblk1.add_in_reg[31]/D
    0:03:45  353175.6      0.10      19.9     234.9 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353180.7      0.10      19.8     234.9 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353182.3      0.10      19.8     234.9 path/genblk1[18].path/path/genblk1.add_in_reg[24]/D
    0:03:45  353185.0      0.10      19.8     234.9 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353188.1      0.10      19.7     234.9 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353191.6      0.10      19.7     234.9 path/path/path/genblk1.add_in_reg[31]/D
    0:03:46  353193.5      0.10      19.7     234.9 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353198.5      0.10      19.7     234.9 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353205.4      0.10      19.6     234.9 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353207.0      0.10      19.6     234.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  353215.3      0.10      19.4     234.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  353216.9      0.10      19.4     234.9 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353217.7      0.10      19.4     234.9 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353224.3      0.10      19.3     234.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353225.4      0.10      19.3     234.9 path/genblk1[18].path/path/genblk1.add_in_reg[24]/D
    0:03:46  353233.4      0.10      19.3     234.9 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353234.2      0.10      19.2     234.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  353237.6      0.10      19.2     234.9 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353246.7      0.10      19.2     234.9 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353252.0      0.10      19.2     234.9 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:47  353260.0      0.10      19.2     234.9 path/path/path/genblk1.add_in_reg[31]/D
    0:03:47  353270.9      0.10      19.0     234.9 path/path/path/genblk1.add_in_reg[31]/D
    0:03:47  353269.0      0.10      18.9     196.9 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353275.7      0.10      18.9     196.9 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353285.5      0.10      18.9     196.9 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353289.2      0.10      18.8     196.9 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353289.2      0.10      18.8     196.9 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:47  353298.3      0.10      18.8     196.9 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353304.9      0.10      18.6     196.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  353305.5      0.10      18.6     196.9 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:48  353307.6      0.10      18.6     196.9 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353313.7      0.10      18.6     196.9 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:48  353318.8      0.10      18.6     196.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353320.9      0.09      18.5     196.9 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353325.7      0.09      18.5     196.9 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353331.8      0.09      18.5     196.9 path/path/path/genblk1.add_in_reg[31]/D
    0:03:48  353335.8      0.09      18.4     196.9 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353341.1      0.09      18.4     196.9 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353344.8      0.09      18.3     196.9 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353352.3      0.09      18.3     196.9 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:48  353353.1      0.09      18.3     196.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353358.7      0.09      18.2     196.9 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353360.2      0.09      18.2     196.9 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353364.0      0.09      18.2     196.9 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353368.2      0.09      18.1     196.9 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353372.2      0.09      18.1     196.9 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353379.4      0.09      18.1     196.9 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353374.6      0.09      18.1     178.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353376.5      0.09      18.1     178.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353378.9      0.09      18.0     178.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353381.3      0.09      18.0     178.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353390.8      0.09      18.0     178.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353393.8      0.09      18.0     178.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353396.7      0.09      18.0     178.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353399.6      0.09      17.9     178.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353406.5      0.09      17.9     178.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353407.9      0.09      17.9     178.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:50  353416.4      0.09      17.9     178.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353419.3      0.09      17.8     178.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353421.4      0.09      17.8     178.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353422.2      0.09      17.8     178.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353423.0      0.09      17.7     178.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353423.0      0.09      17.7     178.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353427.8      0.09      17.7     178.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353431.3      0.09      17.6     178.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353435.5      0.09      17.6     178.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353443.2      0.09      17.6     178.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353449.1      0.09      17.6     178.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:51  353453.3      0.09      17.5     178.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353458.4      0.09      17.5     178.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353467.2      0.09      17.4     178.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353471.7      0.09      17.4     178.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353471.4      0.09      17.2     178.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353475.7      0.09      17.2     178.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353478.1      0.09      17.2     178.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353480.7      0.09      17.1     178.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353484.2      0.09      17.1     178.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353485.3      0.09      17.0     178.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353485.8      0.09      17.0     178.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353491.4      0.09      17.0     178.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353491.7      0.09      17.0     178.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353493.5      0.09      17.0     178.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353499.1      0.09      17.0     178.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353502.3      0.09      17.0     178.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353505.2      0.09      16.9     178.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353509.2      0.09      16.9     178.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353521.7      0.09      16.9     178.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353523.0      0.09      16.9     178.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353527.0      0.09      16.8     178.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353538.7      0.09      16.3     178.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:53  353553.4      0.09      16.2     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353560.3      0.09      16.2     202.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353564.3      0.09      16.2     202.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353567.5      0.09      16.2     202.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353571.2      0.08      16.2     202.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353586.3      0.08      16.2     221.2 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353592.2      0.08      16.1     221.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:53  353588.7      0.08      16.1     202.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353589.3      0.08      16.1     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353592.5      0.08      16.1     202.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353598.1      0.08      16.0     202.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353601.2      0.08      16.0     202.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353603.1      0.08      15.9     202.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353605.0      0.08      15.9     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353607.4      0.08      15.9     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353611.4      0.08      15.8     202.2 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353625.4      0.08      15.8     202.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353631.0      0.08      15.6     202.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353633.2      0.08      15.6     202.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353642.2      0.08      15.5     202.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353647.3      0.08      15.5     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353655.2      0.08      15.5     202.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353667.7      0.08      15.5     202.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353673.1      0.08      15.4     202.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353675.5      0.08      15.4     202.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353676.0      0.08      15.4     202.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353677.9      0.08      15.4     202.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353677.9      0.08      15.3     202.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353681.8      0.08      15.3     202.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353686.1      0.08      15.3     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353690.1      0.08      15.3     202.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353696.2      0.08      15.2     202.2 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353700.2      0.08      15.2     202.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353702.6      0.08      15.2     202.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353706.3      0.08      15.2     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353707.1      0.08      15.2     202.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353710.6      0.08      15.2     202.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353715.9      0.08      15.1     202.2 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353717.8      0.08      15.1     202.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353716.7      0.08      15.1     202.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353719.9      0.08      15.1     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353722.8      0.08      15.1     202.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353726.5      0.08      15.1     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353727.9      0.08      15.1     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353738.0      0.08      15.1     202.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:56  353741.4      0.08      15.1     202.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353748.3      0.08      15.0     202.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353750.7      0.08      15.0     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353752.9      0.08      14.9     202.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353752.9      0.08      14.9     202.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353757.7      0.08      14.9     202.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353758.2      0.08      14.9     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353759.8      0.08      14.9     202.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353763.0      0.08      14.6     202.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353766.7      0.08      14.4     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[24]/D
    0:03:57  353769.6      0.08      14.4     202.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:57  353776.5      0.08      14.4     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353778.9      0.08      14.4     202.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353780.0      0.08      14.4     202.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353784.5      0.08      14.4     202.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353785.0      0.08      14.4     202.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353792.8      0.08      14.3     202.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353797.0      0.08      14.3     202.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353800.7      0.08      14.2     202.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353810.9      0.08      14.2     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353819.9      0.08      14.2     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353823.4      0.08      14.1     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353822.0      0.08      14.1     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353824.4      0.08      14.1     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353829.2      0.08      14.1     202.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353836.7      0.08      14.1     202.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353840.9      0.08      14.0     202.2 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353843.8      0.07      14.0     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353854.7      0.07      14.0     202.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:58  353862.2      0.07      13.9     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353864.6      0.07      13.9     202.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:58  353868.6      0.07      13.9     202.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353872.8      0.07      13.9     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353873.9      0.07      13.9     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353876.8      0.07      13.8     202.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:59  353880.3      0.07      13.8     202.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353881.3      0.07      13.8     202.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353885.9      0.07      13.8     202.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353888.0      0.07      13.7     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353888.0      0.07      13.7     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353891.7      0.07      13.7     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353893.3      0.07      13.7     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353897.6      0.07      13.7     202.2 path/genblk1[28].path/path/genblk1.add_in_reg[24]/D
    0:03:59  353898.9      0.07      13.7     202.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353899.7      0.07      13.7     202.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353902.9      0.07      13.6     202.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353906.6      0.07      13.6     202.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353910.6      0.07      13.6     202.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353921.0      0.07      13.6     202.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353923.6      0.07      13.5     202.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353925.5      0.07      13.5     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353929.0      0.07      13.5     202.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353930.0      0.07      13.5     202.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353931.9      0.07      13.5     202.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353934.5      0.07      13.5     202.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353936.7      0.07      13.4     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353942.8      0.07      13.4     202.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353944.6      0.07      13.4     202.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353946.8      0.07      13.4     202.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353953.4      0.07      13.4     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353954.2      0.07      13.4     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353956.1      0.07      13.4     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353957.9      0.07      13.3     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353961.4      0.07      13.2     202.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353963.3      0.07      13.1     202.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353965.9      0.07      13.1     202.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353971.2      0.07      13.1     202.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353974.2      0.07      13.1     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353976.8      0.07      13.0     202.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353979.2      0.07      13.0     202.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353985.6      0.07      13.0     202.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353988.3      0.07      13.0     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353991.2      0.07      12.9     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354000.0      0.07      12.9     202.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354004.2      0.07      12.9     202.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354013.3      0.07      12.8     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354019.9      0.07      12.6     202.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  354025.5      0.07      12.4     202.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  354032.2      0.07      12.2     202.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:02  354035.6      0.07      12.2     202.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354041.5      0.07      12.2     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354042.3      0.07      12.2     202.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354043.6      0.07      12.2     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354046.3      0.07      12.2     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354050.5      0.07      12.1     202.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:02  354053.4      0.07      12.1     202.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:02  354057.4      0.07      12.1     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354059.0      0.07      12.1     202.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354060.1      0.07      12.1     202.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354068.6      0.07      12.0     202.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354068.3      0.07      12.0     202.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354070.2      0.07      12.0     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354074.2      0.07      11.9     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354080.3      0.07      11.8     202.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354083.8      0.07      11.8     202.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354085.1      0.07      11.8     202.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354087.5      0.07      11.8     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354092.5      0.07      11.7     202.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:03  354093.6      0.07      11.7     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:03  354095.7      0.07      11.7     202.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354101.1      0.07      11.6     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354112.5      0.07      11.5     202.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354114.1      0.07      11.5     202.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354117.5      0.07      11.5     202.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:04  354128.5      0.06      11.3     202.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354134.3      0.06      11.3     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354138.6      0.06      11.3     202.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:04  354143.9      0.06      11.2     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354147.1      0.06      11.2     202.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354152.4      0.06      11.2     202.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354156.1      0.06      11.2     202.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354164.4      0.06      11.2     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:04  354172.6      0.06      11.1     202.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354179.3      0.06      11.1     202.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354185.9      0.06      11.1     202.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354190.4      0.06      11.0     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354195.0      0.06      11.0     202.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354196.3      0.06      11.0     202.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354201.6      0.06      11.0     202.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354209.1      0.06      10.9     202.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354212.0      0.06      10.9     202.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354216.5      0.06      10.8     202.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354222.9      0.06      10.8     202.2 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:04:05  354227.4      0.06      10.8     202.2 path/path/path/genblk1.add_in_reg[31]/D
    0:04:05  354234.9      0.06      10.8     202.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354237.5      0.06      10.8     202.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:05  354240.2      0.06      10.8     202.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:06  354244.7      0.06      10.7     202.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:06  354255.6      0.06      10.6     202.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  354262.8      0.06      10.5     202.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:06  354266.8      0.06      10.4     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:06  354270.2      0.06      10.4     202.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:06  354276.6      0.06      10.4     202.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:06  354285.1      0.06      10.2     202.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  354289.1      0.06      10.2     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:06  354296.6      0.06      10.0     202.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:06  354301.9      0.06       9.9     202.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  354306.7      0.06       9.9     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:06  354306.9      0.06       9.9     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:06  354308.5      0.06       9.8     202.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354310.4      0.06       9.8     202.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354316.0      0.06       9.8     202.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354318.4      0.06       9.8     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354323.4      0.06       9.8     202.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354328.5      0.06       9.7     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354331.4      0.06       9.7     202.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354334.9      0.06       9.7     202.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354339.1      0.06       9.7     202.2 path/path/path/genblk1.add_in_reg[31]/D
    0:04:07  354342.3      0.06       9.7     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354346.6      0.06       9.7     202.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:07  354349.8      0.06       9.7     202.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354353.0      0.06       9.7     202.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354356.9      0.06       9.7     202.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354359.9      0.06       9.6     202.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354360.7      0.06       9.6     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354362.3      0.06       9.6     202.2 path/path/path/genblk1.add_in_reg[31]/D
    0:04:08  354366.8      0.06       9.6     202.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354371.8      0.06       9.5     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354379.3      0.06       9.5     202.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354383.8      0.06       9.5     202.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354384.9      0.06       9.5     202.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354387.8      0.06       9.4     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354388.9      0.06       9.4     202.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354390.7      0.06       9.4     202.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354394.5      0.06       9.4     202.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354393.9      0.06       9.4     202.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354400.6      0.06       9.3     202.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354403.5      0.06       9.3     202.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354405.6      0.06       9.3     202.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354410.9      0.06       9.3     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354415.7      0.06       9.3     202.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354417.3      0.06       9.3     202.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354420.8      0.06       9.2     202.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354424.0      0.05       9.2     202.2 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354426.9      0.05       9.2     202.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354436.5      0.05       9.2     202.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354440.7      0.05       9.1     202.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354454.8      0.05       9.1     226.4 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354457.8      0.05       9.0     226.4 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354464.1      0.05       9.0     226.4 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354467.9      0.05       9.0     226.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354473.2      0.05       9.0     226.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  354479.3      0.05       8.9     226.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354483.6      0.05       8.9     226.4 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354487.0      0.05       8.9     226.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354492.9      0.05       8.9     226.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354503.5      0.05       8.8     226.4 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354507.2      0.05       8.8     226.4 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354507.8      0.05       8.8     226.4 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354514.2      0.05       8.8     226.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354517.9      0.05       8.8     226.4 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354523.2      0.05       8.8     226.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354526.9      0.05       8.7     226.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354535.4      0.05       8.6     226.4 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354541.6      0.05       8.6     226.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354542.6      0.05       8.5     226.4 path/path/path/genblk1.add_in_reg[31]/D
    0:04:10  354551.7      0.05       8.5     226.4 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:10  354554.3      0.05       8.5     226.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354558.8      0.05       8.5     226.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354562.8      0.05       8.5     226.4 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354569.5      0.05       8.5     226.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354574.8      0.05       8.4     226.4 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354579.9      0.05       8.4     226.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354580.4      0.05       8.4     226.4 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:11  354583.8      0.05       8.4     226.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354584.4      0.05       8.4     226.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354588.1      0.05       8.4     226.4 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354591.0      0.05       8.4     226.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354595.8      0.05       8.4     226.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354597.9      0.05       8.3     226.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354607.0      0.05       8.3     226.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354611.5      0.05       8.2     226.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354615.5      0.05       8.2     226.4 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354621.1      0.05       8.2     226.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354625.1      0.05       8.2     226.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354627.5      0.05       8.2     226.4 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354630.9      0.05       8.1     226.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354633.1      0.05       8.1     226.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354637.6      0.05       8.0     226.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354640.8      0.05       8.0     226.4 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:12  354641.0      0.05       8.0     226.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354644.8      0.05       7.9     226.4 path/path/path/genblk1.add_in_reg[31]/D
    0:04:12  354647.4      0.05       7.9     226.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354651.1      0.05       7.8     226.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354651.4      0.05       7.8     226.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354654.6      0.05       7.7     226.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354658.1      0.05       7.7     226.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354660.7      0.05       7.7     226.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354662.8      0.05       7.7     226.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354662.3      0.05       7.7     226.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354663.1      0.05       7.7     226.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354664.4      0.05       7.7     226.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354667.4      0.05       7.6     226.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354672.2      0.05       7.6     226.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354673.5      0.05       7.5     226.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354676.7      0.05       7.5     226.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354678.0      0.05       7.5     226.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354680.1      0.05       7.5     226.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354683.6      0.05       7.5     226.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354689.2      0.05       7.5     226.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354692.9      0.05       7.5     226.4 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:13  354694.5      0.05       7.4     226.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354696.6      0.05       7.4     226.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354699.6      0.05       7.4     226.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354701.2      0.05       7.4     226.4 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354702.0      0.05       7.4     226.4 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354704.9      0.05       7.4     226.4 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:14  354710.5      0.05       7.3     226.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354715.0      0.05       7.3     226.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354720.0      0.05       7.3     226.4 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354723.0      0.05       7.3     226.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354727.5      0.05       7.3     226.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354733.9      0.05       7.2     226.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354743.4      0.05       7.2     250.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354742.6      0.05       7.2     250.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354745.0      0.04       7.1     250.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354749.0      0.04       7.1     250.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354753.8      0.04       7.1     250.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354760.2      0.04       7.0     250.6 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354763.1      0.04       7.0     250.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354763.7      0.04       6.9     250.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354764.2      0.04       6.8     250.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354764.7      0.04       6.8     250.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354766.6      0.04       6.8     250.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354772.4      0.04       6.7     250.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354774.3      0.04       6.7     250.6 path/genblk1[17].path/path/genblk1.add_in_reg[24]/D
    0:04:15  354778.3      0.04       6.7     250.6 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354786.5      0.04       6.7     250.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354792.4      0.04       6.7     250.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354796.6      0.04       6.7     250.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354799.0      0.04       6.7     250.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354803.3      0.04       6.7     250.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354809.1      0.04       6.6     250.6 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354814.7      0.04       6.6     250.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354819.8      0.04       6.5     250.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354824.6      0.04       6.5     250.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354828.3      0.04       6.5     250.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354831.8      0.04       6.5     250.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354837.1      0.04       6.5     250.6 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354841.6      0.04       6.5     250.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354844.0      0.04       6.4     250.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354848.0      0.04       6.4     250.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354854.6      0.04       6.4     250.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354857.3      0.04       6.4     250.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354861.3      0.04       6.4     250.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354869.0      0.04       6.4     250.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354870.6      0.04       6.3     250.6 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354873.3      0.04       6.3     250.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354876.4      0.04       6.3     250.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354877.5      0.04       6.3     250.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354880.2      0.04       6.3     250.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354882.6      0.04       6.2     250.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354890.3      0.04       6.2     250.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354893.2      0.04       6.2     250.6 path/path/path/genblk1.add_in_reg[31]/D
    0:04:17  354896.7      0.04       6.2     250.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354899.6      0.04       6.2     250.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354902.5      0.04       6.2     250.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354903.0      0.04       6.2     250.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354905.2      0.04       6.1     250.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354911.6      0.04       6.1     250.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354914.5      0.04       6.1     250.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354915.5      0.04       6.1     250.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354919.0      0.04       6.0     250.6                          
    0:04:19  354899.1      0.04       6.0     250.6                          
    0:04:19  354900.7      0.04       6.0     250.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:19  354900.7      0.04       6.0     250.6                          
    0:04:20  354814.5      0.04       6.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354817.4      0.04       6.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[24]/D
    0:04:20  354816.9      0.04       6.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354822.2      0.04       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354830.7      0.04       6.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354829.6      0.04       6.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354830.7      0.04       5.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354832.3      0.04       5.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354837.3      0.04       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354840.5      0.04       5.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354843.7      0.04       5.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354847.5      0.04       5.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354851.2      0.04       5.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354853.3      0.04       5.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354853.8      0.04       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354861.3      0.04       5.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354863.9      0.04       5.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354865.8      0.04       5.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354867.7      0.04       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354868.5      0.04       5.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354873.8      0.04       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354879.9      0.04       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354886.6      0.04       5.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354890.3      0.04       5.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354894.8      0.04       5.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354900.1      0.04       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354901.7      0.04       5.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354908.4      0.04       5.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:22  354913.7      0.04       5.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:22  354919.3      0.04       5.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354924.3      0.04       5.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354925.9      0.04       5.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354929.6      0.04       5.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:22  354935.5      0.04       5.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354935.5      0.04       5.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354935.5      0.04       5.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354940.8      0.04       5.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354941.6      0.04       5.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:22  354942.9      0.04       5.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354948.3      0.04       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354952.8      0.04       5.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354958.1      0.04       5.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354962.1      0.04       5.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354964.8      0.04       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354968.2      0.04       5.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354969.5      0.04       5.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354972.7      0.04       5.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354976.2      0.04       5.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  354976.7      0.04       5.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354978.9      0.04       5.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  354982.3      0.04       5.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354982.3      0.04       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354984.2      0.04       5.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354989.8      0.04       5.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354994.8      0.04       5.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354997.2      0.04       5.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354999.9      0.04       5.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355000.9      0.04       5.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355003.6      0.04       5.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:24  355005.7      0.04       5.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355015.8      0.04       5.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355019.0      0.04       5.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355023.8      0.04       5.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355026.5      0.04       5.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355032.6      0.04       5.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355039.0      0.04       5.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355044.0      0.04       5.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  355060.5      0.04       5.0      19.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  355062.9      0.04       5.0      19.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  355074.4      0.04       5.0      37.9 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:24  355075.4      0.04       5.0      37.9 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355076.7      0.04       5.0      37.9 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355074.1      0.04       5.0      19.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355076.7      0.04       5.0      19.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355079.4      0.04       5.0      19.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355089.8      0.04       4.9      19.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355091.9      0.04       4.9      19.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355095.1      0.04       4.9      19.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355100.4      0.04       4.9      19.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  355109.7      0.04       4.9      19.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355113.7      0.04       4.8      19.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355117.7      0.03       4.8      19.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355119.8      0.03       4.8      19.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355123.3      0.03       4.8      19.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:25  355127.3      0.03       4.8      19.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  355132.1      0.03       4.7      19.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  355138.7      0.03       4.7      19.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355140.1      0.03       4.7      19.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355144.0      0.03       4.6      19.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355147.5      0.03       4.6      19.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355150.7      0.03       4.6      19.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355154.9      0.03       4.6      19.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355156.5      0.03       4.6      19.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355162.1      0.03       4.6      19.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355164.8      0.03       4.6      19.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355168.8      0.03       4.5      19.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355178.6      0.03       4.4      19.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355183.1      0.03       4.4      19.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355186.3      0.03       4.4      19.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355189.5      0.03       4.4      19.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355191.9      0.03       4.3      19.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355192.5      0.03       4.3      19.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355192.2      0.03       4.3      19.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355195.4      0.03       4.3      19.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355202.3      0.03       4.3      19.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355203.1      0.03       4.3      19.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355205.5      0.03       4.3      19.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355208.9      0.03       4.3      19.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355219.1      0.03       4.3      19.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355227.8      0.03       4.3      19.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355223.0      0.03       4.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/net242785
    0:04:28  355223.3      0.03       4.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355227.3      0.03       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355230.2      0.03       4.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355234.5      0.03       4.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355236.1      0.03       4.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355239.0      0.03       4.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355241.7      0.03       4.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355246.7      0.03       4.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355253.1      0.03       4.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355256.6      0.03       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355256.8      0.03       4.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355259.2      0.03       4.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:29  355266.9      0.03       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355268.5      0.03       4.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355276.0      0.03       4.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355280.5      0.03       4.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355282.9      0.03       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355283.7      0.03       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355287.2      0.03       4.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355291.7      0.03       4.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355295.7      0.03       4.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355299.4      0.03       4.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355303.9      0.03       4.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355309.0      0.03       4.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355311.4      0.03       4.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355314.8      0.03       4.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355319.9      0.03       4.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:30  355323.3      0.03       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355331.6      0.03       4.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:30  355334.2      0.03       4.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355339.0      0.03       4.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355343.5      0.03       3.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355349.7      0.03       3.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355353.4      0.03       3.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:30  355357.9      0.03       3.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355359.8      0.03       3.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355361.1      0.03       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355364.3      0.03       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355369.1      0.03       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355370.4      0.03       3.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355373.3      0.03       3.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355375.7      0.03       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355377.3      0.03       3.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355379.2      0.03       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355383.2      0.03       3.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355385.3      0.03       3.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  355389.6      0.03       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355392.2      0.03       3.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:31  355395.1      0.03       3.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355400.5      0.03       3.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355403.4      0.03       3.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355407.6      0.03       3.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355409.2      0.03       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355412.2      0.03       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355415.4      0.03       3.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355417.2      0.03       3.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355421.2      0.03       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355424.4      0.03       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355427.1      0.03       3.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  355427.6      0.03       3.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  355428.9      0.03       3.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355433.7      0.03       3.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355435.3      0.03       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:32  355439.0      0.03       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355436.9      0.03       3.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355440.4      0.03       3.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355441.4      0.03       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355444.6      0.03       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355447.0      0.03       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355451.5      0.03       3.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  355451.5      0.03       3.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355456.1      0.03       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355460.3      0.03       3.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355463.5      0.03       3.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355465.6      0.03       3.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355465.1      0.03       3.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355466.7      0.03       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355471.5      0.03       3.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:33  355472.8      0.03       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:34  355472.8      0.03       3.2       0.0                          
    0:04:35  355472.8      0.03       3.2       0.0                          
    0:04:43  354542.6      0.03       3.2       0.0                          
    0:04:46  354457.0      0.03       3.2       0.0                          
    0:04:50  354403.0      0.03       3.2       0.0                          
    0:04:50  354385.4      0.03       3.2       0.0                          
    0:04:51  354373.2      0.03       3.2       0.0                          
    0:04:51  354373.2      0.03       3.2       0.0                          
    0:04:52  354389.4      0.03       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354397.6      0.03       3.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  354399.0      0.03       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354399.8      0.03       3.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354403.2      0.03       3.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354405.1      0.03       3.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354408.3      0.03       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354411.5      0.03       3.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354416.8      0.03       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354420.5      0.03       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354421.9      0.03       3.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354425.3      0.03       3.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354434.6      0.03       3.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354437.5      0.03       3.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:53  354438.3      0.03       3.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354438.3      0.03       3.0       0.0                          
    0:04:55  354252.1      0.03       3.4       0.0                          
    0:04:55  354229.5      0.03       3.4       0.0                          
    0:04:55  354229.5      0.03       3.4       0.0                          
    0:04:55  354229.5      0.03       3.4       0.0                          
    0:04:56  354229.5      0.03       3.4       0.0                          
    0:04:56  354229.5      0.03       3.4       0.0                          
    0:04:56  354229.5      0.03       3.4       0.0                          
    0:04:56  354237.0      0.03       3.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354247.6      0.03       3.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354251.3      0.03       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354252.9      0.03       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354258.5      0.03       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354265.2      0.03       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354268.9      0.03       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354272.9      0.03       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354279.0      0.03       3.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354283.5      0.03       3.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  354286.2      0.03       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354296.8      0.03       2.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  354299.2      0.03       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354299.8      0.03       2.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354304.5      0.03       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354304.5      0.03       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354308.5      0.03       2.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354313.1      0.03       2.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354314.7      0.03       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:57  354316.0      0.03       2.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354319.7      0.03       2.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354322.9      0.03       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354328.8      0.03       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354331.1      0.03       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354334.3      0.03       2.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354336.2      0.03       2.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354338.9      0.03       2.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354340.2      0.03       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354351.1      0.03       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354353.0      0.03       2.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354360.7      0.03       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354363.6      0.03       2.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354366.8      0.03       2.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:58  354369.5      0.02       2.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:59  354374.2      0.02       2.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354377.4      0.02       2.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354381.7      0.02       2.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354383.5      0.02       2.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354387.8      0.02       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354392.6      0.02       2.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354395.3      0.02       2.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354397.4      0.02       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354399.0      0.02       2.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354401.4      0.02       2.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354404.3      0.02       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354406.2      0.02       2.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:59  354409.9      0.02       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:00  354409.9      0.02       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:00  354410.7      0.02       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:00  354413.3      0.02       2.5       0.0                          
    0:05:10  354382.5      0.02       2.5       0.0                          
    0:05:10  354355.6      0.02       2.5       0.0                          
    0:05:10  354322.9      0.02       2.5       0.0                          
    0:05:11  354277.9      0.02       2.5       0.0                          
    0:05:11  354233.3      0.02       2.5       0.0                          
    0:05:11  354200.5      0.02       2.6       0.0                          
    0:05:11  354167.3      0.02       2.5       0.0                          
    0:05:12  354120.7      0.02       2.5       0.0                          
    0:05:12  354090.4      0.02       2.5       0.0                          
    0:05:12  354062.5      0.02       2.5       0.0                          
    0:05:13  354018.6      0.02       2.5       0.0                          
    0:05:13  353977.6      0.02       2.5       0.0                          
    0:05:13  353947.6      0.02       2.5       0.0                          
    0:05:14  353897.8      0.02       2.5       0.0                          
    0:05:14  353851.0      0.02       2.5       0.0                          
    0:05:14  353819.6      0.02       2.5       0.0                          
    0:05:15  353764.6      0.02       2.5       0.0                          
    0:05:15  353653.6      0.02       2.5       0.0                          
    0:05:15  353542.7      0.02       2.5       0.0                          
    0:05:16  353431.8      0.02       2.5       0.0                          
    0:05:16  353320.9      0.02       2.5       0.0                          
    0:05:17  353210.0      0.02       2.5       0.0                          
    0:05:17  353099.0      0.02       2.5       0.0                          
    0:05:18  352988.1      0.02       2.5       0.0                          
    0:05:18  352876.4      0.02       2.5       0.0                          
    0:05:19  352803.0      0.02       2.5       0.0                          
    0:05:19  352704.8      0.02       2.5       0.0                          
    0:05:20  352594.7      0.02       2.5       0.0                          
    0:05:20  352483.0      0.02       2.5       0.0                          
    0:05:21  352372.9      0.02       2.5       0.0                          
    0:05:21  352261.1      0.02       2.5       0.0                          
    0:05:22  352150.2      0.02       2.5       0.0                          
    0:05:22  352094.1      0.02       2.5       0.0                          
    0:05:22  352003.1      0.02       2.5       0.0                          
    0:05:23  351963.2      0.02       2.5       0.0                          
    0:05:23  351919.6      0.02       2.5       0.0                          
    0:05:23  351887.7      0.02       2.5       0.0                          
    0:05:23  351838.7      0.02       2.5       0.0                          
    0:05:24  351762.4      0.02       2.5       0.0                          
    0:05:24  351668.2      0.02       2.5       0.0                          
    0:05:25  351590.0      0.02       2.5       0.0                          
    0:05:26  351499.0      0.02       2.5       0.0                          
    0:05:26  351404.9      0.02       2.5       0.0                          
    0:05:27  351326.7      0.02       2.5       0.0                          
    0:05:28  351235.7      0.02       2.5       0.0                          
    0:05:28  351141.5      0.02       2.5       0.0                          
    0:05:29  351063.3      0.02       2.5       0.0                          
    0:05:29  350978.2      0.02       2.6       0.0                          
    0:05:29  350965.4      0.02       2.6       0.0                          
    0:05:29  350947.9      0.02       2.6       0.0                          
    0:05:30  350944.7      0.02       2.6       0.0                          
    0:05:31  350922.6      0.02       2.6       0.0                          
    0:05:31  350921.3      0.02       2.6       0.0                          
    0:05:32  350920.8      0.02       2.6       0.0                          
    0:05:32  350918.1      0.02       2.6       0.0                          
    0:05:33  350917.3      0.02       2.6       0.0                          
    0:05:33  350914.4      0.02       2.6       0.0                          
    0:05:33  350912.2      0.02       2.6       0.0                          
    0:05:34  350911.2      0.02       2.6       0.0                          
    0:05:34  350908.8      0.02       2.6       0.0                          
    0:05:38  350907.2      0.02       2.6       0.0                          
    0:05:41  350905.6      0.02       2.6       0.0                          
    0:05:41  350904.0      0.02       2.6       0.0                          
    0:05:41  350900.0      0.02       2.6       0.0                          
    0:05:41  350894.2      0.02       2.6       0.0                          
    0:05:42  350893.4      0.02       2.6       0.0                          
    0:05:43  350841.8      0.04       2.8       0.0                          
    0:05:43  350841.0      0.04       2.8       0.0                          
    0:05:43  350841.0      0.04       2.8       0.0                          
    0:05:43  350841.0      0.04       2.8       0.0                          
    0:05:44  350841.0      0.04       2.8       0.0                          
    0:05:44  350841.0      0.04       2.8       0.0                          
    0:05:44  350841.0      0.04       2.8       0.0                          
    0:05:44  350845.5      0.03       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:44  350865.4      0.03       2.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:05:44  350872.6      0.03       2.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:44  350878.7      0.03       2.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:44  350878.7      0.03       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350880.1      0.03       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350883.0      0.02       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350886.2      0.02       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350890.2      0.02       2.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350892.6      0.02       2.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350893.6      0.02       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350898.9      0.02       2.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350900.3      0.02       2.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350901.6      0.02       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350909.3      0.02       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350909.6      0.02       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350911.7      0.02       2.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:45  350913.0      0.02       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:46  350916.8      0.02       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:46  350922.9      0.02       2.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:46  350925.0      0.02       2.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:46  350927.7      0.02       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:46  350934.6      0.02       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:46  350935.4      0.02       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:46  350935.4      0.02       2.3       0.0                          
    0:05:46  350936.7      0.02       2.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:46  350939.6      0.02       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:46  350939.6      0.02       2.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350941.2      0.02       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350943.4      0.02       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350945.8      0.02       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350947.9      0.02       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350953.2      0.02       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350958.3      0.02       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350960.7      0.02       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350968.4      0.02       2.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350974.2      0.02       2.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350977.4      0.02       2.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350981.4      0.02       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350988.3      0.02       2.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:47  350990.5      0.02       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:48  350996.3      0.02       2.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:48  350997.9      0.02       2.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:49  350998.4      0.02       2.2       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1578 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 01:51:17 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             162109.444903
Buf/Inv area:                     8559.081968
Noncombinational area:          188888.987421
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                350998.432324
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 01:51:32 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 151.2218 mW   (89%)
  Net Switching Power  =  18.6663 mW   (11%)
                         ---------
Total Dynamic Power    = 169.8880 mW  (100%)

Cell Leakage Power     =   7.2722 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.4357e+05        1.8425e+03        3.2075e+06        1.4862e+05  (  83.89%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  7.6505e+03        1.6824e+04        4.0648e+06        2.8537e+04  (  16.11%)
--------------------------------------------------------------------------------------------------
Total          1.5122e+05 uW     1.8666e+04 uW     7.2722e+06 nW     1.7716e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 01:51:33 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[22].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[22].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[22].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[22].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[22].path/Mat_a_Mem/Mem/U649/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[22].path/Mat_a_Mem/Mem/data_out[10] (memory_b16_SIZE32_LOGSIZE5_20)
                                                          0.00       0.23 f
  path/genblk1[22].path/Mat_a_Mem/data_out[10] (seqMemory_b16_SIZE32_20)
                                                          0.00       0.23 f
  path/genblk1[22].path/path/in0[10] (mac_b16_g1_10)      0.00       0.23 f
  path/genblk1[22].path/path/mult_21/a[10] (mac_b16_g1_10_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[22].path/path/mult_21/U1220/ZN (XNOR2_X1)
                                                          0.06       0.29 r
  path/genblk1[22].path/path/mult_21/U900/ZN (NAND2_X1)
                                                          0.04       0.33 f
  path/genblk1[22].path/path/mult_21/U824/Z (BUF_X1)      0.05       0.38 f
  path/genblk1[22].path/path/mult_21/U1389/ZN (OAI22_X1)
                                                          0.05       0.43 r
  path/genblk1[22].path/path/mult_21/U333/S (FA_X1)       0.12       0.55 f
  path/genblk1[22].path/path/mult_21/U331/CO (FA_X1)      0.10       0.65 f
  path/genblk1[22].path/path/mult_21/U323/S (FA_X1)       0.13       0.79 r
  path/genblk1[22].path/path/mult_21/U322/S (FA_X1)       0.11       0.90 f
  path/genblk1[22].path/path/mult_21/U1023/ZN (NAND2_X1)
                                                          0.04       0.94 r
  path/genblk1[22].path/path/mult_21/U1326/ZN (OAI21_X1)
                                                          0.03       0.97 f
  path/genblk1[22].path/path/mult_21/U1233/ZN (AOI21_X1)
                                                          0.05       1.02 r
  path/genblk1[22].path/path/mult_21/U1251/ZN (OAI21_X1)
                                                          0.04       1.06 f
  path/genblk1[22].path/path/mult_21/U1300/ZN (AOI21_X1)
                                                          0.05       1.11 r
  path/genblk1[22].path/path/mult_21/U1438/ZN (OAI21_X1)
                                                          0.04       1.15 f
  path/genblk1[22].path/path/mult_21/U952/ZN (NAND2_X1)
                                                          0.04       1.19 r
  path/genblk1[22].path/path/mult_21/U940/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[22].path/path/mult_21/U964/ZN (NAND2_X1)
                                                          0.03       1.26 r
  path/genblk1[22].path/path/mult_21/U957/ZN (NAND3_X1)
                                                          0.04       1.30 f
  path/genblk1[22].path/path/mult_21/U968/ZN (NAND2_X1)
                                                          0.03       1.33 r
  path/genblk1[22].path/path/mult_21/U935/ZN (AND3_X1)
                                                          0.05       1.38 r
  path/genblk1[22].path/path/mult_21/product[31] (mac_b16_g1_10_DW_mult_tc_1)
                                                          0.00       1.38 r
  path/genblk1[22].path/path/genblk1.add_in_reg[31]/D (DFF_X1)
                                                          0.01       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   1.40       1.40
  clock network delay (ideal)                             0.00       1.40
  path/genblk1[22].path/path/genblk1.add_in_reg[31]/CK (DFF_X1)
                                                          0.00       1.40 r
  library setup time                                     -0.03       1.37
  data required time                                                 1.37
  --------------------------------------------------------------------------
  data required time                                                 1.37
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
