Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Aug 26 15:43:09 2024
| Host         : max running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_methodology -file interpolator_methodology_drc_routed.rpt -pb interpolator_methodology_drc_routed.pb -rpx interpolator_methodology_drc_routed.rpx
| Design       : interpolator
| Device       : xc7a200tifbg676-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 90
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                       | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                        | 53         |
| TIMING-18 | Warning  | Missing input or output delay                      | 33         |
| TIMING-20 | Warning  | Non-clocked latch                                  | 1          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CONVERTER_CNT_DISPLAY/wr_en_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) wr_en_reg/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__0/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__1/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__10/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__11/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__12/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__13/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__14/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__15/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__16/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__17/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__2/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__3/CLR (the first 15 of 51 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ccd_clocks/inst/clk_in1 is defined downstream of clock clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__10/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__11/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__12/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__13/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__14/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__15/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__16/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__17/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__3/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__4/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__5/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__6/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__7/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__8/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]_rep__9/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__10/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__11/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__12/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__13/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__14/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__15/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__16/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__17/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__18/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__19/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__20/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__21/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__22/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__23/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__24/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__25/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__26/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__3/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__4/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__5/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__6/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__7/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__8/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]_rep__9/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin REG_FILE_CNT/t_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin REG_FILE_CNT/t_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin REG_FILE_CNT/t_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on D_IN[0] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on D_IN[1] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on D_IN[2] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on D_IN[3] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on D_IN[4] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on D_IN[5] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on D_IN[6] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on D_IN[7] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on EN relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on D_OUT[0] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on D_OUT[10] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on D_OUT[11] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on D_OUT[12] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on D_OUT[13] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on D_OUT[14] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on D_OUT[15] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on D_OUT[16] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on D_OUT[17] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on D_OUT[18] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on D_OUT[19] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on D_OUT[1] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on D_OUT[20] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on D_OUT[21] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on D_OUT[22] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on D_OUT[23] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on D_OUT[2] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on D_OUT[3] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on D_OUT[4] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on D_OUT[5] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on D_OUT[6] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on D_OUT[7] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on D_OUT[8] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on D_OUT[9] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch wr_en_reg cannot be properly analyzed as its control pin wr_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock ccd_clocks/inst/clk_in1 is created on an inappropriate internal pin ccd_clocks/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


