Module sosanh4bit(A,B,(A=B),(A>B),(A<B));
Input [3:0] A,B;
Output (A=B),(A>B),(A<B);
Reg (A=B),(A>B),(A<B);
Always @ (*)
Begin
If(A = B)
begin
(A=B) = 1’b1;
(A>B) = 1’b0;
(A<B) = 1’b0;
end
Else if(A > B)
begin
(A=B) = 1’b0;
(A>B) = 1’b1;
(A<B) = 1’b0;
end
Else if(A < B)
begin
(A=B) = 1’b0;
(A>B) = 1’b0;
(A<B) = 1’b1;
End
End
endmodule
