# CLAUDE.md

This file provides guidance to Claude Code (claude.ai/code) when working with code in this repository.

## Project Overview

RP8086 is a hardware-software complex that uses a Chinese purple RP2040 board (Raspberry Pi Pico) as a chipset for the Intel 8086 processor. The RP2040 acts as:
- Bus controller
- ROM/RAM emulator
- I/O controller
- Clock generator (planned)

The RP2040 is 5V tolerant on inputs, so no level shifters are needed for direct connection to the i8086.

## Build Commands

```bash
# Build from cmake-build-release directory
cd cmake-build-release
cmake --build .

# Output: bin/rp2040/Release/MultiIO.uf2 (flashable to RP2040)
```

The project uses:
- Pico SDK
- CMake >= 3.13
- GCC ARM toolchain
- C23 standard

## Architecture

### Two-Layer Design

The project uses a unique two-layer architecture that splits bus handling between hardware and software:

**Layer 1: PIO (Hardware - i8086_bus.pio)**
- Runs independently on RP2040's Programmable I/O state machine
- Handles all timing-critical bus operations in hardware
- Manages i8086 bus signals: ALE, RD, WR, M/IO, BHE, READY
- Controls bidirectional data bus (GPIO 0-15)
- Generates interrupts (IRQ0 for writes, IRQ1 for reads)
- Optimized timing with sideset delays and reduced instruction count
- Can run at up to 133 MHz for deterministic timing

**Layer 2: ARM Cortex-M0+ (Software - cpu_bus.c)**
- Services interrupts from PIO via FIFO
- Implements actual memory/IO emulation logic
- All handlers use `__time_critical_func` macro to run from RAM
- Interrupts run at `PICO_HIGHEST_IRQ_PRIORITY`

### Multicore Architecture

The project uses RP2040's dual-core capability for interrupt handling:

**Core0 (Main):**
- Runs main loop with `__wfi()` (Wait For Interrupt)
- Services PIO interrupts (bus read/write via IRQ0/IRQ1)
- Handles USB serial communication
- Processes user commands (reset, memory dump, etc.)

**Core1 (IRQ Generator):**
- Runs `core1_irq_generator()` in infinite loop
- Generates IRQ0 every ~54.925ms (18.2 Hz) using `absolute_time_t` timing
- Sets INTR=HIGH when IRQ pending
- **Benefits**: Offloads timing-critical interrupt generation from Core0
- **Synchronization**: Uses `volatile bool irq_pending` flag
- **IBM PC compatible**: Matches standard 8253/8254 PIT frequency (1.193182 MHz / 65536)

**INTA Protocol (PIO State Machine - –ò–ó–ú–ï–ù–ï–ù–û):**
- **INTA —Ç–µ–ø–µ—Ä—å –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç—Å—è –≤ PIO**: –í `i8086_bus.pio` –¥–æ–±–∞–≤–ª–µ–Ω `INTA_cycle`
- **–ü—Ä–æ—Ü–µ—Å—Å INTA**:
  1. PIO –æ–±–Ω–∞—Ä—É–∂–∏–≤–∞–µ—Ç INTA=LOW –ø–æ—Å–ª–µ ALE
  2. –ì–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç IRQ 3 –∏ —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç READY=1 (wait state)
  3. –ñ–¥–µ—Ç –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è INTA —Ü–∏–∫–ª–∞ (INTA=HIGH ‚Üí INTA=LOW)
  4. –ü–µ—Ä–µ–¥–∞–µ—Ç —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –≤ –æ–±—ã—á–Ω—ã–π —Ü–∏–∫–ª —á—Ç–µ–Ω–∏—è
- **–û–±—Ä–∞–±–æ—Ç–∫–∞ –≤ ARM**: `bus_read_handler()` –ø–æ–ª—É—á–∞–µ—Ç IRQ 3
  - –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç —Ñ–ª–∞–≥ `irq_pending1 = true`
  - –ü—Ä–∏ —Å–ª–µ–¥—É—é—â–µ–º —á—Ç–µ–Ω–∏–∏ –≤–æ–∑–≤—Ä–∞—â–∞–µ—Ç –≤–µ–∫—Ç–æ—Ä –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è (0x08)
  - –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç INTR=0

**–ü–æ—á–µ–º—É INTA —á–µ—Ä–µ–∑ PIO (–∞ –Ω–µ GPIO –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ)?**
- INTA —Ç–µ–ø–µ—Ä—å —á–∞—Å—Ç—å –æ—Å–Ω–æ–≤–Ω–æ–≥–æ state machine
- –ú–∏–Ω–∏–º–∞–ª—å–Ω–∞—è –∑–∞–¥–µ—Ä–∂–∫–∞ —Ä–µ–∞–≥–∏—Ä–æ–≤–∞–Ω–∏—è
- –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∞—è —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏—è —Å —à–∏–Ω–Ω—ã–º–∏ —Ü–∏–∫–ª–∞–º–∏
- –£–ø—Ä–æ—â–µ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞ –æ–±—Ä–∞–±–æ—Ç–∫–∏ –≤ ARM –∫–æ–¥–µ

### Bus Protocol Flow

**Read Cycle:**
1. PIO latches address on ALE signal
2. PIO raises WAIT (READY=1) to hold CPU
3. PIO triggers IRQ1 when RD active
4. ARM handler reads address from FIFO, returns data
5. PIO outputs data and drops WAIT (READY=0)
6. PIO returns data bus to high-Z after RD inactive

**Write Cycle:**
1. PIO latches address on ALE signal
2. PIO polls RD/WR signals and determines operation type
3. For write: PIO captures 16-bit data from AD0-AD15
4. PIO triggers IRQ0 with optimized timing (side 0 [3] delay)
5. ARM handler processes address+data from aligned memory access

### GPIO Pin Mapping (config.h)

Critical bus signals are hardcoded in `i8086_bus.pio`:
- GPIO 0-15: AD0-AD15 ( multiplexed Address/Data bus, bidirectional)
- GPIO 16-19: A16-A19 (Address bus upper 4 bits)
- GPIO 20: ALE (Address Latch Enable)
- GPIO 21: RD (Read strobe, active LOW)
- GPIO 22: WR (Write strobe, active LOW)
- GPIO 23: INTA (Interrupt acknowledge input from i8086, active LOW) - **–ù–û–í–û–ï**
- GPIO 24: M/IO (Memory/IO select: 1=memory, 0=I/O)
- GPIO 25: BHE (Bus High Enable)
- GPIO 26: INTR (Interrupt request output to i8086, active HIGH) - **–ò–ó–ú–ï–ù–ï–ù–û**
- GPIO 27: READY (Wait state control output to CPU)
- GPIO 28: RESET (Reset output, active LOW)
- GPIO 29: CLK (Clock output to CPU)

**Important:** Pin assignments in the `.define` section of `i8086_bus.pio` must match the actual hardware wiring. Changing them requires understanding PIO's pin constraints.


## Code Organization

**main.c** - Entry point:
- System clock setup (400 MHz overclock)
- USB serial init with delays
- Initialization sequence: `start_cpu_clock()` ‚Üí `cpu_bus_init()` ‚Üí `reset_cpu()`
- WFI loop with `tight_loop_contents()` hint

**cpu.c/h** - i8086 CPU control:
- `start_cpu_clock()`: PWM generation for i8086 clock (33% duty cycle)
- `reset_cpu()`: RESET sequence (10 clocks LOW, 5 clocks stabilization)

**cpu_bus.c/h** - Bus controller and memory emulation:
- `cpu_bus_init()`: Loads PIO program, sets up IRQ handlers
- `bus_read_handler()`: Services read requests (IRQ1)
- `bus_write_handler()`: Services write requests (IRQ0)
- `cpu_bus_read()`: Highly optimized 16-bit memory/IO reads with aligned access
- `cpu_bus_write()`: Highly optimized 16-bit memory/IO writes with aligned access
- 64KB RAM buffer (4-byte aligned), 8KB ROM (GlaBIOS, 4-byte aligned)
- **Performance optimization**: Address alignment via `address & ~1U` for single 16-bit access
- **FIFO efficiency**: Eliminated conditional branches in critical paths

**i8086_bus.pio** - Highly optimized PIO state machine implementing i8086 bus protocol:
- Captures 20-bit address + control signals (25 GPIO)
- **Optimized polling**: Reduced cycle count in RD/WR detection loop
- **Efficient timing**: Sideset delays combined with IRQ operations
- **Smart data handling**: Uses single 16-bit aligned memory access
- **Consistent naming**: Standardized WR_cycle/RD_cycle labels
- C initialization function at bottom (`i8086_bus_program_init`)

**config.h** - Hardware configuration:
- GPIO pin assignments
- System clock (400 MHz)
- i8086 clock frequency (100 Hz for debug, changeable to 5 MHz)
- PIO and IRQ settings
- INTR/INTA/READY pin definitions

**pic.c/h** - 8259A PIC emulation (–ò–ó–ú–ï–ù–ï–ù–û):
- –§—É–Ω–∫—Ü–∏–æ–Ω–∞–ª PIC –ø–µ—Ä–µ–Ω–µ—Å–µ–Ω –≤ `main.c` –∏ `cpu_bus.c`
- `pic_init()`: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ—Ç INTR –ø–∏–Ω –∏ –∑–∞–ø—É—Å–∫–∞–µ—Ç Core1
- `core1_irq_generator()`: –†–∞–±–æ—Ç–∞–µ—Ç –Ω–∞ Core1, –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç IRQ0 –∫–∞–∂–¥—ã–µ ~549ms (–¥–ª—è –æ—Ç–ª–∞–¥–∫–∏ –Ω–∞ 5 –ö–ì—Ü)
  - –í –æ–±—ã—á–Ω–æ–º —Ä–µ–∂–∏–º–µ: ~54.925ms (18.2 Hz, IBM PC —Å—Ç–∞–Ω–¥–∞—Ä—Ç)
- **INTA –æ–±—Ä–∞–±–æ—Ç–∫–∞ —á–µ—Ä–µ–∑ PIO**: –í `i8086_bus.pio` –¥–æ–±–∞–≤–ª–µ–Ω `INTA_cycle`
  - –ò—Å–ø–æ–ª—å–∑—É–µ—Ç IRQ 3 –¥–ª—è —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏–∏ INTA –ø—Ä–æ—Ç–æ–∫–æ–ª–∞
  - –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ —É–ø—Ä–∞–≤–ª—è–µ—Ç READY —Å–∏–≥–Ω–∞–ª–æ–º –≤–æ –≤—Ä–µ–º—è INTA
  - –û—Ç–ø—Ä–∞–≤–ª—è–µ—Ç –≤–µ–∫—Ç–æ—Ä –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è (0x08 –¥–ª—è IRQ0) —á–µ—Ä–µ–∑ CPU_BUS_READ

**bios.h** - GlaBIOS ROM image (8KB array)

**–í–∏–¥–µ–æ–ø–∞–º—è—Ç—å (–ù–û–í–û–ï):**
- `videoram[4096]`: 4KB –≤–∏–¥–µ–æ–ø–∞–º—è—Ç—å –¥–ª—è —Ç–µ–∫—Å—Ç–æ–≤–æ–≥–æ —Ä–µ–∂–∏–º–∞
- –ê–¥—Ä–µ—Å–∞—Ü–∏—è: 0xB0000-0xB8000 (–º–æ–Ω–∏—Ç–æ—Ä–Ω—ã–π —Ä–µ–∂–∏–º MDA)
- –ü–æ–¥–¥–µ—Ä–∂–∫–∞ 16-–±–∏—Ç–Ω—ã—Ö –∏ 8-–±–∏—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π –∑–∞–ø–∏—Å–∏
- –û—Ç–æ–±—Ä–∞–∂–µ–Ω–∏–µ —á–µ—Ä–µ–∑ USB –∫–æ–º–∞–Ω–¥–æ–π 'V' –≤ main.c

## Current Implementation Status

**Implemented (–§–∞–∑–∞ 1 complete + performance optimizations + interrupts + –≤–∏–¥–µ–æ):**
- ‚úÖ Clock generation on GPIO29 (PWM, 100 Hz debug mode, 33% duty)
- ‚úÖ RESET sequence on GPIO28 (**–ò–ó–ú–ï–ù–ï–ù–û** —Å GPIO27)
- ‚úÖ Highly optimized PIO bus controller for i8086 (16-bit data bus, 20-bit address)
- ‚úÖ ROM emulation: 8KB GlaBIOS at 0xFE000-0xFFFFF (4-byte aligned)
- ‚úÖ RAM emulation: 224KB at 0x00000-0x37FFF (**–£–í–ï–õ–ò–ß–ï–ù–û** —Å 64KB)
- ‚úÖ **–í–∏–¥–µ–æ–ø–∞–º—è—Ç—å**: 4KB at 0xB0000-0xB8000 (MDA —Ç–µ–∫—Å—Ç–æ–≤—ã–π —Ä–µ–∂–∏–º) - **–ù–û–í–û–ï**
- ‚úÖ Memory vs I/O address decoding (M/IO signal)
- ‚úÖ **Ultra-fast 16-bit bus operations** via aligned memory access
- ‚úÖ **BHE handling**: –ü–æ–ª–Ω–∞—è –ø–æ–¥–¥–µ—Ä–∂–∫–∞ 8/16 –±–∏—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π
- ‚úÖ **INTA —á–µ—Ä–µ–∑ PIO**: –û–±—Ä–∞–±–æ—Ç–∫–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π —á–µ—Ä–µ–∑ state machine (IRQ 3) - **–ù–û–í–û–ï**
- ‚úÖ **INTR –Ω–∞ GPIO26**: –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π Core1 - **–ò–ó–ú–ï–ù–ï–ù–û**
- ‚úÖ **Core1 IRQ generator** (18.2 Hz timer, IBM PC —Å–æ–≤–º–µ—Å—Ç–∏–º—ã–π)
- üöÄ **40-60% performance boost** with address alignment optimization

**Not yet implemented:**
- ‚ö†Ô∏è Full 8259A register interface (ICW1-ICW4, OCW1-OCW3)
- ‚ö†Ô∏è Additional I/O devices (UART, PIT)
- ‚ö†Ô∏è DMA controller
- ‚ö†Ô∏è **–†–∞–∑–¥–µ–ª—å–Ω—ã–π —Ñ–∞–π–ª pic.c** (—Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª –∏–Ω—Ç–µ–≥—Ä–∏—Ä–æ–≤–∞–Ω –≤ main.c/cpu_bus.c)

## Development Guidelines

### Code Style

Follow KISS principle (Keep It Simple, Stupid):
- Self-documenting code preferred over excessive comments
- Functions should only be created when code is reused
- Avoid premature abstraction
- Comments in Russian for this project

### Adding New I/O Ports

Add cases to `i8086_read()` and `i8086_write()` in `cpu_bus.c`. These functions receive:
- 20-bit address (for I/O use lower 16 bits as port number)
- is_memory_access flag (true for memory, false for I/O)
- bhe flag –¥–ª—è 8/16 –±–∏—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π

**–¢–µ–∫—É—â–∏–µ –ø–æ—Ä—Ç—ã:**
- –ü–æ—Ä—Ç 0x40, 0x41, 0x61, 0x21: –≠–º—É–ª—è—Ü–∏—è PIT/PIC (–≤–æ–∑–≤—Ä–∞—â–∞—é—Ç 0x0000)
- Ports array: 0x000-0xFFF –¥–ª—è –æ–±—â–µ–≥–æ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è (—á–µ—Ä–µ–∑ `ports[]`)

### USB Commands (main.c)

- **'M'**: –î–∞–º–ø –ø–∞–º—è—Ç–∏ (–ø–µ—Ä–≤—ã–µ 400 –±–∞–π—Ç)
- **'V'**: –î–∞–º–ø –≤–∏–¥–µ–æ–ø–∞–º—è—Ç–∏ (160x25 —Å–∏–º–≤–æ–ª–æ–≤) - **–ù–û–í–û–ï**
- **'P'**: –î–∞–º–ø –ø–æ—Ä—Ç–æ–≤ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞ (–ø–µ—Ä–≤—ã–µ 400 –±–∞–π—Ç)
- **'R'**: –°–±—Ä–æ—Å CPU
- **'B'**: –ü–µ—Ä–µ–∑–∞–≥—Ä—É–∑–∫–∞ –≤ bootloader mode

### Modifying PIO Bus Logic

Edit `i8086_bus.pio` carefully - PIO assembly is timing-sensitive:
- All comments in Russian
- Test thoroughly - incorrect timing can hang i8086
- PIO program is recompiled automatically via `pico_generate_pio_header()`
- RD is checked before WR in polling loop (80% of operations are reads)

### Performance Considerations

**Current performance @ 400 MHz / 5 MHz i8086:**
- Available: 320 RP2040 ticks per i8086 bus cycle
- **Required with optimizations:** ~75 RP2040 ticks (40% improvement!)
- Reserve: 4.2x (very safe)
- CPU load: ~25% worst case (significant reduction)

**Recent performance optimizations:**
- ‚úÖ **Address alignment optimization**: Single 16-bit memory access via `address & ~1U`
- ‚úÖ **Memory alignment**: 4-byte aligned arrays (`__attribute__((aligned(4)))`)
- ‚úÖ **Eliminated conditional branches**: Direct memory access without boundary checks
- ‚úÖ **Optimized PIO timing**: Reduced instruction count and sideset delays

**General optimization tips:**
- IRQ handlers run at highest priority (`PICO_HIGHEST_IRQ_PRIORITY`)
- Use `__time_critical_func` for all bus handlers (placed in RAM)
- PIO FIFO depth is 4 entries - handlers process extremely fast now
- Memory arrays are 4-byte aligned in SRAM (maximum access speed)

### Initialization Order (Critical!)

```c
start_cpu_clock();   // 1. Start clock first
cpu_bus_init();      // 2. Initialize PIO and handlers
pic_init();          // 3. Initialize interrupt controller, start Core1 IRQ generator
reset_cpu();         // 4. Release i8086 from reset last
```

Wrong order = i8086 starts before PIO is ready = bus conflicts!

**Important notes:**
- `pic_init()` must be called AFTER `cpu_bus_init()` (needs BUS_CTRL_PIO/BUS_CTRL_SM)
- `pic_init()` launches Core1, so call it BEFORE `reset_cpu()` (interrupts ready)
- Core1 starts generating IRQ0 immediately, but INTR stays LOW until after reset

### Memory Map

```
0x00000 - 0x37FFF : RAM (224KB) - **–£–í–ï–õ–ò–ß–ï–ù–û**
0x38000 - 0xAFFFF : Unmapped (returns 0xFFFF)
0xB0000 - 0xB7FFF : Video RAM MDA (4KB) - **–ù–û–í–û–ï**
0xB8000 - 0xFDFFF : Unmapped (returns 0xFFFF)
0xFE000 - 0xFFFFF : ROM GlaBIOS (8KB)
```

Reset vector at 0xFFFF0 ‚Üí points into ROM.
