\hypertarget{struct_c_r_y_p___type_def}{}\section{C\+R\+Y\+P\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_y_p___type_def}\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}


Crypto Processor.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}{D\+O\+UT}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}{D\+M\+A\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}{I\+M\+S\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{R\+I\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}{M\+I\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}{K0\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}{K0\+RR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}{K1\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}{K1\+RR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}{K2\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}{K2\+RR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}{K3\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}{K3\+RR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}{I\+V0\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}{I\+V0\+RR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}{I\+V1\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}{I\+V1\+RR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Crypto Processor. 

Definition at line 945 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

C\+R\+YP control register, Address offset\+: 0x00 

Definition at line 947 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}\label{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!D\+M\+A\+CR@{D\+M\+A\+CR}}
\index{D\+M\+A\+CR@{D\+M\+A\+CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+CR}{DMACR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+CR}

C\+R\+YP D\+MA control register, Address offset\+: 0x10 

Definition at line 951 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}\label{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!D\+O\+UT@{D\+O\+UT}}
\index{D\+O\+UT@{D\+O\+UT}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+O\+UT}{DOUT}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+O\+UT}

C\+R\+YP data output register, Address offset\+: 0x0C 

Definition at line 950 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

C\+R\+YP data input register, Address offset\+: 0x08 

Definition at line 949 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}\label{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+M\+S\+CR@{I\+M\+S\+CR}}
\index{I\+M\+S\+CR@{I\+M\+S\+CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+M\+S\+CR}{IMSCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+M\+S\+CR}

C\+R\+YP interrupt mask set/clear register, Address offset\+: 0x14 

Definition at line 952 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}\label{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V0\+LR@{I\+V0\+LR}}
\index{I\+V0\+LR@{I\+V0\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+V0\+LR}{IV0LR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+V0\+LR}

C\+R\+YP initialization vector left-\/word register 0, Address offset\+: 0x40 

Definition at line 963 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}\label{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V0\+RR@{I\+V0\+RR}}
\index{I\+V0\+RR@{I\+V0\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+V0\+RR}{IV0RR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+V0\+RR}

C\+R\+YP initialization vector right-\/word register 0, Address offset\+: 0x44 

Definition at line 964 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}\label{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V1\+LR@{I\+V1\+LR}}
\index{I\+V1\+LR@{I\+V1\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+V1\+LR}{IV1LR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+V1\+LR}

C\+R\+YP initialization vector left-\/word register 1, Address offset\+: 0x48 

Definition at line 965 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}\label{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V1\+RR@{I\+V1\+RR}}
\index{I\+V1\+RR@{I\+V1\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+V1\+RR}{IV1RR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+V1\+RR}

C\+R\+YP initialization vector right-\/word register 1, Address offset\+: 0x4C 

Definition at line 966 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}\label{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K0\+LR@{K0\+LR}}
\index{K0\+LR@{K0\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{K0\+LR}{K0LR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t K0\+LR}

C\+R\+YP key left register 0, Address offset\+: 0x20 

Definition at line 955 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}\label{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K0\+RR@{K0\+RR}}
\index{K0\+RR@{K0\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{K0\+RR}{K0RR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t K0\+RR}

C\+R\+YP key right register 0, Address offset\+: 0x24 

Definition at line 956 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}\label{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K1\+LR@{K1\+LR}}
\index{K1\+LR@{K1\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{K1\+LR}{K1LR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t K1\+LR}

C\+R\+YP key left register 1, Address offset\+: 0x28 

Definition at line 957 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}\label{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K1\+RR@{K1\+RR}}
\index{K1\+RR@{K1\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{K1\+RR}{K1RR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t K1\+RR}

C\+R\+YP key right register 1, Address offset\+: 0x2C 

Definition at line 958 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}\label{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K2\+LR@{K2\+LR}}
\index{K2\+LR@{K2\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{K2\+LR}{K2LR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t K2\+LR}

C\+R\+YP key left register 2, Address offset\+: 0x30 

Definition at line 959 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}\label{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K2\+RR@{K2\+RR}}
\index{K2\+RR@{K2\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{K2\+RR}{K2RR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t K2\+RR}

C\+R\+YP key right register 2, Address offset\+: 0x34 

Definition at line 960 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}\label{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K3\+LR@{K3\+LR}}
\index{K3\+LR@{K3\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{K3\+LR}{K3LR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t K3\+LR}

C\+R\+YP key left register 3, Address offset\+: 0x38 

Definition at line 961 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}\label{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K3\+RR@{K3\+RR}}
\index{K3\+RR@{K3\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{K3\+RR}{K3RR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t K3\+RR}

C\+R\+YP key right register 3, Address offset\+: 0x3C 

Definition at line 962 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}\label{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!M\+I\+SR@{M\+I\+SR}}
\index{M\+I\+SR@{M\+I\+SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+I\+SR}{MISR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+I\+SR}

C\+R\+YP masked interrupt status register, Address offset\+: 0x1C 

Definition at line 954 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}\label{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!R\+I\+SR@{R\+I\+SR}}
\index{R\+I\+SR@{R\+I\+SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+I\+SR}{RISR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+I\+SR}

C\+R\+YP raw interrupt status register, Address offset\+: 0x18 

Definition at line 953 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

C\+R\+YP status register, Address offset\+: 0x04 

Definition at line 948 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
