--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml seg7.twx seg7.ncd -o seg7.twr seg7.pcf

Design file:              seg7.ncd
Physical constraint file: seg7.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock L_D
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
LR<0>         |   -0.270(R)|    2.637(R)|REG1/clk_clock    |   0.000|
LR<1>         |   -0.680(R)|    2.783(R)|REG1/clk_clock    |   0.000|
parallel_in<0>|   -0.960(R)|    2.844(R)|REG1/clk_clock    |   0.000|
parallel_in<1>|    0.358(R)|    2.320(R)|REG1/clk_clock    |   0.000|
parallel_in<2>|   -0.619(R)|    2.673(R)|REG1/clk_clock    |   0.000|
parallel_in<3>|   -0.802(R)|    2.786(R)|REG1/clk_clock    |   0.000|
--------------+------------+------------+------------------+--------+

Clock L_D to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg_data<0> |   11.590(R)|REG1/clk_clock    |   0.000|
seg_data<1> |   11.615(R)|REG1/clk_clock    |   0.000|
seg_data<2> |   11.615(R)|REG1/clk_clock    |   0.000|
seg_data<3> |   11.143(R)|REG1/clk_clock    |   0.000|
seg_data<4> |   11.273(R)|REG1/clk_clock    |   0.000|
seg_data<5> |   10.971(R)|REG1/clk_clock    |   0.000|
seg_data<6> |   10.853(R)|REG1/clk_clock    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock L_D
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
L_D            |    2.118|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.556|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 25 20:32:48 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 113 MB



