<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for periph_int_ifc subsystem moredump
  Chip hash: f568


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com Registers.xsd"
  name="periph_int_ifc">
  <block name="periph_int_ifc" comment="">
    <register addr="58000100" rw_flags="RW" width="4" name="ICCICR" comment="CPU Interface Control Register"/>
    <register addr="58000104" rw_flags="RW" width="4" name="ICCPMR" comment="Interrupt Priority Mask Register"/>
    <register addr="58000108" rw_flags="RW" width="4" name="ICCBPR" comment="Binary Point Register"/>
    <register addr="5800010c" rw_flags="R" width="4" name="ICCIAR" comment="Interrupt Acknowledge Register"/>
    <register addr="58000110" rw_flags="W" width="4" name="ICCEOIR" comment="End Of Interrupt Register"/>
    <register addr="58000114" rw_flags="R" width="4" name="ICCRPR" comment="Running Priority Register"/>
    <register addr="58000118" rw_flags="R" width="4" name="ICCHPIR" comment="Highest Pending Interrupt Register"/>
    <register addr="580001fc" rw_flags="R" width="4" name="ICCIIDR" comment="Highest Pending Interrupt Register"/>
  </block>
</subsystem>
