Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:13:12 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : mkDelayWorker32B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 1.047ns (67.505%)  route 0.504ns (32.495%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y21                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.047     1.047 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[0]
                         net (fo=2, routed)           0.504     1.551    ars4/fifo_1/ram1/temp_a[36]
    RAMB36_X7Y20         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[4])
                                                     -0.233     1.732    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.732    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.951ns (67.735%)  route 0.453ns (32.265%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[30])
                                                      0.951     0.951 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[30]
                         net (fo=2, routed)           0.453     1.404    ars1/fifo_1/ram1/q_b[30]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[30])
                                                     -0.298     1.667    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.667    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.998ns (68.403%)  route 0.461ns (31.597%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y21                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.998     0.998 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[14]
                         net (fo=2, routed)           0.461     1.459    ars4/fifo_1/ram1/temp_a[50]
    RAMB36_X7Y20         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_0/DINBDIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[18])
                                                     -0.239     1.726    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.726    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_1/DINBDIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.980ns (65.860%)  route 0.508ns (34.140%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X8Y23                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y23         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[17])
                                                      0.980     0.980 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__2/DOUTBDOUT[17]
                         net (fo=2, routed)           0.508     1.488    ars4/fifo_1/ram1/temp_a[125]
    RAMB36_X8Y22         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_1/DINBDIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X8Y22                                                      r  ars4/fifo_1/ram1/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X8Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[21])
                                                     -0.207     1.758    ars4/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.758    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.969ns (66.461%)  route 0.489ns (33.539%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y21                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[22])
                                                      0.969     0.969 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[22]
                         net (fo=2, routed)           0.489     1.458    ars4/fifo_1/ram1/temp_a[58]
    RAMB36_X7Y20         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_0/DINBDIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[26])
                                                     -0.224     1.741    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.741    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.988ns (67.718%)  route 0.471ns (32.282%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y19                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.988     0.988 r  fifo_2/fifo_1/ram1/mem_reg_bram_0/DOUTBDOUT[12]
                         net (fo=2, routed)           0.471     1.459    ars4/fifo_1/ram1/temp_a[12]
    RAMB36_X7Y20         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINADIN[12])
                                                     -0.221     1.744    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.744    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_1/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.988ns (67.857%)  route 0.468ns (32.143%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X8Y21                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.988     0.988 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__1/DOUTBDOUT[12]
                         net (fo=2, routed)           0.468     1.456    ars4/fifo_1/ram1/temp_a[84]
    RAMB36_X8Y22         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_1/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X8Y22                                                      r  ars4/fifo_1/ram1/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X8Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINADIN[12])
                                                     -0.221     1.744    ars4/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.744    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.935ns (66.359%)  route 0.474ns (33.641%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[12])
                                                      0.935     0.935 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[12]
                         net (fo=2, routed)           0.474     1.409    ars1/fifo_1/ram1/q_b[12]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[12])
                                                     -0.264     1.701    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.701    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.971ns (65.741%)  route 0.506ns (34.259%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y21                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[20])
                                                      0.971     0.971 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[20]
                         net (fo=2, routed)           0.506     1.477    ars4/fifo_1/ram1/temp_a[56]
    RAMB36_X7Y20         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_0/DINBDIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[24])
                                                     -0.196     1.769    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.769    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 1.031ns (70.279%)  route 0.436ns (29.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y21                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[4])
                                                      1.031     1.031 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[4]
                         net (fo=2, routed)           0.436     1.467    ars4/fifo_1/ram1/temp_a[40]
    RAMB36_X7Y20         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_0/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[8])
                                                     -0.206     1.759    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.759    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                  0.292    




