# Better SystemVerilog Syntax for Visual Studio Code

## Introduction

"Better SystemVerilog Syntax" enhances SystemVerilog syntax highlighting in Visual Studio Code, offering improved readability and aesthetics through advanced tmLanguage grammar support.

## Features

- **Enhanced Syntax Highlighting:** Utilizes a refined tmLanguage grammar for more accurate and appealing syntax highlighting, covering key aspects of SystemVerilog including:
  - Lexical conventions (Chapter 5)
  - Data types (Chapter 6)
  - Aggregated data types (Chapter 7)
  - Classes (Chapter 8)
  - Processes (Chapter 9)
  - Assignment statements (Chapter 10)
  - Operators and expressions (Chapter 11)
  - Procedural programming statements (Chapter 12)
  - Tasks and functions (Chapter 13)
  - Clocking blocks (Chapter 14)
  - Interprocess synchronization and communication (Chapter 15)
  - Assertions (Chapter 16)
  - Constrained random value generation (Chapter 18)
  - Utility system functions and tasks (Chapter 20)
  - Input/output system tasks (Chapter 21)
  - Compiler directives (Chapter 22)
  - Modules and hierarchy (Chapter 23)
  - Programs (Chapter 24)
  - Interfaces (Chapter 25)
  - Packages (Chapter 26)

## Contributing

We welcome contributions! To contribute:

1. Fork the repository.
2. Create a feature branch.
3. Submit a pull request.

## Feedback

Encounter an issue or have a suggestion? Please submit them as issues in the project repository.

## License

This project is licensed under the MIT License. See [LICENSE.md](LICENSE.md) for details.
