

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
93fb3cdebbbc52a74ede04e10abd0e97  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x564e42e96ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c888c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8870..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c886c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8928..

GPGPU-Sim PTX: cudaLaunch for 0x0x564e42e96ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 27738
gpu_sim_insn = 12710760
gpu_ipc =     458.2436
gpu_tot_sim_cycle = 27738
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     458.2436
gpu_tot_issued_cta = 47
gpu_occupancy = 51.3657% 
gpu_tot_occupancy = 51.3657% 
max_total_param_size = 0
gpu_stall_dramfull = 121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3220
partiton_level_parallism_total  =       0.3220
partiton_level_parallism_util =       1.2831
partiton_level_parallism_util_total  =       1.2831
L2_BW  =      28.0804 GB/Sec
L2_BW_total  =      28.0804 GB/Sec
gpu_total_sim_rate=635538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 225037
	L1I_total_cache_misses = 1490
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1336, Miss = 748, Miss_rate = 0.560, Pending_hits = 542, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1123, Miss = 640, Miss_rate = 0.570, Pending_hits = 427, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 427, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 429, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 436, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 425, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 406, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 415, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 421, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 419, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 424, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 433, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 433, Reservation_fails = 0
	L1D_total_cache_accesses = 15602
	L1D_total_cache_misses = 8798
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 6501
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 2632
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1824
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3358
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3358
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 223547
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1490
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14930
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 225037

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3358
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 10798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8126
gpgpu_n_mem_write_global = 672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3358
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3358
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17045	W0_Idle:50354	W0_Scoreboard:190718	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:218106	WS1:217555	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65008 {8:8126,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61632 {40:186,72:186,136:300,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1300160 {40:32504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 459 
max_icnt2mem_latency = 73 
maxmrqlatency = 128 
max_icnt2sh_latency = 46 
averagemflatency = 235 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 8 
mrq_lat_table:8146 	5828 	4778 	3871 	2211 	905 	546 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24975 	9317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	8730 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19742 	13497 	984 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      9381      9552     11307     11358     12302     12334     13269     13238     14259     14363     15262     16068     17038     17007     17894     18028 
dram[1]:      9362      9541     11318     11357     12282     12332     13282     13237     14269     14481     15275     16060     17030     17031     17891     18038 
dram[2]:      9034      9541     11319     11622     12307     12349     13291     13276     14272     14472     16119     16060     17024     17029     17891     18024 
dram[3]:      9187      9493     11588     11627     12519     12432     13403     13310     14244     14315     16115     16165     17021     17088     17913     18022 
dram[4]:      9644      9501     11363     11313     12356     12313     13221     13284     14244     14313     16140     16146     17019     17021     17981     18072 
dram[5]:      9715      9494     11369     11297     12354     12294     13219     13271     14363     14278     16069     16141     17009     17021     17991     18063 
average row accesses per activate:
dram[0]: 62.333332 180.000000 144.000000 148.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[1]: 61.333332 180.000000 144.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[2]: 122.666664 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[3]: 73.599998 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[4]: 180.000000 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[5]: 180.000000 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
average row locality = 26286/132 = 199.136368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        389       351       293       295       386       370       280       292       279       278       279       291       296       284       288       293
dram[1]:        459       337       331       287       369       415       368       375       302       283       282       291       301       305       280       299
dram[2]:        362       371       299       300       375       381       335       366       280       276       282       290       280       292       309       295
dram[3]:        344       374       348       301       366       399       305       370       281       283       282       293       281       280       293       279
dram[4]:        349       373       296       302       372       395       301       278       281       288       283       298       278       305       294       288
dram[5]:        369       371       297       305       377       406       302       281       279       275       283       282       293       302       296       300
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36613 n_nop=32161 n_act=39 n_pre=23 n_ref_event=94894130662992 n_req=4390 n_rd=4390 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2398
n_activity=15062 dram_eff=0.5829
bk0: 374a 35613i bk1: 360a 35686i bk2: 288a 35920i bk3: 296a 35906i bk4: 256a 36019i bk5: 256a 35909i bk6: 256a 36035i bk7: 256a 36012i bk8: 256a 36048i bk9: 256a 36031i bk10: 256a 36050i bk11: 256a 36021i bk12: 256a 35972i bk13: 256a 36025i bk14: 256a 36020i bk15: 256a 36005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994533
Row_Buffer_Locality_read = 0.994533
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355535
Bank_Level_Parallism_Col = 0.676934
Bank_Level_Parallism_Ready = 1.094533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.239806 
total_CMD = 36613 
util_bw = 8780 
Wasted_Col = 2577 
Wasted_Row = 181 
Idle = 25075 

BW Util Bottlenecks: 
RCDc_limit = 337 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2377 
rwq = 0 
CCDLc_limit_alone = 2377 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36613 
n_nop = 32161 
Read = 4390 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 94894130662992 
n_req = 4390 
total_req = 4390 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 4390 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.119903 
Either_Row_CoL_Bus_Util = 0.121596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.224893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.22489
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36613 n_nop=32175 n_act=39 n_pre=23 n_ref_event=0 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.239
n_activity=15187 dram_eff=0.5763
bk0: 368a 35710i bk1: 360a 35789i bk2: 288a 35947i bk3: 288a 35935i bk4: 256a 35950i bk5: 256a 35885i bk6: 256a 35977i bk7: 256a 35897i bk8: 256a 36019i bk9: 256a 36042i bk10: 256a 36059i bk11: 256a 36077i bk12: 256a 36033i bk13: 256a 36032i bk14: 256a 36051i bk15: 256a 36064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994516
Row_Buffer_Locality_read = 0.994516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.327269
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.095227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.239041 
total_CMD = 36613 
util_bw = 8752 
Wasted_Col = 2709 
Wasted_Row = 131 
Idle = 25021 

BW Util Bottlenecks: 
RCDc_limit = 324 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2514 
rwq = 0 
CCDLc_limit_alone = 2514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36613 
n_nop = 32175 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 4376 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.119520 
Either_Row_CoL_Bus_Util = 0.121214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.233742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36613 n_nop=32172 n_act=37 n_pre=21 n_ref_event=0 n_req=4384 n_rd=4384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2395
n_activity=14967 dram_eff=0.5858
bk0: 368a 35685i bk1: 360a 35761i bk2: 296a 35921i bk3: 288a 35892i bk4: 256a 35962i bk5: 256a 35958i bk6: 256a 35975i bk7: 256a 35903i bk8: 256a 36056i bk9: 256a 36043i bk10: 256a 36041i bk11: 256a 36060i bk12: 256a 36034i bk13: 256a 35973i bk14: 256a 35997i bk15: 256a 36088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.995210
Row_Buffer_Locality_read = 0.995210
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.351608
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.081870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.239478 
total_CMD = 36613 
util_bw = 8768 
Wasted_Col = 2589 
Wasted_Row = 145 
Idle = 25111 

BW Util Bottlenecks: 
RCDc_limit = 329 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2410 
rwq = 0 
CCDLc_limit_alone = 2410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36613 
n_nop = 32172 
Read = 4384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 4384 
total_req = 4384 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 4384 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.119739 
Either_Row_CoL_Bus_Util = 0.121296 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000225 
queue_avg = 1.293612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29361
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36613 n_nop=32168 n_act=39 n_pre=23 n_ref_event=0 n_req=4384 n_rd=4384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2395
n_activity=15010 dram_eff=0.5841
bk0: 368a 35647i bk1: 360a 35737i bk2: 296a 35940i bk3: 288a 35909i bk4: 256a 35952i bk5: 256a 35936i bk6: 256a 35990i bk7: 256a 35958i bk8: 256a 36023i bk9: 256a 36000i bk10: 256a 36042i bk11: 256a 35989i bk12: 256a 36043i bk13: 256a 36050i bk14: 256a 36012i bk15: 256a 36055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994754
Row_Buffer_Locality_read = 0.994754
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360124
Bank_Level_Parallism_Col = 1.354141
Bank_Level_Parallism_Ready = 1.094576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324513 

BW Util details:
bwutil = 0.239478 
total_CMD = 36613 
util_bw = 8768 
Wasted_Col = 2559 
Wasted_Row = 156 
Idle = 25130 

BW Util Bottlenecks: 
RCDc_limit = 317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2349 
rwq = 0 
CCDLc_limit_alone = 2349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36613 
n_nop = 32168 
Read = 4384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 4384 
total_req = 4384 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 4384 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.119739 
Either_Row_CoL_Bus_Util = 0.121405 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000225 
queue_avg = 1.195805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.1958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36613 n_nop=32182 n_act=36 n_pre=20 n_ref_event=4565658604079112714 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.239
n_activity=14895 dram_eff=0.5876
bk0: 360a 35756i bk1: 360a 35695i bk2: 296a 35958i bk3: 288a 35931i bk4: 256a 35928i bk5: 256a 35873i bk6: 256a 35971i bk7: 256a 36026i bk8: 256a 36022i bk9: 256a 35964i bk10: 256a 36047i bk11: 256a 36020i bk12: 256a 36034i bk13: 256a 36007i bk14: 256a 36076i bk15: 256a 35974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.995430
Row_Buffer_Locality_read = 0.995430
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.369251
Bank_Level_Parallism_Col = 1.364940
Bank_Level_Parallism_Ready = 1.099863
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.336925 

BW Util details:
bwutil = 0.239041 
total_CMD = 36613 
util_bw = 8752 
Wasted_Col = 2487 
Wasted_Row = 152 
Idle = 25222 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2307 
rwq = 0 
CCDLc_limit_alone = 2307 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36613 
n_nop = 32182 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 4565658604079112714 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 4376 
Row_Bus_Util =  0.001530 
CoL_Bus_Util = 0.119520 
Either_Row_CoL_Bus_Util = 0.121023 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000226 
queue_avg = 1.156666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.15667
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36613 n_nop=32182 n_act=36 n_pre=20 n_ref_event=0 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.239
n_activity=14796 dram_eff=0.5915
bk0: 360a 35744i bk1: 360a 35638i bk2: 296a 35944i bk3: 288a 35929i bk4: 256a 35993i bk5: 256a 35862i bk6: 256a 36005i bk7: 256a 35993i bk8: 256a 36060i bk9: 256a 36093i bk10: 256a 36045i bk11: 256a 36017i bk12: 256a 36000i bk13: 256a 35966i bk14: 256a 35995i bk15: 256a 35994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.995430
Row_Buffer_Locality_read = 0.995430
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.362403
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.096619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.239041 
total_CMD = 36613 
util_bw = 8752 
Wasted_Col = 2532 
Wasted_Row = 141 
Idle = 25188 

BW Util Bottlenecks: 
RCDc_limit = 317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2289 
rwq = 0 
CCDLc_limit_alone = 2289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36613 
n_nop = 32182 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 4376 
Row_Bus_Util =  0.001530 
CoL_Bus_Util = 0.119520 
Either_Row_CoL_Bus_Util = 0.121023 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000226 
queue_avg = 1.204545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.20454

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3000, Miss = 2339, Miss_rate = 0.780, Pending_hits = 226, Reservation_fails = 342
L2_cache_bank[1]: Access = 2853, Miss = 2333, Miss_rate = 0.818, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[2]: Access = 2973, Miss = 2337, Miss_rate = 0.786, Pending_hits = 268, Reservation_fails = 245
L2_cache_bank[3]: Access = 2850, Miss = 2323, Miss_rate = 0.815, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[4]: Access = 2987, Miss = 2348, Miss_rate = 0.786, Pending_hits = 274, Reservation_fails = 147
L2_cache_bank[5]: Access = 2853, Miss = 2323, Miss_rate = 0.814, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[6]: Access = 2985, Miss = 2345, Miss_rate = 0.786, Pending_hits = 336, Reservation_fails = 114
L2_cache_bank[7]: Access = 2858, Miss = 2324, Miss_rate = 0.813, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[8]: Access = 2853, Miss = 2333, Miss_rate = 0.818, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[9]: Access = 2850, Miss = 2323, Miss_rate = 0.815, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[10]: Access = 2857, Miss = 2332, Miss_rate = 0.816, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[11]: Access = 2853, Miss = 2327, Miss_rate = 0.816, Pending_hits = 214, Reservation_fails = 0
L2_total_cache_accesses = 34772
L2_total_cache_misses = 27987
L2_total_cache_miss_rate = 0.8049
L2_total_cache_pending_hits = 3101
L2_total_cache_reservation_fails = 848
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19689
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1388
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 733
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32504
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 733
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.079

icnt_total_pkts_mem_to_simt=34772
icnt_total_pkts_simt_to_mem=10019
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.23059
	minimum = 5
	maximum = 44
Network latency average = 6.1644
	minimum = 5
	maximum = 44
Slowest packet = 41831
Flit latency average = 6.11982
	minimum = 5
	maximum = 44
Slowest flit = 42602
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0583569
	minimum = 0.0208739 (at node 2)
	maximum = 0.108155 (at node 15)
Accepted packet rate average = 0.0583569
	minimum = 0.0263898 (at node 16)
	maximum = 0.106208 (at node 0)
Injected flit rate average = 0.059807
	minimum = 0.0232533 (at node 2)
	maximum = 0.108155 (at node 15)
Accepted flit rate average= 0.059807
	minimum = 0.0295263 (at node 24)
	maximum = 0.106208 (at node 0)
Injected packet length average = 1.02485
Accepted packet length average = 1.02485
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.23059 (1 samples)
	minimum = 5 (1 samples)
	maximum = 44 (1 samples)
Network latency average = 6.1644 (1 samples)
	minimum = 5 (1 samples)
	maximum = 44 (1 samples)
Flit latency average = 6.11982 (1 samples)
	minimum = 5 (1 samples)
	maximum = 44 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0583569 (1 samples)
	minimum = 0.0208739 (1 samples)
	maximum = 0.108155 (1 samples)
Accepted packet rate average = 0.0583569 (1 samples)
	minimum = 0.0263898 (1 samples)
	maximum = 0.106208 (1 samples)
Injected flit rate average = 0.059807 (1 samples)
	minimum = 0.0232533 (1 samples)
	maximum = 0.108155 (1 samples)
Accepted flit rate average = 0.059807 (1 samples)
	minimum = 0.0295263 (1 samples)
	maximum = 0.106208 (1 samples)
Injected packet size average = 1.02485 (1 samples)
Accepted packet size average = 1.02485 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 635538 (inst/sec)
gpgpu_simulation_rate = 1386 (cycle/sec)
gpgpu_silicon_slowdown = 505050x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c888c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8870..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c886c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8928..

GPGPU-Sim PTX: cudaLaunch for 0x0x564e42e96ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25659
gpu_sim_insn = 12710760
gpu_ipc =     495.3724
gpu_tot_sim_cycle = 53397
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     476.0852
gpu_tot_issued_cta = 94
gpu_occupancy = 51.8430% 
gpu_tot_occupancy = 51.5931% 
max_total_param_size = 0
gpu_stall_dramfull = 121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3429
partiton_level_parallism_total  =       0.3321
partiton_level_parallism_util =       1.2303
partiton_level_parallism_util_total  =       1.2564
L2_BW  =      29.9103 GB/Sec
L2_BW_total  =      28.9597 GB/Sec
gpu_total_sim_rate=668987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 450074
	L1I_total_cache_misses = 1490
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2347, Miss = 1318, Miss_rate = 0.562, Pending_hits = 977, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2134, Miss = 1210, Miss_rate = 0.567, Pending_hits = 860, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2347, Miss = 1318, Miss_rate = 0.562, Pending_hits = 949, Reservation_fails = 9
	L1D_cache_core[3]: Access = 2134, Miss = 1210, Miss_rate = 0.567, Pending_hits = 903, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 870, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 864, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 846, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 871, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 861, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 855, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 850, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 863, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 862, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 858, Reservation_fails = 0
	L1D_total_cache_accesses = 31204
	L1D_total_cache_misses = 17596
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 13129
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 5264
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0912
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3358
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3358
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 448584
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1490
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29860
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 450074

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 18238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16252
gpgpu_n_mem_write_global = 1344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3358
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3358
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28525	W0_Idle:59000	W0_Scoreboard:366565	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:436212	WS1:435110	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 130016 {8:16252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 123264 {40:372,72:372,136:600,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600320 {40:65008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28128 {8:3516,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 459 
max_icnt2mem_latency = 80 
maxmrqlatency = 134 
max_icnt2sh_latency = 46 
averagemflatency = 231 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 8 
mrq_lat_table:16291 	11412 	9583 	7397 	5016 	1598 	713 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50229 	18325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	17448 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38040 	28103 	2317 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      9727      9552     11307     11358     12302     12334     13269     13238     14259     14363     15262     16068     17038     17007     17894     18028 
dram[1]:      9594      9541     11318     11357     12282     12332     13282     13237     14269     14481     15275     16060     17030     17031     17891     18038 
dram[2]:      9612      9541     11319     11622     12307     12349     13291     13276     14272     14472     16119     16060     17024     17029     17891     18024 
dram[3]:      9494      9493     11588     11627     12519     12432     13403     13310     14244     14315     16115     16165     17021     17088     17913     18022 
dram[4]:      9644      9649     11363     11313     12356     12313     13221     13284     14244     14313     16140     16146     17019     17021     17981     18072 
dram[5]:      9715      9663     11369     11297     12354     12294     13219     13271     14363     14278     16069     16141     17009     17021     17991     18063 
average row accesses per activate:
dram[0]: 49.307693 57.090908 27.500000 23.346153 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[1]: 37.647060 48.461540 28.619047 25.250000 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[2]: 45.642857 69.777779 21.678572 33.611111 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[3]: 45.571430 57.272728 21.750000 23.346153 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[4]: 57.090908 57.272728 25.333334 21.642857 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[5]: 57.090908 48.461540 23.307692 23.269230 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
average row locality = 52014/673 = 77.286774
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         8        12        44        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12        41        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 625
min_bank_accesses = 0!
chip skew: 105/104 = 1.01
average mf latency per bank:
dram[0]:      27632     17989      4543      4904    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      18854     18189      4838      4907    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      17999     18112      4943      4998    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      18043     18125      4965      4947    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      17983     18088      4897      5006    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      17893     17968      4986      4947    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        389       351       338       370       386       370       281       292       293       281       310       300       296       295       288       293
dram[1]:        459       383       354       330       369       415       368       375       302       301       295       291       301       305       280       299
dram[2]:        362       371       311       322       375       381       335       366       281       300       283       290       286       295       309       295
dram[3]:        344       374       348       323       366       399       305       370       290       283       282       293       284       291       293       296
dram[4]:        349       373       313       342       372       395       301       290       292       288       283       298       299       305       294       288
dram[5]:        369       371       329       321       377       406       302       290       287       283       287       282       293       302       296       300
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70482 n_nop=61524 n_act=125 n_pre=109 n_ref_event=94894130662992 n_req=8673 n_rd=8621 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2476
n_activity=31131 dram_eff=0.5605
bk0: 637a 68744i bk1: 622a 68646i bk2: 583a 68453i bk3: 587a 68267i bk4: 536a 69174i bk5: 536a 69039i bk6: 512a 69253i bk7: 512a 69241i bk8: 512a 69253i bk9: 512a 69301i bk10: 512a 69303i bk11: 512a 69253i bk12: 512a 69249i bk13: 512a 69325i bk14: 512a 69318i bk15: 512a 69301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987317
Row_Buffer_Locality_read = 0.989908
Row_Buffer_Locality_write = 0.557692
Bank_Level_Parallism = 1.349787
Bank_Level_Parallism_Col = 0.676934
Bank_Level_Parallism_Ready = 1.093095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.247581 
total_CMD = 70482 
util_bw = 17450 
Wasted_Col = 5762 
Wasted_Row = 917 
Idle = 46353 

BW Util Bottlenecks: 
RCDc_limit = 915 
RCDWRc_limit = 110 
WTRc_limit = 34 
RTWc_limit = 199 
CCDLc_limit = 4947 
rwq = 0 
CCDLc_limit_alone = 4933 
WTRc_limit_alone = 34 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 70482 
n_nop = 61524 
Read = 8621 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 125 
n_pre = 109 
n_ref = 94894130662992 
n_req = 8673 
total_req = 8725 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 8725 
Row_Bus_Util =  0.003320 
CoL_Bus_Util = 0.123790 
Either_Row_CoL_Bus_Util = 0.127096 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000112 
queue_avg = 1.212792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.21279
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70482 n_nop=61523 n_act=128 n_pre=112 n_ref_event=0 n_req=8669 n_rd=8616 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.2475
n_activity=31559 dram_eff=0.5527
bk0: 634a 68570i bk1: 624a 68671i bk2: 580a 68602i bk3: 586a 68494i bk4: 536a 69108i bk5: 536a 69014i bk6: 512a 69194i bk7: 512a 69190i bk8: 512a 69277i bk9: 512a 69330i bk10: 512a 69350i bk11: 512a 69322i bk12: 512a 69304i bk13: 512a 69336i bk14: 512a 69356i bk15: 512a 69376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986965
Row_Buffer_Locality_read = 0.989786
Row_Buffer_Locality_write = 0.528302
Bank_Level_Parallism = 1.318094
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.084173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.247467 
total_CMD = 70482 
util_bw = 17442 
Wasted_Col = 6136 
Wasted_Row = 790 
Idle = 46114 

BW Util Bottlenecks: 
RCDc_limit = 946 
RCDWRc_limit = 130 
WTRc_limit = 87 
RTWc_limit = 221 
CCDLc_limit = 5175 
rwq = 0 
CCDLc_limit_alone = 5156 
WTRc_limit_alone = 86 
RTWc_limit_alone = 203 

Commands details: 
total_CMD = 70482 
n_nop = 61523 
Read = 8616 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 8669 
total_req = 8721 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 8721 
Row_Bus_Util =  0.003405 
CoL_Bus_Util = 0.123734 
Either_Row_CoL_Bus_Util = 0.127110 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000223 
queue_avg = 1.230399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2304
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70482 n_nop=61532 n_act=123 n_pre=107 n_ref_event=0 n_req=8671 n_rd=8619 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2475
n_activity=31412 dram_eff=0.5554
bk0: 633a 68666i bk1: 622a 68916i bk2: 587a 68393i bk3: 585a 68580i bk4: 536a 69099i bk5: 536a 69122i bk6: 512a 69224i bk7: 512a 69181i bk8: 512a 69325i bk9: 512a 69286i bk10: 512a 69338i bk11: 512a 69387i bk12: 512a 69337i bk13: 512a 69279i bk14: 512a 69348i bk15: 512a 69469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987660
Row_Buffer_Locality_read = 0.990254
Row_Buffer_Locality_write = 0.557692
Bank_Level_Parallism = 1.300202
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.063237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.247524 
total_CMD = 70482 
util_bw = 17446 
Wasted_Col = 5981 
Wasted_Row = 955 
Idle = 46100 

BW Util Bottlenecks: 
RCDc_limit = 904 
RCDWRc_limit = 147 
WTRc_limit = 77 
RTWc_limit = 126 
CCDLc_limit = 5130 
rwq = 0 
CCDLc_limit_alone = 5103 
WTRc_limit_alone = 77 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 70482 
n_nop = 61532 
Read = 8619 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 8671 
total_req = 8723 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 8723 
Row_Bus_Util =  0.003263 
CoL_Bus_Util = 0.123762 
Either_Row_CoL_Bus_Util = 0.126983 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000335 
queue_avg = 1.190105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70482 n_nop=61505 n_act=133 n_pre=117 n_ref_event=0 n_req=8676 n_rd=8624 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2477
n_activity=31552 dram_eff=0.5532
bk0: 632a 68778i bk1: 624a 68871i bk2: 589a 68387i bk3: 587a 68315i bk4: 536a 69131i bk5: 536a 69122i bk6: 512a 69263i bk7: 512a 69252i bk8: 512a 69351i bk9: 512a 69313i bk10: 512a 69361i bk11: 512a 69323i bk12: 512a 69351i bk13: 512a 69354i bk14: 512a 69377i bk15: 512a 69407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986515
Row_Buffer_Locality_read = 0.989564
Row_Buffer_Locality_write = 0.480769
Bank_Level_Parallism = 1.299416
Bank_Level_Parallism_Col = 1.279077
Bank_Level_Parallism_Ready = 1.063652
write_to_read_ratio_blp_rw_average = 0.022316
GrpLevelPara = 1.260187 

BW Util details:
bwutil = 0.247666 
total_CMD = 70482 
util_bw = 17456 
Wasted_Col = 6024 
Wasted_Row = 913 
Idle = 46089 

BW Util Bottlenecks: 
RCDc_limit = 935 
RCDWRc_limit = 133 
WTRc_limit = 50 
RTWc_limit = 160 
CCDLc_limit = 5077 
rwq = 0 
CCDLc_limit_alone = 5067 
WTRc_limit_alone = 48 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 70482 
n_nop = 61505 
Read = 8624 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 133 
n_pre = 117 
n_ref = 0 
n_req = 8676 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 250 
issued_total_col = 8728 
Row_Bus_Util =  0.003547 
CoL_Bus_Util = 0.123833 
Either_Row_CoL_Bus_Util = 0.127366 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000111 
queue_avg = 1.145456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.14546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70482 n_nop=61529 n_act=128 n_pre=112 n_ref_event=4565658604079112714 n_req=8664 n_rd=8612 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2473
n_activity=31427 dram_eff=0.5547
bk0: 622a 68891i bk1: 624a 68758i bk2: 588a 68540i bk3: 586a 68308i bk4: 536a 69088i bk5: 536a 69014i bk6: 512a 69255i bk7: 512a 69323i bk8: 512a 69326i bk9: 512a 69235i bk10: 512a 69354i bk11: 512a 69320i bk12: 512a 69307i bk13: 512a 69324i bk14: 512a 69424i bk15: 512a 69314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987073
Row_Buffer_Locality_read = 0.990014
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.324191
Bank_Level_Parallism_Col = 1.302467
Bank_Level_Parallism_Ready = 1.073713
write_to_read_ratio_blp_rw_average = 0.022616
GrpLevelPara = 1.281839 

BW Util details:
bwutil = 0.247326 
total_CMD = 70482 
util_bw = 17432 
Wasted_Col = 5804 
Wasted_Row = 845 
Idle = 46401 

BW Util Bottlenecks: 
RCDc_limit = 838 
RCDWRc_limit = 140 
WTRc_limit = 51 
RTWc_limit = 166 
CCDLc_limit = 4955 
rwq = 0 
CCDLc_limit_alone = 4944 
WTRc_limit_alone = 51 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 70482 
n_nop = 61529 
Read = 8612 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 128 
n_pre = 112 
n_ref = 4565658604079112714 
n_req = 8664 
total_req = 8716 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 8716 
Row_Bus_Util =  0.003405 
CoL_Bus_Util = 0.123663 
Either_Row_CoL_Bus_Util = 0.127025 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000335 
queue_avg = 1.088477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.08848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70482 n_nop=61529 n_act=130 n_pre=114 n_ref_event=0 n_req=8661 n_rd=8609 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2472
n_activity=31526 dram_eff=0.5528
bk0: 622a 68760i bk1: 624a 68601i bk2: 586a 68460i bk3: 585a 68420i bk4: 536a 69196i bk5: 536a 69057i bk6: 512a 69296i bk7: 512a 69282i bk8: 512a 69363i bk9: 512a 69375i bk10: 512a 69346i bk11: 512a 69302i bk12: 512a 69313i bk13: 512a 69305i bk14: 512a 69343i bk15: 512a 69327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986838
Row_Buffer_Locality_read = 0.989894
Row_Buffer_Locality_write = 0.480769
Bank_Level_Parallism = 1.317096
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.070322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.247240 
total_CMD = 70482 
util_bw = 17426 
Wasted_Col = 5878 
Wasted_Row = 944 
Idle = 46234 

BW Util Bottlenecks: 
RCDc_limit = 934 
RCDWRc_limit = 151 
WTRc_limit = 86 
RTWc_limit = 165 
CCDLc_limit = 4857 
rwq = 0 
CCDLc_limit_alone = 4834 
WTRc_limit_alone = 83 
RTWc_limit_alone = 145 

Commands details: 
total_CMD = 70482 
n_nop = 61529 
Read = 8609 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 8661 
total_req = 8713 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 8713 
Row_Bus_Util =  0.003462 
CoL_Bus_Util = 0.123620 
Either_Row_CoL_Bus_Util = 0.127025 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.000447 
queue_avg = 1.115888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.11589

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5857, Miss = 4601, Miss_rate = 0.786, Pending_hits = 376, Reservation_fails = 342
L2_cache_bank[1]: Access = 5695, Miss = 4588, Miss_rate = 0.806, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[2]: Access = 5828, Miss = 4600, Miss_rate = 0.789, Pending_hits = 411, Reservation_fails = 245
L2_cache_bank[3]: Access = 5723, Miss = 4585, Miss_rate = 0.801, Pending_hits = 364, Reservation_fails = 1
L2_cache_bank[4]: Access = 5852, Miss = 4609, Miss_rate = 0.788, Pending_hits = 380, Reservation_fails = 147
L2_cache_bank[5]: Access = 5711, Miss = 4582, Miss_rate = 0.802, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[6]: Access = 5834, Miss = 4604, Miss_rate = 0.789, Pending_hits = 523, Reservation_fails = 115
L2_cache_bank[7]: Access = 5704, Miss = 4587, Miss_rate = 0.804, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[8]: Access = 5706, Miss = 4591, Miss_rate = 0.805, Pending_hits = 459, Reservation_fails = 0
L2_cache_bank[9]: Access = 5711, Miss = 4586, Miss_rate = 0.803, Pending_hits = 377, Reservation_fails = 1
L2_cache_bank[10]: Access = 5710, Miss = 4583, Miss_rate = 0.803, Pending_hits = 436, Reservation_fails = 0
L2_cache_bank[11]: Access = 5703, Miss = 4591, Miss_rate = 0.805, Pending_hits = 346, Reservation_fails = 2
L2_total_cache_accesses = 69034
L2_total_cache_misses = 55107
L2_total_cache_miss_rate = 0.7983
L2_total_cache_pending_hits = 4765
L2_total_cache_reservation_fails = 853
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38854
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2780
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 733
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65008
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3516
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 733
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=69034
icnt_total_pkts_simt_to_mem=19903
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.45118
	minimum = 5
	maximum = 36
Network latency average = 6.38158
	minimum = 5
	maximum = 36
Slowest packet = 84563
Flit latency average = 6.33208
	minimum = 5
	maximum = 36
Slowest flit = 86348
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0621542
	minimum = 0.0222144 (at node 0)
	maximum = 0.111969 (at node 18)
Accepted packet rate average = 0.0621542
	minimum = 0.028489 (at node 17)
	maximum = 0.113488 (at node 2)
Injected flit rate average = 0.0637218
	minimum = 0.0247866 (at node 1)
	maximum = 0.111969 (at node 18)
Accepted flit rate average= 0.0637218
	minimum = 0.0318797 (at node 22)
	maximum = 0.113488 (at node 2)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.34089 (2 samples)
	minimum = 5 (2 samples)
	maximum = 40 (2 samples)
Network latency average = 6.27299 (2 samples)
	minimum = 5 (2 samples)
	maximum = 40 (2 samples)
Flit latency average = 6.22595 (2 samples)
	minimum = 5 (2 samples)
	maximum = 40 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0602556 (2 samples)
	minimum = 0.0215442 (2 samples)
	maximum = 0.110062 (2 samples)
Accepted packet rate average = 0.0602556 (2 samples)
	minimum = 0.0274394 (2 samples)
	maximum = 0.109848 (2 samples)
Injected flit rate average = 0.0617644 (2 samples)
	minimum = 0.02402 (2 samples)
	maximum = 0.110062 (2 samples)
Accepted flit rate average = 0.0617644 (2 samples)
	minimum = 0.030703 (2 samples)
	maximum = 0.109848 (2 samples)
Injected packet size average = 1.02504 (2 samples)
Accepted packet size average = 1.02504 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 668987 (inst/sec)
gpgpu_simulation_rate = 1405 (cycle/sec)
gpgpu_silicon_slowdown = 498220x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c888c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8870..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c886c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8928..

GPGPU-Sim PTX: cudaLaunch for 0x0x564e42e96ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 25696
gpu_sim_insn = 12710760
gpu_ipc =     494.6591
gpu_tot_sim_cycle = 79093
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     482.1195
gpu_tot_issued_cta = 141
gpu_occupancy = 51.8223% 
gpu_tot_occupancy = 51.6671% 
max_total_param_size = 0
gpu_stall_dramfull = 121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3424
partiton_level_parallism_total  =       0.3354
partiton_level_parallism_util =       1.2320
partiton_level_parallism_util_total  =       1.2482
L2_BW  =      29.8672 GB/Sec
L2_BW_total  =      29.2546 GB/Sec
gpu_total_sim_rate=668987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 675111
	L1I_total_cache_misses = 1490
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1412, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1288, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1389, Reservation_fails = 9
	L1D_cache_core[3]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1343, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1419, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1310, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1273, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1284, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1306, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1298, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1287, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1282, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1299, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1289, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1290, Reservation_fails = 0
	L1D_total_cache_accesses = 46806
	L1D_total_cache_misses = 26394
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 19769
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 7896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3358
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3358
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 673621
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1490
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44790
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 675111

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 25678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24378
gpgpu_n_mem_write_global = 2016
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3358
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3358
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39773	W0_Idle:68195	W0_Scoreboard:542385	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:654318	WS1:652665	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 195024 {8:24378,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 184896 {40:558,72:558,136:900,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3900480 {40:97512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42192 {8:5274,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 459 
max_icnt2mem_latency = 80 
maxmrqlatency = 149 
max_icnt2sh_latency = 56 
averagemflatency = 231 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 8 
mrq_lat_table:24300 	16956 	14282 	11237 	7699 	2281 	954 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75316 	27500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	26189 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	56089 	43009 	3517 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	151 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      9727      9584     11307     11358     12302     12334     13269     13238     14259     14363     15262     16068     17038     17007     17894     18028 
dram[1]:      9594      9606     11318     11357     12282     12332     13282     13237     14269     14481     15275     16060     17030     17031     17891     18038 
dram[2]:      9612      9590     11319     11622     12307     12349     13291     13276     14272     14472     16119     16060     17024     17029     17891     18024 
dram[3]:      9500      9617     11588     11627     12519     12432     13403     13310     14244     14315     16115     16165     17021     17088     17913     18022 
dram[4]:      9644      9653     11363     11313     12356     12313     13221     13284     14244     14313     16140     16146     17019     17021     17981     18072 
dram[5]:      9715      9663     11369     11297     12354     12294     13219     13271     14363     14278     16069     16141     17009     17021     17991     18063 
average row accesses per activate:
dram[0]: 24.049999 31.466667 35.875000 30.821428 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[1]: 25.210526 27.735294 37.260868 33.153847 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[2]: 23.365854 33.750000 28.766666 43.049999 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[3]: 25.783783 31.533333 28.833334 30.821428 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[4]: 27.705883 30.483871 33.230770 28.733334 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[5]: 26.194445 30.645161 30.785715 30.750000 137.333328 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
average row locality = 77742/1103 = 70.482323
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        61        64        44        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        41        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1250
min_bank_accesses = 0!
chip skew: 209/208 = 1.00
average mf latency per bank:
dram[0]:       5374      5053      6595      7102    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5238      5151      6974      7086    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5033      5063      7259      7247    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5083      5092      7190      7196    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5040      5025      7080      7186    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4972      5059      7238      7107    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        389       356       338       370       386       370       303       292       293       281       310       300       298       295       299       293
dram[1]:        459       383       354       330       369       415       368       375       302       301       295       291       301       305       282       299
dram[2]:        362       371       311       322       375       381       335       366       296       300       285       290       307       295       309       295
dram[3]:        344       397       348       323       366       399       305       370       290       283       282       293       317       325       293       309
dram[4]:        398       373       313       342       372       395       301       290       292       288       283       298       299       305       294       306
dram[5]:        369       371       329       321       377       406       302       290       287       285       287       282       293       302       296       300
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104400 n_nop=90951 n_act=199 n_pre=183 n_ref_event=94894130662992 n_req=12966 n_rd=12861 n_rd_L2_A=0 n_write=0 n_wr_bk=209 bw_util=0.2504
n_activity=47502 dram_eff=0.5503
bk0: 931a 101009i bk1: 912a 101138i bk2: 839a 101767i bk3: 843a 101531i bk4: 832a 102395i bk5: 824a 102297i bk6: 768a 102613i bk7: 768a 102560i bk8: 768a 102610i bk9: 768a 102666i bk10: 768a 102667i bk11: 768a 102559i bk12: 768a 102548i bk13: 768a 102709i bk14: 768a 102714i bk15: 768a 102734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985809
Row_Buffer_Locality_read = 0.989037
Row_Buffer_Locality_write = 0.590476
Bank_Level_Parallism = 1.319824
Bank_Level_Parallism_Col = 0.676934
Bank_Level_Parallism_Ready = 1.075688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.250383 
total_CMD = 104400 
util_bw = 26140 
Wasted_Col = 9210 
Wasted_Row = 1581 
Idle = 67469 

BW Util Bottlenecks: 
RCDc_limit = 1447 
RCDWRc_limit = 221 
WTRc_limit = 138 
RTWc_limit = 447 
CCDLc_limit = 7786 
rwq = 0 
CCDLc_limit_alone = 7708 
WTRc_limit_alone = 138 
RTWc_limit_alone = 369 

Commands details: 
total_CMD = 104400 
n_nop = 90951 
Read = 12861 
Write = 0 
L2_Alloc = 0 
L2_WB = 209 
n_act = 199 
n_pre = 183 
n_ref = 94894130662992 
n_req = 12966 
total_req = 13070 

Dual Bus Interface Util: 
issued_total_row = 382 
issued_total_col = 13070 
Row_Bus_Util =  0.003659 
CoL_Bus_Util = 0.125192 
Either_Row_CoL_Bus_Util = 0.128822 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000223 
queue_avg = 1.196082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.19608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104400 n_nop=90962 n_act=198 n_pre=182 n_ref_event=0 n_req=12956 n_rd=12851 n_rd_L2_A=0 n_write=0 n_wr_bk=209 bw_util=0.2502
n_activity=47755 dram_eff=0.547
bk0: 926a 100932i bk1: 911a 101055i bk2: 836a 101949i bk3: 842a 101837i bk4: 832a 102292i bk5: 824a 102270i bk6: 768a 102510i bk7: 768a 102478i bk8: 768a 102615i bk9: 768a 102659i bk10: 768a 102663i bk11: 768a 102617i bk12: 768a 102658i bk13: 768a 102707i bk14: 768a 102737i bk15: 768a 102778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985875
Row_Buffer_Locality_read = 0.989106
Row_Buffer_Locality_write = 0.590476
Bank_Level_Parallism = 1.311306
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.068910
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.250192 
total_CMD = 104400 
util_bw = 26120 
Wasted_Col = 9379 
Wasted_Row = 1442 
Idle = 67459 

BW Util Bottlenecks: 
RCDc_limit = 1451 
RCDWRc_limit = 234 
WTRc_limit = 206 
RTWc_limit = 460 
CCDLc_limit = 7800 
rwq = 0 
CCDLc_limit_alone = 7706 
WTRc_limit_alone = 196 
RTWc_limit_alone = 376 

Commands details: 
total_CMD = 104400 
n_nop = 90962 
Read = 12851 
Write = 0 
L2_Alloc = 0 
L2_WB = 209 
n_act = 198 
n_pre = 182 
n_ref = 0 
n_req = 12956 
total_req = 13060 

Dual Bus Interface Util: 
issued_total_row = 380 
issued_total_col = 13060 
Row_Bus_Util =  0.003640 
CoL_Bus_Util = 0.125096 
Either_Row_CoL_Bus_Util = 0.128716 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000149 
queue_avg = 1.203285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104400 n_nop=90959 n_act=197 n_pre=181 n_ref_event=0 n_req=12963 n_rd=12859 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.2503
n_activity=47414 dram_eff=0.5512
bk0: 926a 100931i bk1: 913a 101342i bk2: 843a 101701i bk3: 841a 101913i bk4: 832a 102328i bk5: 824a 102303i bk6: 768a 102520i bk7: 768a 102493i bk8: 768a 102616i bk9: 768a 102635i bk10: 768a 102685i bk11: 768a 102720i bk12: 768a 102627i bk13: 768a 102626i bk14: 768a 102761i bk15: 768a 102842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986037
Row_Buffer_Locality_read = 0.989268
Row_Buffer_Locality_write = 0.586538
Bank_Level_Parallism = 1.307865
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.060340
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.250326 
total_CMD = 104400 
util_bw = 26134 
Wasted_Col = 9112 
Wasted_Row = 1614 
Idle = 67540 

BW Util Bottlenecks: 
RCDc_limit = 1427 
RCDWRc_limit = 248 
WTRc_limit = 155 
RTWc_limit = 363 
CCDLc_limit = 7652 
rwq = 0 
CCDLc_limit_alone = 7568 
WTRc_limit_alone = 146 
RTWc_limit_alone = 288 

Commands details: 
total_CMD = 104400 
n_nop = 90959 
Read = 12859 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 197 
n_pre = 181 
n_ref = 0 
n_req = 12963 
total_req = 13067 

Dual Bus Interface Util: 
issued_total_row = 378 
issued_total_col = 13067 
Row_Bus_Util =  0.003621 
CoL_Bus_Util = 0.125163 
Either_Row_CoL_Bus_Util = 0.128745 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000298 
queue_avg = 1.167395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16739
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104400 n_nop=90943 n_act=203 n_pre=187 n_ref_event=0 n_req=12964 n_rd=12860 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.2503
n_activity=47711 dram_eff=0.5478
bk0: 922a 101254i bk1: 914a 101105i bk2: 845a 101683i bk3: 843a 101683i bk4: 832a 102376i bk5: 824a 102414i bk6: 768a 102583i bk7: 768a 102561i bk8: 768a 102677i bk9: 768a 102674i bk10: 768a 102711i bk11: 768a 102639i bk12: 768a 102647i bk13: 768a 102620i bk14: 768a 102780i bk15: 768a 102785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.988958
Row_Buffer_Locality_write = 0.567308
Bank_Level_Parallism = 1.301761
Bank_Level_Parallism_Col = 1.278605
Bank_Level_Parallism_Ready = 1.063394
write_to_read_ratio_blp_rw_average = 0.032519
GrpLevelPara = 1.253797 

BW Util details:
bwutil = 0.250345 
total_CMD = 104400 
util_bw = 26136 
Wasted_Col = 9290 
Wasted_Row = 1483 
Idle = 67491 

BW Util Bottlenecks: 
RCDc_limit = 1400 
RCDWRc_limit = 210 
WTRc_limit = 95 
RTWc_limit = 394 
CCDLc_limit = 7815 
rwq = 0 
CCDLc_limit_alone = 7769 
WTRc_limit_alone = 89 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 104400 
n_nop = 90943 
Read = 12860 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 203 
n_pre = 187 
n_ref = 0 
n_req = 12964 
total_req = 13068 

Dual Bus Interface Util: 
issued_total_row = 390 
issued_total_col = 13068 
Row_Bus_Util =  0.003736 
CoL_Bus_Util = 0.125172 
Either_Row_CoL_Bus_Util = 0.128898 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000074 
queue_avg = 1.189310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.18931
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104400 n_nop=90971 n_act=199 n_pre=183 n_ref_event=4565658604079112714 n_req=12949 n_rd=12845 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.2501
n_activity=47502 dram_eff=0.5496
bk0: 910a 101379i bk1: 913a 101211i bk2: 844a 101857i bk3: 842a 101622i bk4: 832a 102268i bk5: 824a 102276i bk6: 768a 102561i bk7: 768a 102666i bk8: 768a 102632i bk9: 768a 102585i bk10: 768a 102738i bk11: 768a 102678i bk12: 768a 102654i bk13: 768a 102642i bk14: 768a 102799i bk15: 768a 102619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985868
Row_Buffer_Locality_read = 0.989257
Row_Buffer_Locality_write = 0.567308
Bank_Level_Parallism = 1.317701
Bank_Level_Parallism_Col = 1.293275
Bank_Level_Parallism_Ready = 1.066524
write_to_read_ratio_blp_rw_average = 0.031270
GrpLevelPara = 1.268241 

BW Util details:
bwutil = 0.250057 
total_CMD = 104400 
util_bw = 26106 
Wasted_Col = 8980 
Wasted_Row = 1394 
Idle = 67920 

BW Util Bottlenecks: 
RCDc_limit = 1321 
RCDWRc_limit = 233 
WTRc_limit = 140 
RTWc_limit = 351 
CCDLc_limit = 7602 
rwq = 0 
CCDLc_limit_alone = 7561 
WTRc_limit_alone = 137 
RTWc_limit_alone = 313 

Commands details: 
total_CMD = 104400 
n_nop = 90971 
Read = 12845 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 199 
n_pre = 183 
n_ref = 4565658604079112714 
n_req = 12949 
total_req = 13053 

Dual Bus Interface Util: 
issued_total_row = 382 
issued_total_col = 13053 
Row_Bus_Util =  0.003659 
CoL_Bus_Util = 0.125029 
Either_Row_CoL_Bus_Util = 0.128630 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.000447 
queue_avg = 1.110326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.11033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104400 n_nop=90971 n_act=201 n_pre=185 n_ref_event=0 n_req=12944 n_rd=12840 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.25
n_activity=47838 dram_eff=0.5455
bk0: 911a 101217i bk1: 918a 100977i bk2: 842a 101792i bk3: 841a 101764i bk4: 824a 102443i bk5: 824a 102346i bk6: 768a 102646i bk7: 768a 102633i bk8: 768a 102726i bk9: 768a 102692i bk10: 768a 102698i bk11: 768a 102644i bk12: 768a 102671i bk13: 768a 102617i bk14: 768a 102748i bk15: 768a 102702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985708
Row_Buffer_Locality_read = 0.989174
Row_Buffer_Locality_write = 0.557692
Bank_Level_Parallism = 1.302565
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.059220
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.249962 
total_CMD = 104400 
util_bw = 26096 
Wasted_Col = 9157 
Wasted_Row = 1570 
Idle = 67577 

BW Util Bottlenecks: 
RCDc_limit = 1432 
RCDWRc_limit = 249 
WTRc_limit = 133 
RTWc_limit = 394 
CCDLc_limit = 7595 
rwq = 0 
CCDLc_limit_alone = 7510 
WTRc_limit_alone = 126 
RTWc_limit_alone = 316 

Commands details: 
total_CMD = 104400 
n_nop = 90971 
Read = 12840 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 12944 
total_req = 13048 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 13048 
Row_Bus_Util =  0.003697 
CoL_Bus_Util = 0.124981 
Either_Row_CoL_Bus_Util = 0.128630 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000372 
queue_avg = 1.117193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.11719

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8723, Miss = 6868, Miss_rate = 0.787, Pending_hits = 597, Reservation_fails = 342
L2_cache_bank[1]: Access = 8552, Miss = 6842, Miss_rate = 0.800, Pending_hits = 576, Reservation_fails = 2
L2_cache_bank[2]: Access = 8693, Miss = 6869, Miss_rate = 0.790, Pending_hits = 614, Reservation_fails = 245
L2_cache_bank[3]: Access = 8585, Miss = 6837, Miss_rate = 0.796, Pending_hits = 560, Reservation_fails = 5
L2_cache_bank[4]: Access = 8699, Miss = 6883, Miss_rate = 0.791, Pending_hits = 580, Reservation_fails = 147
L2_cache_bank[5]: Access = 8564, Miss = 6836, Miss_rate = 0.798, Pending_hits = 593, Reservation_fails = 1
L2_cache_bank[6]: Access = 8699, Miss = 6871, Miss_rate = 0.790, Pending_hits = 739, Reservation_fails = 116
L2_cache_bank[7]: Access = 8550, Miss = 6841, Miss_rate = 0.800, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[8]: Access = 8559, Miss = 6854, Miss_rate = 0.801, Pending_hits = 685, Reservation_fails = 1
L2_cache_bank[9]: Access = 8561, Miss = 6838, Miss_rate = 0.799, Pending_hits = 576, Reservation_fails = 4
L2_cache_bank[10]: Access = 8555, Miss = 6835, Miss_rate = 0.799, Pending_hits = 641, Reservation_fails = 0
L2_cache_bank[11]: Access = 8556, Miss = 6849, Miss_rate = 0.800, Pending_hits = 559, Reservation_fails = 2
L2_total_cache_accesses = 103296
L2_total_cache_misses = 82223
L2_total_cache_miss_rate = 0.7960
L2_total_cache_pending_hits = 7269
L2_total_cache_reservation_fails = 865
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58019
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 733
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 97512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5274
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 733
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=103296
icnt_total_pkts_simt_to_mem=29787
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.45399
	minimum = 5
	maximum = 54
Network latency average = 6.38725
	minimum = 5
	maximum = 54
Slowest packet = 126775
Flit latency average = 6.33487
	minimum = 5
	maximum = 54
Slowest flit = 129403
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0620647
	minimum = 0.0221824 (at node 0)
	maximum = 0.111535 (at node 15)
Accepted packet rate average = 0.0620647
	minimum = 0.0283702 (at node 19)
	maximum = 0.113325 (at node 4)
Injected flit rate average = 0.06363
	minimum = 0.0247509 (at node 0)
	maximum = 0.111535 (at node 15)
Accepted flit rate average= 0.06363
	minimum = 0.0318337 (at node 22)
	maximum = 0.113325 (at node 4)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.37859 (3 samples)
	minimum = 5 (3 samples)
	maximum = 44.6667 (3 samples)
Network latency average = 6.31108 (3 samples)
	minimum = 5 (3 samples)
	maximum = 44.6667 (3 samples)
Flit latency average = 6.26226 (3 samples)
	minimum = 5 (3 samples)
	maximum = 44.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0608586 (3 samples)
	minimum = 0.0217569 (3 samples)
	maximum = 0.110553 (3 samples)
Accepted packet rate average = 0.0608586 (3 samples)
	minimum = 0.0277497 (3 samples)
	maximum = 0.111007 (3 samples)
Injected flit rate average = 0.0623863 (3 samples)
	minimum = 0.0242636 (3 samples)
	maximum = 0.110553 (3 samples)
Accepted flit rate average = 0.0623863 (3 samples)
	minimum = 0.0310799 (3 samples)
	maximum = 0.111007 (3 samples)
Injected packet size average = 1.0251 (3 samples)
Accepted packet size average = 1.0251 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 668987 (inst/sec)
gpgpu_simulation_rate = 1387 (cycle/sec)
gpgpu_silicon_slowdown = 504686x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c888c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8870..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c886c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8928..

GPGPU-Sim PTX: cudaLaunch for 0x0x564e42e96ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 25754
gpu_sim_insn = 12710760
gpu_ipc =     493.5451
gpu_tot_sim_cycle = 104847
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     484.9260
gpu_tot_issued_cta = 188
gpu_occupancy = 51.6746% 
gpu_tot_occupancy = 51.6690% 
max_total_param_size = 0
gpu_stall_dramfull = 121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3416
partiton_level_parallism_total  =       0.3369
partiton_level_parallism_util =       1.2481
partiton_level_parallism_util_total  =       1.2482
L2_BW  =      29.8000 GB/Sec
L2_BW_total  =      29.3885 GB/Sec
gpu_total_sim_rate=651833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900148
	L1I_total_cache_misses = 1490
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1843, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1720, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1813, Reservation_fails = 9
	L1D_cache_core[3]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1772, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1855, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1746, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1786, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1719, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1735, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1733, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1719, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1717, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1737, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1722, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1728, Reservation_fails = 0
	L1D_total_cache_accesses = 62408
	L1D_total_cache_misses = 35192
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 26345
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 10528
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3358
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3358
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 898658
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1490
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59720
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 900148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 33118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32504
gpgpu_n_mem_write_global = 2688
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3358
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3358
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51072	W0_Idle:77543	W0_Scoreboard:720597	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:872424	WS1:870220	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260032 {8:32504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 246528 {40:744,72:744,136:1200,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5200640 {40:130016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56256 {8:7032,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 459 
max_icnt2mem_latency = 80 
maxmrqlatency = 152 
max_icnt2sh_latency = 58 
averagemflatency = 230 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 8 
mrq_lat_table:32304 	22537 	19077 	14834 	10485 	3005 	1179 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	100286 	36792 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	34907 	285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74001 	58018 	4711 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	202 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      9727      9584     11307     11358     12302     12334     13269     13238     14259     14363     15262     16068     17038     17007     17894     18028 
dram[1]:      9594      9606     11318     11357     12282     12332     13282     13237     14269     14481     15275     16060     17030     17031     17891     18038 
dram[2]:      9612      9590     11319     11622     12307     12349     13291     13276     14272     14472     16119     16060     17024     17029     17891     18024 
dram[3]:      9620      9617     11588     11627     12519     12432     13403     13310     14244     14315     16115     16165     17021     17088     17913     18022 
dram[4]:      9644      9653     11363     11313     12356     12313     13221     13284     14244     14313     16140     16146     17019     17021     17981     18072 
dram[5]:      9715      9663     11369     11297     12354     12294     13219     13271     14363     14278     16069     16141     17009     17021     17991     18063 
average row accesses per activate:
dram[0]: 25.081633 31.076923 23.877550 22.862745 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[1]: 26.170214 27.568182 22.346153 23.755102 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[2]: 23.634615 32.783783 22.862745 25.822222 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[3]: 24.979591 31.179487 21.272728 24.808510 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[4]: 26.888889 31.153847 22.037735 23.755102 140.000000 139.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[5]: 25.765957 31.282051 22.823530 25.822222 140.000000 139.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
average row locality = 103470/1639 = 63.129959
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        69        76        88        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        76        76        82        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1875
min_bank_accesses = 0!
chip skew: 314/312 = 1.01
average mf latency per bank:
dram[0]:       6165      5568      4448      4719    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5709      5650      4679      4730    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5597      5595      4798      4860    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5582      5612      4794      4796    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5566      5607      4761      4823    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5519      5588      4830      4775    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        389       356       338       370       386       370       303       292       293       314       310       300       298       305       299       293
dram[1]:        459       383       354       330       369       415       368       375       302       301       295       291       301       305       282       299
dram[2]:        362       371       311       342       375       381       335       366       296       300       285       290       307       295       309       295
dram[3]:        344       397       348       331       366       399       305       370       290       288       282       293       317       325       293       309
dram[4]:        398       373       406       342       372       395       301       311       292       293       283       298       299       305       294       306
dram[5]:        369       371       365       351       377       406       302       290       287       289       287       282       293       302       296       300
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138394 n_nop=120425 n_act=289 n_pre=273 n_ref_event=94894130662992 n_req=17257 n_rd=17100 n_rd_L2_A=0 n_write=0 n_wr_bk=313 bw_util=0.2516
n_activity=63869 dram_eff=0.5453
bk0: 1194a 134280i bk1: 1174a 134375i bk2: 1126a 134325i bk3: 1126a 134107i bk4: 1120a 135701i bk5: 1120a 135625i bk6: 1024a 135976i bk7: 1024a 135939i bk8: 1024a 135938i bk9: 1024a 136055i bk10: 1024a 136115i bk11: 1024a 135986i bk12: 1024a 135954i bk13: 1024a 136102i bk14: 1024a 136183i bk15: 1024a 136225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984122
Row_Buffer_Locality_read = 0.988070
Row_Buffer_Locality_write = 0.554140
Bank_Level_Parallism = 1.312233
Bank_Level_Parallism_Col = 0.676934
Bank_Level_Parallism_Ready = 1.071728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.251644 
total_CMD = 138394 
util_bw = 34826 
Wasted_Col = 12572 
Wasted_Row = 2250 
Idle = 88746 

BW Util Bottlenecks: 
RCDc_limit = 2031 
RCDWRc_limit = 361 
WTRc_limit = 200 
RTWc_limit = 592 
CCDLc_limit = 10414 
rwq = 0 
CCDLc_limit_alone = 10322 
WTRc_limit_alone = 196 
RTWc_limit_alone = 504 

Commands details: 
total_CMD = 138394 
n_nop = 120425 
Read = 17100 
Write = 0 
L2_Alloc = 0 
L2_WB = 313 
n_act = 289 
n_pre = 273 
n_ref = 94894130662992 
n_req = 17257 
total_req = 17413 

Dual Bus Interface Util: 
issued_total_row = 562 
issued_total_col = 17413 
Row_Bus_Util =  0.004061 
CoL_Bus_Util = 0.125822 
Either_Row_CoL_Bus_Util = 0.129839 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000334 
queue_avg = 1.177920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.17792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138394 n_nop=120421 n_act=293 n_pre=277 n_ref_event=0 n_req=17249 n_rd=17091 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.2515
n_activity=64400 dram_eff=0.5405
bk0: 1192a 134085i bk1: 1175a 134268i bk2: 1120a 134424i bk3: 1124a 134422i bk4: 1120a 135591i bk5: 1120a 135619i bk6: 1024a 135866i bk7: 1024a 135889i bk8: 1024a 135966i bk9: 1024a 136095i bk10: 1024a 136110i bk11: 1024a 136077i bk12: 1024a 136113i bk13: 1024a 136115i bk14: 1024a 136170i bk15: 1024a 136245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983883
Row_Buffer_Locality_read = 0.988005
Row_Buffer_Locality_write = 0.537975
Bank_Level_Parallism = 1.300870
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.062661
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.251528 
total_CMD = 138394 
util_bw = 34810 
Wasted_Col = 12848 
Wasted_Row = 2253 
Idle = 88483 

BW Util Bottlenecks: 
RCDc_limit = 2049 
RCDWRc_limit = 387 
WTRc_limit = 264 
RTWc_limit = 673 
CCDLc_limit = 10530 
rwq = 0 
CCDLc_limit_alone = 10422 
WTRc_limit_alone = 252 
RTWc_limit_alone = 577 

Commands details: 
total_CMD = 138394 
n_nop = 120421 
Read = 17091 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 293 
n_pre = 277 
n_ref = 0 
n_req = 17249 
total_req = 17405 

Dual Bus Interface Util: 
issued_total_row = 570 
issued_total_col = 17405 
Row_Bus_Util =  0.004119 
CoL_Bus_Util = 0.125764 
Either_Row_CoL_Bus_Util = 0.129868 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000111 
queue_avg = 1.186692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18669
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138394 n_nop=120435 n_act=287 n_pre=271 n_ref_event=0 n_req=17250 n_rd=17094 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2515
n_activity=63895 dram_eff=0.5448
bk0: 1191a 134013i bk1: 1175a 134493i bk2: 1126a 134370i bk3: 1122a 134448i bk4: 1120a 135626i bk5: 1120a 135621i bk6: 1024a 135895i bk7: 1024a 135932i bk8: 1024a 136021i bk9: 1024a 136040i bk10: 1024a 136083i bk11: 1024a 136163i bk12: 1024a 136031i bk13: 1024a 136080i bk14: 1024a 136197i bk15: 1024a 136307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984290
Row_Buffer_Locality_read = 0.988241
Row_Buffer_Locality_write = 0.551282
Bank_Level_Parallism = 1.301252
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.058786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.251543 
total_CMD = 138394 
util_bw = 34812 
Wasted_Col = 12465 
Wasted_Row = 2417 
Idle = 88700 

BW Util Bottlenecks: 
RCDc_limit = 2003 
RCDWRc_limit = 393 
WTRc_limit = 207 
RTWc_limit = 542 
CCDLc_limit = 10312 
rwq = 0 
CCDLc_limit_alone = 10219 
WTRc_limit_alone = 198 
RTWc_limit_alone = 458 

Commands details: 
total_CMD = 138394 
n_nop = 120435 
Read = 17094 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 287 
n_pre = 271 
n_ref = 0 
n_req = 17250 
total_req = 17406 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 17406 
Row_Bus_Util =  0.004032 
CoL_Bus_Util = 0.125771 
Either_Row_CoL_Bus_Util = 0.129767 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000278 
queue_avg = 1.164581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138394 n_nop=120416 n_act=292 n_pre=276 n_ref_event=0 n_req=17256 n_rd=17100 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2516
n_activity=63921 dram_eff=0.5448
bk0: 1186a 134361i bk1: 1178a 134219i bk2: 1130a 134319i bk3: 1126a 134394i bk4: 1120a 135685i bk5: 1120a 135737i bk6: 1024a 135937i bk7: 1024a 135986i bk8: 1024a 136120i bk9: 1024a 136075i bk10: 1024a 136104i bk11: 1024a 136091i bk12: 1024a 136037i bk13: 1024a 136044i bk14: 1024a 136241i bk15: 1024a 136248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984006
Row_Buffer_Locality_read = 0.988070
Row_Buffer_Locality_write = 0.538462
Bank_Level_Parallism = 1.297818
Bank_Level_Parallism_Col = 1.274346
Bank_Level_Parallism_Ready = 1.059168
write_to_read_ratio_blp_rw_average = 0.035308
GrpLevelPara = 1.250212 

BW Util details:
bwutil = 0.251629 
total_CMD = 138394 
util_bw = 34824 
Wasted_Col = 12508 
Wasted_Row = 2262 
Idle = 88800 

BW Util Bottlenecks: 
RCDc_limit = 1920 
RCDWRc_limit = 355 
WTRc_limit = 140 
RTWc_limit = 540 
CCDLc_limit = 10423 
rwq = 0 
CCDLc_limit_alone = 10365 
WTRc_limit_alone = 134 
RTWc_limit_alone = 488 

Commands details: 
total_CMD = 138394 
n_nop = 120416 
Read = 17100 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 292 
n_pre = 276 
n_ref = 0 
n_req = 17256 
total_req = 17412 

Dual Bus Interface Util: 
issued_total_row = 568 
issued_total_col = 17412 
Row_Bus_Util =  0.004104 
CoL_Bus_Util = 0.125815 
Either_Row_CoL_Bus_Util = 0.129904 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000111 
queue_avg = 1.177269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.17727
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138394 n_nop=120458 n_act=288 n_pre=272 n_ref_event=4565658604079112714 n_req=17229 n_rd=17073 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2512
n_activity=63921 dram_eff=0.544
bk0: 1172a 134485i bk1: 1177a 134422i bk2: 1128a 134227i bk3: 1124a 134374i bk4: 1120a 135552i bk5: 1112a 135584i bk6: 1024a 135946i bk7: 1024a 136018i bk8: 1024a 136072i bk9: 1024a 135986i bk10: 1024a 136179i bk11: 1024a 136099i bk12: 1024a 136060i bk13: 1024a 136094i bk14: 1024a 136264i bk15: 1024a 136044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984213
Row_Buffer_Locality_read = 0.988286
Row_Buffer_Locality_write = 0.538462
Bank_Level_Parallism = 1.312133
Bank_Level_Parallism_Col = 1.286432
Bank_Level_Parallism_Ready = 1.065237
write_to_read_ratio_blp_rw_average = 0.036353
GrpLevelPara = 1.261049 

BW Util details:
bwutil = 0.251239 
total_CMD = 138394 
util_bw = 34770 
Wasted_Col = 12316 
Wasted_Row = 2161 
Idle = 89147 

BW Util Bottlenecks: 
RCDc_limit = 1884 
RCDWRc_limit = 370 
WTRc_limit = 183 
RTWc_limit = 584 
CCDLc_limit = 10251 
rwq = 0 
CCDLc_limit_alone = 10196 
WTRc_limit_alone = 180 
RTWc_limit_alone = 532 

Commands details: 
total_CMD = 138394 
n_nop = 120458 
Read = 17073 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 288 
n_pre = 272 
n_ref = 4565658604079112714 
n_req = 17229 
total_req = 17385 

Dual Bus Interface Util: 
issued_total_row = 560 
issued_total_col = 17385 
Row_Bus_Util =  0.004046 
CoL_Bus_Util = 0.125620 
Either_Row_CoL_Bus_Util = 0.129601 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000502 
queue_avg = 1.138561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.13856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138394 n_nop=120462 n_act=284 n_pre=268 n_ref_event=0 n_req=17229 n_rd=17073 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2512
n_activity=64331 dram_eff=0.5405
bk0: 1173a 134359i bk1: 1182a 134227i bk2: 1124a 134306i bk3: 1122a 134348i bk4: 1120a 135738i bk5: 1112a 135664i bk6: 1024a 136036i bk7: 1024a 136020i bk8: 1024a 136150i bk9: 1024a 136084i bk10: 1024a 136108i bk11: 1024a 136019i bk12: 1024a 136078i bk13: 1024a 136077i bk14: 1024a 136216i bk15: 1024a 136170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984445
Row_Buffer_Locality_read = 0.988403
Row_Buffer_Locality_write = 0.551282
Bank_Level_Parallism = 1.303591
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.058357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.251239 
total_CMD = 138394 
util_bw = 34770 
Wasted_Col = 12489 
Wasted_Row = 2230 
Idle = 88905 

BW Util Bottlenecks: 
RCDc_limit = 1983 
RCDWRc_limit = 372 
WTRc_limit = 205 
RTWc_limit = 657 
CCDLc_limit = 10222 
rwq = 0 
CCDLc_limit_alone = 10123 
WTRc_limit_alone = 198 
RTWc_limit_alone = 565 

Commands details: 
total_CMD = 138394 
n_nop = 120462 
Read = 17073 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 284 
n_pre = 268 
n_ref = 0 
n_req = 17229 
total_req = 17385 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 17385 
Row_Bus_Util =  0.003989 
CoL_Bus_Util = 0.125620 
Either_Row_CoL_Bus_Util = 0.129572 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000279 
queue_avg = 1.132701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.1327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11592, Miss = 9131, Miss_rate = 0.788, Pending_hits = 747, Reservation_fails = 342
L2_cache_bank[1]: Access = 11406, Miss = 9103, Miss_rate = 0.798, Pending_hits = 743, Reservation_fails = 2
L2_cache_bank[2]: Access = 11548, Miss = 9133, Miss_rate = 0.791, Pending_hits = 768, Reservation_fails = 246
L2_cache_bank[3]: Access = 11438, Miss = 9101, Miss_rate = 0.796, Pending_hits = 741, Reservation_fails = 5
L2_cache_bank[4]: Access = 11552, Miss = 9146, Miss_rate = 0.792, Pending_hits = 754, Reservation_fails = 149
L2_cache_bank[5]: Access = 11422, Miss = 9096, Miss_rate = 0.796, Pending_hits = 807, Reservation_fails = 3
L2_cache_bank[6]: Access = 11548, Miss = 9130, Miss_rate = 0.791, Pending_hits = 899, Reservation_fails = 116
L2_cache_bank[7]: Access = 11396, Miss = 9103, Miss_rate = 0.799, Pending_hits = 751, Reservation_fails = 0
L2_cache_bank[8]: Access = 11412, Miss = 9112, Miss_rate = 0.798, Pending_hits = 885, Reservation_fails = 3
L2_cache_bank[9]: Access = 11410, Miss = 9093, Miss_rate = 0.797, Pending_hits = 772, Reservation_fails = 4
L2_cache_bank[10]: Access = 11424, Miss = 9096, Miss_rate = 0.796, Pending_hits = 815, Reservation_fails = 0
L2_cache_bank[11]: Access = 11410, Miss = 9105, Miss_rate = 0.798, Pending_hits = 748, Reservation_fails = 3
L2_total_cache_accesses = 137558
L2_total_cache_misses = 109349
L2_total_cache_miss_rate = 0.7949
L2_total_cache_pending_hits = 9430
L2_total_cache_reservation_fails = 873
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77184
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5566
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 733
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130016
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 733
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=137558
icnt_total_pkts_simt_to_mem=39671
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.57861
	minimum = 5
	maximum = 56
Network latency average = 6.50588
	minimum = 5
	maximum = 56
Slowest packet = 170122
Flit latency average = 6.45954
	minimum = 5
	maximum = 56
Slowest flit = 173929
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0619249
	minimum = 0.0221325 (at node 0)
	maximum = 0.1114 (at node 15)
Accepted packet rate average = 0.0619249
	minimum = 0.0283839 (at node 17)
	maximum = 0.11307 (at node 6)
Injected flit rate average = 0.0634867
	minimum = 0.0246952 (at node 1)
	maximum = 0.1114 (at node 15)
Accepted flit rate average= 0.0634867
	minimum = 0.0317621 (at node 22)
	maximum = 0.11307 (at node 6)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.4286 (4 samples)
	minimum = 5 (4 samples)
	maximum = 47.5 (4 samples)
Network latency average = 6.35978 (4 samples)
	minimum = 5 (4 samples)
	maximum = 47.5 (4 samples)
Flit latency average = 6.31158 (4 samples)
	minimum = 5 (4 samples)
	maximum = 47.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0611252 (4 samples)
	minimum = 0.0218508 (4 samples)
	maximum = 0.110765 (4 samples)
Accepted packet rate average = 0.0611252 (4 samples)
	minimum = 0.0279082 (4 samples)
	maximum = 0.111523 (4 samples)
Injected flit rate average = 0.0626614 (4 samples)
	minimum = 0.0243715 (4 samples)
	maximum = 0.110765 (4 samples)
Accepted flit rate average = 0.0626614 (4 samples)
	minimum = 0.0312504 (4 samples)
	maximum = 0.111523 (4 samples)
Injected packet size average = 1.02513 (4 samples)
Accepted packet size average = 1.02513 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 18 sec (78 sec)
gpgpu_simulation_rate = 651833 (inst/sec)
gpgpu_simulation_rate = 1344 (cycle/sec)
gpgpu_silicon_slowdown = 520833x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c888c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff602c8870..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c886c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff602c8928..

GPGPU-Sim PTX: cudaLaunch for 0x0x564e42e96ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 24235
gpu_sim_insn = 12070574
gpu_ipc =     498.0637
gpu_tot_sim_cycle = 129082
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     487.3926
gpu_tot_issued_cta = 235
gpu_occupancy = 51.1446% 
gpu_tot_occupancy = 51.5703% 
max_total_param_size = 0
gpu_stall_dramfull = 121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3431
partiton_level_parallism_total  =       0.3381
partiton_level_parallism_util =       1.2429
partiton_level_parallism_util_total  =       1.2472
L2_BW  =      29.8987 GB/Sec
L2_BW_total  =      29.4843 GB/Sec
gpu_total_sim_rate=587977

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1113346
	L1I_total_cache_misses = 1490
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5335, Miss = 3004, Miss_rate = 0.563, Pending_hits = 2259, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5124, Miss = 2898, Miss_rate = 0.566, Pending_hits = 2139, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5337, Miss = 3006, Miss_rate = 0.563, Pending_hits = 2215, Reservation_fails = 9
	L1D_cache_core[3]: Access = 5060, Miss = 2897, Miss_rate = 0.573, Pending_hits = 2127, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5273, Miss = 3005, Miss_rate = 0.570, Pending_hits = 2206, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5060, Miss = 2897, Miss_rate = 0.573, Pending_hits = 2100, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5337, Miss = 3006, Miss_rate = 0.563, Pending_hits = 2199, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5124, Miss = 2898, Miss_rate = 0.566, Pending_hits = 2132, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5272, Miss = 2959, Miss_rate = 0.561, Pending_hits = 2226, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2137, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2052, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2060, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2074, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2138, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2134, Reservation_fails = 0
	L1D_total_cache_accesses = 76733
	L1D_total_cache_misses = 43508
	L1D_total_cache_miss_rate = 0.5670
	L1D_total_cache_pending_hits = 32198
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 13160
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3358
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12680
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3358
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1111856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1490
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 73387
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3346
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1113346

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 39736
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40162
gpgpu_n_mem_write_global = 3346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3358
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3358
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36378
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62080	W0_Idle:86439	W0_Scoreboard:888839	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:1079008	WS1:1076280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 321296 {8:40162,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 306704 {40:926,72:929,136:1491,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6425920 {40:160648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69984 {8:8748,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 459 
max_icnt2mem_latency = 80 
maxmrqlatency = 152 
max_icnt2sh_latency = 58 
averagemflatency = 230 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 8 
mrq_lat_table:40242 	28053 	23550 	18290 	12825 	3489 	1246 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124484 	44942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	43151 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	91015 	71960 	6066 	385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	250 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      9727      9584     11307     11358     12302     12334     13269     13238     14259     14363     15262     16068     17038     17007     17894     18028 
dram[1]:      9594      9606     11318     11357     12282     12332     13282     13237     14269     14481     15275     16060     17030     17031     17891     18038 
dram[2]:      9612      9590     11319     11622     12307     12349     13291     13276     14272     14472     16119     16060     17024     17029     17891     18024 
dram[3]:      9620      9617     11588     11627     12519     12432     13403     13310     14244     14315     16115     16165     17021     17088     17913     18022 
dram[4]:      9644      9653     11363     11313     12356     12313     13221     13284     14244     14313     16140     16146     17019     17021     17981     18072 
dram[5]:      9715      9663     11369     11297     12354     12294     13219     13271     14363     14278     16069     16141     17009     17021     17991     18063 
average row accesses per activate:
dram[0]: 26.000000 31.458334 27.960785 26.830189 131.199997 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[1]: 27.854546 27.925926 26.259260 27.843138 131.199997 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[2]: 25.533333 31.500000 26.830189 30.170214 131.199997 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[3]: 27.672728 31.541666 25.017544 29.020409 130.399994 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[4]: 28.961538 30.280001 25.890909 27.843138 130.399994 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[5]: 26.928572 30.480000 26.792454 30.170214 130.399994 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
average row locality = 127744/1916 = 66.672234
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        90        92        88        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        92        82        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        92        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        92        92        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        92        96        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        92        96        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2088
min_bank_accesses = 0!
chip skew: 350/344 = 1.02
average mf latency per bank:
dram[0]:       5816      5749      5449      5822    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5614      5773      5746      5836    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5503      5747      5891      5947    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5709      5793      5913      5889    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5722      5489      5889      5951    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5632      5520      5945      5858    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        389       356       338       370       386       370       326       305       293       314       310       300       298       305       299       293
dram[1]:        459       383       354       330       369       415       368       375       309       301       295       291       301       305       292       299
dram[2]:        362       371       311       342       375       381       335       366       296       300       285       290       307       295       309       295
dram[3]:        344       397       348       331       366       399       305       370       290       288       282       293       317       325       293       309
dram[4]:        398       373       406       342       372       395       301       311       292       293       285       298       300       305       294       306
dram[5]:        369       371       365       351       377       406       302       318       287       289       287       284       293       302       296       300
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170383 n_nop=148252 n_act=336 n_pre=320 n_ref_event=94894130662992 n_req=21308 n_rd=21132 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.2522
n_activity=78790 dram_eff=0.5453
bk0: 1488a 165209i bk1: 1464a 165403i bk2: 1382a 165689i bk3: 1382a 165517i bk4: 1312a 167263i bk5: 1304a 167162i bk6: 1280a 167369i bk7: 1280a 167347i bk8: 1280a 167343i bk9: 1280a 167461i bk10: 1280a 167565i bk11: 1280a 167428i bk12: 1280a 167419i bk13: 1280a 167526i bk14: 1280a 167593i bk15: 1280a 167598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984935
Row_Buffer_Locality_read = 0.988454
Row_Buffer_Locality_write = 0.562500
Bank_Level_Parallism = 1.304959
Bank_Level_Parallism_Col = 0.676934
Bank_Level_Parallism_Ready = 1.070332
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.252161 
total_CMD = 170383 
util_bw = 42964 
Wasted_Col = 15457 
Wasted_Row = 2616 
Idle = 109346 

BW Util Bottlenecks: 
RCDc_limit = 2397 
RCDWRc_limit = 396 
WTRc_limit = 254 
RTWc_limit = 674 
CCDLc_limit = 12902 
rwq = 0 
CCDLc_limit_alone = 12785 
WTRc_limit_alone = 242 
RTWc_limit_alone = 569 

Commands details: 
total_CMD = 170383 
n_nop = 148252 
Read = 21132 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 336 
n_pre = 320 
n_ref = 94894130662992 
n_req = 21308 
total_req = 21482 

Dual Bus Interface Util: 
issued_total_row = 656 
issued_total_col = 21482 
Row_Bus_Util =  0.003850 
CoL_Bus_Util = 0.126081 
Either_Row_CoL_Bus_Util = 0.129890 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000316 
queue_avg = 1.138570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.13857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170383 n_nop=148255 n_act=339 n_pre=323 n_ref_event=0 n_req=21294 n_rd=21118 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.252
n_activity=79329 dram_eff=0.5412
bk0: 1484a 165014i bk1: 1462a 165319i bk2: 1376a 165826i bk3: 1380a 165855i bk4: 1312a 167112i bk5: 1304a 167199i bk6: 1280a 167234i bk7: 1280a 167273i bk8: 1280a 167324i bk9: 1280a 167535i bk10: 1280a 167533i bk11: 1280a 167514i bk12: 1280a 167544i bk13: 1280a 167587i bk14: 1280a 167601i bk15: 1280a 167636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984784
Row_Buffer_Locality_read = 0.988446
Row_Buffer_Locality_write = 0.545455
Bank_Level_Parallism = 1.297570
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.060397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.251997 
total_CMD = 170383 
util_bw = 42936 
Wasted_Col = 15612 
Wasted_Row = 2636 
Idle = 109199 

BW Util Bottlenecks: 
RCDc_limit = 2380 
RCDWRc_limit = 417 
WTRc_limit = 283 
RTWc_limit = 805 
CCDLc_limit = 12975 
rwq = 0 
CCDLc_limit_alone = 12826 
WTRc_limit_alone = 271 
RTWc_limit_alone = 668 

Commands details: 
total_CMD = 170383 
n_nop = 148255 
Read = 21118 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 339 
n_pre = 323 
n_ref = 0 
n_req = 21294 
total_req = 21468 

Dual Bus Interface Util: 
issued_total_row = 662 
issued_total_col = 21468 
Row_Bus_Util =  0.003885 
CoL_Bus_Util = 0.125998 
Either_Row_CoL_Bus_Util = 0.129872 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000090 
queue_avg = 1.155391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170383 n_nop=148263 n_act=334 n_pre=318 n_ref_event=0 n_req=21300 n_rd=21126 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.2521
n_activity=78807 dram_eff=0.545
bk0: 1484a 165044i bk1: 1466a 165513i bk2: 1382a 165726i bk3: 1378a 165866i bk4: 1312a 167122i bk5: 1304a 167117i bk6: 1280a 167313i bk7: 1280a 167371i bk8: 1280a 167465i bk9: 1280a 167507i bk10: 1280a 167526i bk11: 1280a 167604i bk12: 1280a 167457i bk13: 1280a 167537i bk14: 1280a 167677i bk15: 1280a 167713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985070
Row_Buffer_Locality_read = 0.988592
Row_Buffer_Locality_write = 0.557471
Bank_Level_Parallism = 1.292393
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.056016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.252067 
total_CMD = 170383 
util_bw = 42948 
Wasted_Col = 15393 
Wasted_Row = 2755 
Idle = 109287 

BW Util Bottlenecks: 
RCDc_limit = 2354 
RCDWRc_limit = 426 
WTRc_limit = 261 
RTWc_limit = 665 
CCDLc_limit = 12869 
rwq = 0 
CCDLc_limit_alone = 12747 
WTRc_limit_alone = 250 
RTWc_limit_alone = 554 

Commands details: 
total_CMD = 170383 
n_nop = 148263 
Read = 21126 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 334 
n_pre = 318 
n_ref = 0 
n_req = 21300 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 21474 
Row_Bus_Util =  0.003827 
CoL_Bus_Util = 0.126034 
Either_Row_CoL_Bus_Util = 0.129825 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000271 
queue_avg = 1.112006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11201
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170383 n_nop=148267 n_act=335 n_pre=319 n_ref_event=0 n_req=21292 n_rd=21120 n_rd_L2_A=0 n_write=0 n_wr_bk=344 bw_util=0.252
n_activity=78389 dram_eff=0.5476
bk0: 1476a 165386i bk1: 1468a 165225i bk2: 1386a 165679i bk3: 1382a 165770i bk4: 1304a 167206i bk5: 1304a 167243i bk6: 1280a 167324i bk7: 1280a 167401i bk8: 1280a 167551i bk9: 1280a 167506i bk10: 1280a 167567i bk11: 1280a 167508i bk12: 1280a 167456i bk13: 1280a 167474i bk14: 1280a 167663i bk15: 1280a 167632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985018
Row_Buffer_Locality_read = 0.988542
Row_Buffer_Locality_write = 0.552326
Bank_Level_Parallism = 1.299562
Bank_Level_Parallism_Col = 1.277054
Bank_Level_Parallism_Ready = 1.058615
write_to_read_ratio_blp_rw_average = 0.032795
GrpLevelPara = 1.251062 

BW Util details:
bwutil = 0.251950 
total_CMD = 170383 
util_bw = 42928 
Wasted_Col = 15195 
Wasted_Row = 2559 
Idle = 109701 

BW Util Bottlenecks: 
RCDc_limit = 2249 
RCDWRc_limit = 375 
WTRc_limit = 165 
RTWc_limit = 653 
CCDLc_limit = 12808 
rwq = 0 
CCDLc_limit_alone = 12729 
WTRc_limit_alone = 159 
RTWc_limit_alone = 580 

Commands details: 
total_CMD = 170383 
n_nop = 148267 
Read = 21120 
Write = 0 
L2_Alloc = 0 
L2_WB = 344 
n_act = 335 
n_pre = 319 
n_ref = 0 
n_req = 21292 
total_req = 21464 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 21464 
Row_Bus_Util =  0.003838 
CoL_Bus_Util = 0.125975 
Either_Row_CoL_Bus_Util = 0.129802 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000090 
queue_avg = 1.134902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.1349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170383 n_nop=148296 n_act=334 n_pre=318 n_ref_event=4565658604079112714 n_req=21272 n_rd=21098 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.2517
n_activity=78560 dram_eff=0.546
bk0: 1460a 165436i bk1: 1466a 165352i bk2: 1384a 165642i bk3: 1380a 165830i bk4: 1304a 167095i bk5: 1304a 167082i bk6: 1280a 167391i bk7: 1280a 167444i bk8: 1280a 167484i bk9: 1280a 167365i bk10: 1280a 167569i bk11: 1280a 167526i bk12: 1280a 167486i bk13: 1280a 167492i bk14: 1280a 167703i bk15: 1280a 167453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985051
Row_Buffer_Locality_read = 0.988625
Row_Buffer_Locality_write = 0.551724
Bank_Level_Parallism = 1.307618
Bank_Level_Parallism_Col = 1.283240
Bank_Level_Parallism_Ready = 1.063141
write_to_read_ratio_blp_rw_average = 0.034685
GrpLevelPara = 1.256499 

BW Util details:
bwutil = 0.251739 
total_CMD = 170383 
util_bw = 42892 
Wasted_Col = 15151 
Wasted_Row = 2484 
Idle = 109856 

BW Util Bottlenecks: 
RCDc_limit = 2239 
RCDWRc_limit = 399 
WTRc_limit = 194 
RTWc_limit = 725 
CCDLc_limit = 12749 
rwq = 0 
CCDLc_limit_alone = 12674 
WTRc_limit_alone = 191 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 170383 
n_nop = 148296 
Read = 21098 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 334 
n_pre = 318 
n_ref = 4565658604079112714 
n_req = 21272 
total_req = 21446 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 21446 
Row_Bus_Util =  0.003827 
CoL_Bus_Util = 0.125869 
Either_Row_CoL_Bus_Util = 0.129631 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000498 
queue_avg = 1.105691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.10569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170383 n_nop=148288 n_act=332 n_pre=316 n_ref_event=0 n_req=21278 n_rd=21104 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.2518
n_activity=79486 dram_eff=0.5398
bk0: 1462a 165348i bk1: 1476a 165238i bk2: 1380a 165707i bk3: 1378a 165742i bk4: 1304a 167260i bk5: 1304a 167209i bk6: 1280a 167485i bk7: 1280a 167416i bk8: 1280a 167563i bk9: 1280a 167467i bk10: 1280a 167562i bk11: 1280a 167472i bk12: 1280a 167539i bk13: 1280a 167519i bk14: 1280a 167611i bk15: 1280a 167583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985149
Row_Buffer_Locality_read = 0.988675
Row_Buffer_Locality_write = 0.557471
Bank_Level_Parallism = 1.296529
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.056617
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.251809 
total_CMD = 170383 
util_bw = 42904 
Wasted_Col = 15360 
Wasted_Row = 2587 
Idle = 109532 

BW Util Bottlenecks: 
RCDc_limit = 2342 
RCDWRc_limit = 409 
WTRc_limit = 216 
RTWc_limit = 781 
CCDLc_limit = 12757 
rwq = 0 
CCDLc_limit_alone = 12634 
WTRc_limit_alone = 209 
RTWc_limit_alone = 665 

Commands details: 
total_CMD = 170383 
n_nop = 148288 
Read = 21104 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 332 
n_pre = 316 
n_ref = 0 
n_req = 21278 
total_req = 21452 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 21452 
Row_Bus_Util =  0.003803 
CoL_Bus_Util = 0.125905 
Either_Row_CoL_Bus_Util = 0.129678 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000226 
queue_avg = 1.099470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.09947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14253, Miss = 11288, Miss_rate = 0.792, Pending_hits = 891, Reservation_fails = 342
L2_cache_bank[1]: Access = 14121, Miss = 11248, Miss_rate = 0.797, Pending_hits = 988, Reservation_fails = 2
L2_cache_bank[2]: Access = 14253, Miss = 11286, Miss_rate = 0.792, Pending_hits = 933, Reservation_fails = 246
L2_cache_bank[3]: Access = 14127, Miss = 11248, Miss_rate = 0.796, Pending_hits = 946, Reservation_fails = 5
L2_cache_bank[4]: Access = 14238, Miss = 11305, Miss_rate = 0.794, Pending_hits = 870, Reservation_fails = 149
L2_cache_bank[5]: Access = 14130, Miss = 11241, Miss_rate = 0.796, Pending_hits = 1041, Reservation_fails = 3
L2_cache_bank[6]: Access = 14243, Miss = 11281, Miss_rate = 0.792, Pending_hits = 1038, Reservation_fails = 116
L2_cache_bank[7]: Access = 14096, Miss = 11252, Miss_rate = 0.798, Pending_hits = 958, Reservation_fails = 0
L2_cache_bank[8]: Access = 14128, Miss = 11264, Miss_rate = 0.797, Pending_hits = 1092, Reservation_fails = 3
L2_cache_bank[9]: Access = 14093, Miss = 11253, Miss_rate = 0.798, Pending_hits = 983, Reservation_fails = 4
L2_cache_bank[10]: Access = 14117, Miss = 11252, Miss_rate = 0.797, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[11]: Access = 14107, Miss = 11263, Miss_rate = 0.798, Pending_hits = 898, Reservation_fails = 3
L2_total_cache_accesses = 169906
L2_total_cache_misses = 135181
L2_total_cache_miss_rate = 0.7956
L2_total_cache_pending_hits = 11626
L2_total_cache_reservation_fails = 873
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 95413
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 265
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6918
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 733
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 160648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8748
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 733
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=169906
icnt_total_pkts_simt_to_mem=49045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.49164
	minimum = 5
	maximum = 39
Network latency average = 6.42266
	minimum = 5
	maximum = 39
Slowest packet = 211260
Flit latency average = 6.37795
	minimum = 5
	maximum = 39
Slowest flit = 216178
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0621446
	minimum = 0.0222406 (at node 10)
	maximum = 0.112069 (at node 23)
Accepted packet rate average = 0.0621446
	minimum = 0.0283887 (at node 15)
	maximum = 0.109016 (at node 8)
Injected flit rate average = 0.0637615
	minimum = 0.0247988 (at node 11)
	maximum = 0.112069 (at node 23)
Accepted flit rate average= 0.0637615
	minimum = 0.0318135 (at node 15)
	maximum = 0.109016 (at node 8)
Injected packet length average = 1.02602
Accepted packet length average = 1.02602
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.4412 (5 samples)
	minimum = 5 (5 samples)
	maximum = 45.8 (5 samples)
Network latency average = 6.37235 (5 samples)
	minimum = 5 (5 samples)
	maximum = 45.8 (5 samples)
Flit latency average = 6.32485 (5 samples)
	minimum = 5 (5 samples)
	maximum = 45.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0613291 (5 samples)
	minimum = 0.0219288 (5 samples)
	maximum = 0.111026 (5 samples)
Accepted packet rate average = 0.0613291 (5 samples)
	minimum = 0.0280043 (5 samples)
	maximum = 0.111021 (5 samples)
Injected flit rate average = 0.0628814 (5 samples)
	minimum = 0.024457 (5 samples)
	maximum = 0.111026 (5 samples)
Accepted flit rate average = 0.0628814 (5 samples)
	minimum = 0.031363 (5 samples)
	maximum = 0.111021 (5 samples)
Injected packet size average = 1.02531 (5 samples)
Accepted packet size average = 1.02531 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 47 sec (107 sec)
gpgpu_simulation_rate = 587977 (inst/sec)
gpgpu_simulation_rate = 1206 (cycle/sec)
gpgpu_silicon_slowdown = 580431x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
