xpm_memory.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ram_code.v,verilog,xil_defaultlib,../../../../project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
