module register (
    input logic Clk, Reset, Load, 
    input logic [15:0] data_in, 
    input logic [15:0] data_out
);
    always_ff @( posedge Clk ) 
    begin
        if (Reset)
            data_out <= 16'b0;
        else if (Load)
            data_out <= data_in;    
    end
    
endmodule