// Seed: 558124633
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wire id_2
);
  assign id_2 = id_0 ? 1'd0 : 1;
  wire id_4;
  assign {id_1, 1'b0} = 1 - id_1;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input supply0 id_5
    , id_9,
    input supply0 id_6,
    output supply0 id_7
);
  wire id_10;
  module_0(
      id_6, id_5, id_1
  );
endmodule
