Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c13a46f33ba540d785d9290c94cb91f8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb01_ctrl_aluctrl_alu_behav xil_defaultlib.tb01_ctrl_aluctrl_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CTRL_ALUCTRL_ALU
Compiling module xil_defaultlib.tb01_ctrl_aluctrl_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb01_ctrl_aluctrl_alu_behav
