Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Feb  2 19:22:01 2026
| Host         : DESKTOP-TD9Q979 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Berath/Safety/timing_report.txt
| Design       : ibex_alu_bist_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (115)
6. checking no_output_delay (98)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (115)
--------------------------------
 There are 115 input ports with no input delay specified. (HIGH)

core_sleep_i
operand_a_i[0]
operand_a_i[10]
operand_a_i[11]
operand_a_i[12]
operand_a_i[13]
operand_a_i[14]
operand_a_i[15]
operand_a_i[16]
operand_a_i[17]
operand_a_i[18]
operand_a_i[19]
operand_a_i[1]
operand_a_i[20]
operand_a_i[21]
operand_a_i[22]
operand_a_i[23]
operand_a_i[24]
operand_a_i[25]
operand_a_i[26]
operand_a_i[27]
operand_a_i[28]
operand_a_i[29]
operand_a_i[2]
operand_a_i[30]
operand_a_i[31]
operand_a_i[3]
operand_a_i[4]
operand_a_i[5]
operand_a_i[6]
operand_a_i[7]
operand_a_i[8]
operand_a_i[9]
operand_b_i[0]
operand_b_i[10]
operand_b_i[11]
operand_b_i[12]
operand_b_i[13]
operand_b_i[14]
operand_b_i[15]
operand_b_i[16]
operand_b_i[17]
operand_b_i[18]
operand_b_i[19]
operand_b_i[1]
operand_b_i[20]
operand_b_i[21]
operand_b_i[22]
operand_b_i[23]
operand_b_i[24]
operand_b_i[25]
operand_b_i[26]
operand_b_i[27]
operand_b_i[28]
operand_b_i[29]
operand_b_i[2]
operand_b_i[30]
operand_b_i[31]
operand_b_i[3]
operand_b_i[4]
operand_b_i[5]
operand_b_i[6]
operand_b_i[7]
operand_b_i[8]
operand_b_i[9]
operator_i[0]
operator_i[1]
operator_i[2]
operator_i[3]
operator_i[4]
paddr_i[0]
paddr_i[1]
paddr_i[2]
paddr_i[3]
paddr_i[4]
paddr_i[5]
paddr_i[6]
paddr_i[7]
penable_i
psel_i
pwdata_i[0]
pwdata_i[10]
pwdata_i[11]
pwdata_i[12]
pwdata_i[13]
pwdata_i[14]
pwdata_i[15]
pwdata_i[16]
pwdata_i[17]
pwdata_i[18]
pwdata_i[19]
pwdata_i[1]
pwdata_i[20]
pwdata_i[21]
pwdata_i[22]
pwdata_i[23]
pwdata_i[24]
pwdata_i[25]
pwdata_i[26]
pwdata_i[27]
pwdata_i[28]
pwdata_i[29]
pwdata_i[2]
pwdata_i[30]
pwdata_i[31]
pwdata_i[3]
pwdata_i[4]
pwdata_i[5]
pwdata_i[6]
pwdata_i[7]
pwdata_i[8]
pwdata_i[9]
pwrite_i
rst_ni
sim_fault_inject_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (98)
--------------------------------
 There are 98 ports with no output delay specified. (HIGH)

adder_result_o[0]
adder_result_o[10]
adder_result_o[11]
adder_result_o[12]
adder_result_o[13]
adder_result_o[14]
adder_result_o[15]
adder_result_o[16]
adder_result_o[17]
adder_result_o[18]
adder_result_o[19]
adder_result_o[1]
adder_result_o[20]
adder_result_o[21]
adder_result_o[22]
adder_result_o[23]
adder_result_o[24]
adder_result_o[25]
adder_result_o[26]
adder_result_o[27]
adder_result_o[28]
adder_result_o[29]
adder_result_o[2]
adder_result_o[30]
adder_result_o[31]
adder_result_o[3]
adder_result_o[4]
adder_result_o[5]
adder_result_o[6]
adder_result_o[7]
adder_result_o[8]
adder_result_o[9]
bist_error_irq_o
is_equal_result_o
prdata_o[0]
prdata_o[10]
prdata_o[11]
prdata_o[12]
prdata_o[13]
prdata_o[14]
prdata_o[15]
prdata_o[16]
prdata_o[17]
prdata_o[18]
prdata_o[19]
prdata_o[1]
prdata_o[20]
prdata_o[21]
prdata_o[22]
prdata_o[23]
prdata_o[24]
prdata_o[25]
prdata_o[26]
prdata_o[27]
prdata_o[28]
prdata_o[29]
prdata_o[2]
prdata_o[30]
prdata_o[31]
prdata_o[3]
prdata_o[4]
prdata_o[5]
prdata_o[6]
prdata_o[7]
prdata_o[8]
prdata_o[9]
result_o[0]
result_o[10]
result_o[11]
result_o[12]
result_o[13]
result_o[14]
result_o[15]
result_o[16]
result_o[17]
result_o[18]
result_o[19]
result_o[1]
result_o[20]
result_o[21]
result_o[22]
result_o[23]
result_o[24]
result_o[25]
result_o[26]
result_o[27]
result_o[28]
result_o[29]
result_o[2]
result_o[30]
result_o[31]
result_o[3]
result_o[4]
result_o[5]
result_o[6]
result_o[7]
result_o[8]
result_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.435        0.000                      0                  217        0.131        0.000                      0                  217        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.435        0.000                      0                  217        0.131        0.000                      0                  217        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 2.273ns (51.495%)  route 2.141ns (48.505%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.098 r  u_real_alu/result_raw0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.098    u_real_alu/result_raw0_carry__5_n_0
                                                                      r  u_real_alu/result_raw0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.375 r  u_real_alu/result_raw0_carry__6/O[3]
                         net (fo=1, unplaced)         0.519     5.894    u_bist_ctrl/u_lfsr/data0[3]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.250     6.144 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.358     6.502    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3_n_0
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.105     6.607 r  u_bist_ctrl/u_lfsr/misr_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     6.607    u_bist_ctrl/u_misr/misr_reg_reg[31]_1[3]
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[31]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 2.260ns (51.906%)  route 2.094ns (48.094%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.098 r  u_real_alu/result_raw0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.098    u_real_alu/result_raw0_carry__5_n_0
                                                                      r  u_real_alu/result_raw0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.367 r  u_real_alu/result_raw0_carry__6/O[1]
                         net (fo=2, unplaced)         0.483     5.850    u_bist_ctrl/u_lfsr/data0[1]
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[29]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.245     6.095 r  u_bist_ctrl/u_lfsr/misr_reg[29]_i_2/O
                         net (fo=1, unplaced)         0.347     6.442    u_bist_ctrl/u_lfsr/misr_reg[29]_i_2_n_0
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[29]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.547 r  u_bist_ctrl/u_lfsr/misr_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     6.547    u_bist_ctrl/u_misr/misr_reg_reg[31]_1[1]
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[29]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 2.173ns (50.371%)  route 2.141ns (49.629%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.275 r  u_real_alu/result_raw0_carry__5/O[3]
                         net (fo=2, unplaced)         0.530     5.805    u_bist_ctrl/u_misr/data0[27]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[27]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.250     6.055 r  u_bist_ctrl/u_misr/misr_reg[27]_i_2/O
                         net (fo=1, unplaced)         0.347     6.402    u_bist_ctrl/u_misr/misr_reg[27]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[27]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.507 r  u_bist_ctrl/u_misr/misr_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.507    u_bist_ctrl/u_misr/misr_reg[27]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[27]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 2.160ns (50.776%)  route 2.094ns (49.224%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.267 r  u_real_alu/result_raw0_carry__5/O[1]
                         net (fo=2, unplaced)         0.483     5.750    u_bist_ctrl/u_misr/data0[25]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[25]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.245     5.995 r  u_bist_ctrl/u_misr/misr_reg[25]_i_2/O
                         net (fo=1, unplaced)         0.347     6.342    u_bist_ctrl/u_misr/misr_reg[25]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[25]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.447 r  u_bist_ctrl/u_misr/misr_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     6.447    u_bist_ctrl/u_misr/misr_reg[25]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[25]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 2.073ns (49.193%)  route 2.141ns (50.807%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.175 r  u_real_alu/result_raw0_inferred__0/i__carry__4/O[3]
                         net (fo=2, unplaced)         0.530     5.705    u_bist_ctrl/u_misr/data1[23]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[23]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.250     5.955 r  u_bist_ctrl/u_misr/misr_reg[23]_i_2/O
                         net (fo=1, unplaced)         0.347     6.302    u_bist_ctrl/u_misr/misr_reg[23]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.407 r  u_bist_ctrl/u_misr/misr_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     6.407    u_bist_ctrl/u_misr/misr_reg[23]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[23]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 2.204ns (52.790%)  route 1.971ns (47.210%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.098 r  u_real_alu/result_raw0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.098    u_real_alu/result_raw0_inferred__0/i__carry__5_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.312 r  u_real_alu/result_raw0_inferred__0/i__carry__6/O[2]
                         net (fo=2, unplaced)         0.360     5.672    u_bist_ctrl/u_lfsr/data1[2]
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[30]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.244     5.916 r  u_bist_ctrl/u_lfsr/misr_reg[30]_i_2/O
                         net (fo=1, unplaced)         0.347     6.263    u_bist_ctrl/u_lfsr/misr_reg[30]_i_2_n_0
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[30]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.368 r  u_bist_ctrl/u_lfsr/misr_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     6.368    u_bist_ctrl/u_misr/misr_reg_reg[31]_1[2]
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[30]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 2.173ns (52.273%)  route 1.984ns (47.727%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.098 r  u_real_alu/result_raw0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.098    u_real_alu/result_raw0_inferred__0/i__carry__5_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.287 r  u_real_alu/result_raw0_inferred__0/i__carry__6/O[0]
                         net (fo=2, unplaced)         0.373     5.660    u_bist_ctrl/u_lfsr/data1[0]
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[28]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.238     5.898 r  u_bist_ctrl/u_lfsr/misr_reg[28]_i_2/O
                         net (fo=1, unplaced)         0.347     6.245    u_bist_ctrl/u_lfsr/misr_reg[28]_i_2_n_0
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[28]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.350 r  u_bist_ctrl/u_lfsr/misr_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     6.350    u_bist_ctrl/u_misr/misr_reg_reg[31]_1[0]
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[28]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 2.060ns (49.591%)  route 2.094ns (50.409%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.167 r  u_real_alu/result_raw0_carry__4/O[1]
                         net (fo=2, unplaced)         0.483     5.650    u_bist_ctrl/u_misr/data0[21]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[21]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.245     5.895 r  u_bist_ctrl/u_misr/misr_reg[21]_i_2/O
                         net (fo=1, unplaced)         0.347     6.242    u_bist_ctrl/u_misr/misr_reg[21]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[21]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.347 r  u_bist_ctrl/u_misr/misr_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     6.347    u_bist_ctrl/u_misr/misr_reg[21]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[21]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.973ns (47.958%)  route 2.141ns (52.042%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.075 r  u_real_alu/result_raw0_carry__3/O[3]
                         net (fo=2, unplaced)         0.530     5.605    u_bist_ctrl/u_misr/data0[19]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[19]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.250     5.855 r  u_bist_ctrl/u_misr/misr_reg[19]_i_2/O
                         net (fo=1, unplaced)         0.347     6.202    u_bist_ctrl/u_misr/misr_reg[19]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[19]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.307 r  u_bist_ctrl/u_misr/misr_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     6.307    u_bist_ctrl/u_misr/misr_reg[19]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[19]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 2.104ns (51.632%)  route 1.971ns (48.368%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.212 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[2]
                         net (fo=2, unplaced)         0.360     5.572    u_bist_ctrl/u_misr/data1[26]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[26]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.244     5.816 r  u_bist_ctrl/u_misr/misr_reg[26]_i_2/O
                         net (fo=1, unplaced)         0.347     6.163    u_bist_ctrl/u_misr/misr_reg[26]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[26]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.268 r  u_bist_ctrl/u_misr/misr_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     6.268    u_bist_ctrl/u_misr/misr_reg[26]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439    11.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[26]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_bist_ctrl/u_misr/misr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  5.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.239ns (65.133%)  route 0.128ns (34.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_lfsr/clk_i_IBUF_BUFG
                         FDPE                                         r  u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.780 r  u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.128     0.908    u_bist_ctrl/u_lfsr/lfsr_reg[0]
                                                                      r  u_bist_ctrl/u_lfsr/lfsr_reg[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.006 r  u_bist_ctrl/u_lfsr/lfsr_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.006    u_bist_ctrl/u_lfsr/p_0_out[0]
                         FDPE                                         r  u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_lfsr/clk_i_IBUF_BUFG
                         FDPE                                         r  u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDPE (Hold_fdpe_C_D)         0.091     0.875    u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_bist_ctrl/test_cycle_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/test_cycle_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.670%)  route 0.136ns (36.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/test_cycle_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/test_cycle_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.136     0.917    u_bist_ctrl/test_cycle_cnt_reg_n_0_[1]
                                                                      r  u_bist_ctrl/test_cycle_cnt[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.015 r  u_bist_ctrl/test_cycle_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.015    u_bist_ctrl/test_cycle_cnt[1]
                         FDCE                                         r  u_bist_ctrl/test_cycle_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/test_cycle_cnt_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    u_bist_ctrl/test_cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_idle_det/idle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_idle_det/idle_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_bist_ctrl/u_idle_det/idle_counter_reg[10]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_bist_ctrl/u_idle_det/idle_counter_reg[10]
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter[8]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_bist_ctrl/u_idle_det/idle_counter[8]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_bist_ctrl/u_idle_det/idle_counter[8]_i_3_n_0
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_bist_ctrl/u_idle_det/idle_counter_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_bist_ctrl/u_idle_det/idle_counter_reg[8]_i_1_n_5
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_bist_ctrl/u_idle_det/idle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_idle_det/idle_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_idle_det/idle_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_bist_ctrl/u_idle_det/idle_counter_reg[14]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_bist_ctrl/u_idle_det/idle_counter_reg[14]
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter[12]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_bist_ctrl/u_idle_det/idle_counter[12]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_bist_ctrl/u_idle_det/idle_counter[12]_i_3_n_0
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1_n_5
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_bist_ctrl/u_idle_det/idle_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_idle_det/idle_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_idle_det/idle_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_bist_ctrl/u_idle_det/idle_counter_reg[18]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_bist_ctrl/u_idle_det/idle_counter_reg[18]
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter[16]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_bist_ctrl/u_idle_det/idle_counter[16]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_bist_ctrl/u_idle_det/idle_counter[16]_i_3_n_0
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter_reg[16]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_bist_ctrl/u_idle_det/idle_counter_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_bist_ctrl/u_idle_det/idle_counter_reg[16]_i_1_n_5
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[18]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_bist_ctrl/u_idle_det/idle_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_idle_det/idle_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_idle_det/idle_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_bist_ctrl/u_idle_det/idle_counter_reg[22]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_bist_ctrl/u_idle_det/idle_counter_reg[22]
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter[20]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_bist_ctrl/u_idle_det/idle_counter[20]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_bist_ctrl/u_idle_det/idle_counter[20]_i_3_n_0
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter_reg[20]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_bist_ctrl/u_idle_det/idle_counter_reg[20]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_bist_ctrl/u_idle_det/idle_counter_reg[20]_i_1_n_5
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[22]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_bist_ctrl/u_idle_det/idle_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_idle_det/idle_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_idle_det/idle_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_bist_ctrl/u_idle_det/idle_counter_reg[26]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_bist_ctrl/u_idle_det/idle_counter_reg[26]
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter[24]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_bist_ctrl/u_idle_det/idle_counter[24]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_bist_ctrl/u_idle_det/idle_counter[24]_i_3_n_0
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter_reg[24]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_bist_ctrl/u_idle_det/idle_counter_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_bist_ctrl/u_idle_det/idle_counter_reg[24]_i_1_n_5
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[26]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_bist_ctrl/u_idle_det/idle_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_idle_det/idle_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_idle_det/idle_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_bist_ctrl/u_idle_det/idle_counter_reg[2]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_bist_ctrl/u_idle_det/idle_counter_reg[2]
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_bist_ctrl/u_idle_det/idle_counter[0]_i_4/O
                         net (fo=1, unplaced)         0.000     0.973    u_bist_ctrl/u_idle_det/idle_counter[0]_i_4_n_0
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter_reg[0]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_bist_ctrl/u_idle_det/idle_counter_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_bist_ctrl/u_idle_det/idle_counter_reg[0]_i_2_n_5
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_bist_ctrl/u_idle_det/idle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_idle_det/idle_counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_idle_det/idle_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_bist_ctrl/u_idle_det/idle_counter_reg[30]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_bist_ctrl/u_idle_det/idle_counter_reg[30]
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter[28]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_bist_ctrl/u_idle_det/idle_counter[28]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_bist_ctrl/u_idle_det/idle_counter[28]_i_3_n_0
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter_reg[28]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_bist_ctrl/u_idle_det/idle_counter_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_bist_ctrl/u_idle_det/idle_counter_reg[28]_i_1_n_5
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[30]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_bist_ctrl/u_idle_det/idle_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bist_ctrl/u_idle_det/idle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bist_ctrl/u_idle_det/idle_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_bist_ctrl/u_idle_det/idle_counter_reg[6]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_bist_ctrl/u_idle_det/idle_counter_reg[6]
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter[4]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_bist_ctrl/u_idle_det/idle_counter[4]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_bist_ctrl/u_idle_det/idle_counter[4]_i_3_n_0
                                                                      r  u_bist_ctrl/u_idle_det/idle_counter_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_bist_ctrl/u_idle_det/idle_counter_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_bist_ctrl/u_idle_det/idle_counter_reg[4]_i_1_n_5
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_idle_det/idle_counter_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_bist_ctrl/u_idle_det/idle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408                clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/error_irq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/reg_ctrl_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/reg_ctrl_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/reg_ctrl_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/reg_ctrl_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                u_bist_ctrl/reg_ctrl_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/error_irq_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/error_irq_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/reg_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/reg_ctrl_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/error_irq_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/error_irq_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/reg_ctrl_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                u_bist_ctrl/reg_ctrl_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            adder_result_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 5.009ns (64.772%)  route 2.724ns (35.228%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.219 r  u_real_alu/result_raw0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.219    u_real_alu/result_raw0_carry__5_n_0
                                                                      r  u_real_alu/result_raw0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.496 r  u_real_alu/result_raw0_carry__6/O[3]
                         net (fo=1, unplaced)         0.519     4.015    u_bist_ctrl/u_lfsr/data0[3]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.250     4.265 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.358     4.623    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3_n_0
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.105     4.728 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.373    result_o_OBUF[31]
                                                                      r  adder_result_o_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.733 r  adder_result_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.733    adder_result_o[31]
                                                                      r  adder_result_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            result_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 5.009ns (64.772%)  route 2.724ns (35.228%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.219 r  u_real_alu/result_raw0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.219    u_real_alu/result_raw0_carry__5_n_0
                                                                      r  u_real_alu/result_raw0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.496 r  u_real_alu/result_raw0_carry__6/O[3]
                         net (fo=1, unplaced)         0.519     4.015    u_bist_ctrl/u_lfsr/data0[3]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.250     4.265 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.358     4.623    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3_n_0
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.105     4.728 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.373    result_o_OBUF[31]
                                                                      r  result_o_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.733 r  result_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.733    result_o[31]
                                                                      r  result_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            adder_result_o[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 4.996ns (65.109%)  route 2.677ns (34.891%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.219 r  u_real_alu/result_raw0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.219    u_real_alu/result_raw0_inferred__0/i__carry__5_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.488 r  u_real_alu/result_raw0_inferred__0/i__carry__6/O[1]
                         net (fo=2, unplaced)         0.483     3.971    u_bist_ctrl/u_lfsr/data1[1]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.245     4.216 f  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     4.563    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3_n_0
                                                                      f  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     4.668 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.313    result_o_OBUF[29]
                                                                      r  adder_result_o_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.673 r  adder_result_o_OBUF[29]_inst/O
                         net (fo=0)                   0.000     7.673    adder_result_o[29]
                                                                      r  adder_result_o[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            result_o[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 4.996ns (65.109%)  route 2.677ns (34.891%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.219 r  u_real_alu/result_raw0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.219    u_real_alu/result_raw0_inferred__0/i__carry__5_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.488 r  u_real_alu/result_raw0_inferred__0/i__carry__6/O[1]
                         net (fo=2, unplaced)         0.483     3.971    u_bist_ctrl/u_lfsr/data1[1]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.245     4.216 f  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     4.563    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3_n_0
                                                                      f  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     4.668 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.313    result_o_OBUF[29]
                                                                      r  result_o_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.673 r  result_o_OBUF[29]_inst/O
                         net (fo=0)                   0.000     7.673    result_o[29]
                                                                      r  result_o[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            adder_result_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 4.909ns (64.310%)  route 2.724ns (35.690%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.396 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[3]
                         net (fo=2, unplaced)         0.530     3.926    u_real_alu/data1[27]
                                                                      r  u_real_alu/adder_result_o_OBUF[27]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.250     4.176 f  u_real_alu/adder_result_o_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     4.523    u_bist_ctrl/result_o[27]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[27]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     4.628 r  u_bist_ctrl/adder_result_o_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.273    result_o_OBUF[27]
                                                                      r  adder_result_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.633 r  adder_result_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     7.633    adder_result_o[27]
                                                                      r  adder_result_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            result_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 4.909ns (64.310%)  route 2.724ns (35.690%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.396 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[3]
                         net (fo=2, unplaced)         0.530     3.926    u_real_alu/data1[27]
                                                                      r  u_real_alu/adder_result_o_OBUF[27]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.250     4.176 f  u_real_alu/adder_result_o_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     4.523    u_bist_ctrl/result_o[27]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[27]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     4.628 r  u_bist_ctrl/adder_result_o_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.273    result_o_OBUF[27]
                                                                      r  result_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.633 r  result_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     7.633    result_o[27]
                                                                      r  result_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            adder_result_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 4.896ns (64.648%)  route 2.677ns (35.352%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.388 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[1]
                         net (fo=2, unplaced)         0.483     3.871    u_real_alu/data1[25]
                                                                      r  u_real_alu/adder_result_o_OBUF[25]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.245     4.116 f  u_real_alu/adder_result_o_OBUF[25]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     4.463    u_bist_ctrl/result_o[25]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[25]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     4.568 r  u_bist_ctrl/adder_result_o_OBUF[25]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.213    result_o_OBUF[25]
                                                                      r  adder_result_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.573 r  adder_result_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.573    adder_result_o[25]
                                                                      r  adder_result_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            result_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 4.896ns (64.648%)  route 2.677ns (35.352%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.388 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[1]
                         net (fo=2, unplaced)         0.483     3.871    u_real_alu/data1[25]
                                                                      r  u_real_alu/adder_result_o_OBUF[25]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.245     4.116 f  u_real_alu/adder_result_o_OBUF[25]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     4.463    u_bist_ctrl/result_o[25]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[25]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     4.568 r  u_bist_ctrl/adder_result_o_OBUF[25]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.213    result_o_OBUF[25]
                                                                      r  result_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.573 r  result_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.573    result_o[25]
                                                                      r  result_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            adder_result_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.809ns (63.836%)  route 2.724ns (36.164%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.296 r  u_real_alu/result_raw0_carry__4/O[3]
                         net (fo=2, unplaced)         0.530     3.826    u_real_alu/data0[23]
                                                                      r  u_real_alu/adder_result_o_OBUF[23]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.250     4.076 f  u_real_alu/adder_result_o_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     4.423    u_bist_ctrl/result_o[23]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[23]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     4.528 r  u_bist_ctrl/adder_result_o_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.173    result_o_OBUF[23]
                                                                      r  adder_result_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.533 r  adder_result_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.533    adder_result_o[23]
                                                                      r  adder_result_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            result_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.809ns (63.836%)  route 2.724ns (36.164%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.296 r  u_real_alu/result_raw0_carry__4/O[3]
                         net (fo=2, unplaced)         0.530     3.826    u_real_alu/data0[23]
                                                                      r  u_real_alu/adder_result_o_OBUF[23]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.250     4.076 f  u_real_alu/adder_result_o_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     4.423    u_bist_ctrl/result_o[23]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[23]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     4.528 r  u_bist_ctrl/adder_result_o_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     5.173    result_o_OBUF[23]
                                                                      r  result_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     7.533 r  result_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.533    result_o[23]
                                                                      r  result_o[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sim_fault_inject_i
                            (input port)
  Destination:            adder_result_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sim_fault_inject_i (IN)
                         net (fo=0)                   0.000     0.000    sim_fault_inject_i
                                                                      r  sim_fault_inject_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  sim_fault_inject_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.499    u_bist_ctrl/sim_fault_inject_i_IBUF
                                                                      r  u_bist_ctrl/adder_result_o_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.544 r  u_bist_ctrl/adder_result_o_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.320     0.864    result_o_OBUF[0]
                                                                      r  adder_result_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  adder_result_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.994    adder_result_o[0]
                                                                      r  adder_result_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_b_i[31]
                            (input port)
  Destination:            adder_result_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_b_i[31] (IN)
                         net (fo=0)                   0.000     0.000    operand_b_i[31]
                                                                      r  operand_b_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  operand_b_i_IBUF[31]_inst/O
                         net (fo=6, unplaced)         0.320     0.499    u_bist_ctrl/u_lfsr/operand_b_i_IBUF[0]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.320     0.864    result_o_OBUF[31]
                                                                      r  adder_result_o_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  adder_result_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000     1.994    adder_result_o[31]
                                                                      r  adder_result_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 paddr_i[3]
                            (input port)
  Destination:            prdata_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[3]
                                                                      f  paddr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  paddr_i_IBUF[3]_inst/O
                         net (fo=67, unplaced)        0.320     0.499    u_bist_ctrl/u_misr/paddr_i_IBUF[1]
                                                                      f  u_bist_ctrl/u_misr/prdata_o_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  u_bist_ctrl/u_misr/prdata_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    prdata_o_OBUF[0]
                                                                      r  prdata_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  prdata_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.994    prdata_o[0]
                                                                      r  prdata_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 paddr_i[3]
                            (input port)
  Destination:            prdata_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[3]
                                                                      f  paddr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  paddr_i_IBUF[3]_inst/O
                         net (fo=67, unplaced)        0.320     0.499    u_bist_ctrl/u_misr/paddr_i_IBUF[1]
                                                                      f  u_bist_ctrl/u_misr/prdata_o_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  u_bist_ctrl/u_misr/prdata_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    prdata_o_OBUF[10]
                                                                      r  prdata_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  prdata_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.994    prdata_o[10]
                                                                      r  prdata_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 paddr_i[3]
                            (input port)
  Destination:            prdata_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[3]
                                                                      f  paddr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  paddr_i_IBUF[3]_inst/O
                         net (fo=67, unplaced)        0.320     0.499    u_bist_ctrl/u_misr/paddr_i_IBUF[1]
                                                                      f  u_bist_ctrl/u_misr/prdata_o_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  u_bist_ctrl/u_misr/prdata_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    prdata_o_OBUF[11]
                                                                      r  prdata_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  prdata_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.994    prdata_o[11]
                                                                      r  prdata_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 paddr_i[3]
                            (input port)
  Destination:            prdata_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[3]
                                                                      f  paddr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  paddr_i_IBUF[3]_inst/O
                         net (fo=67, unplaced)        0.320     0.499    u_bist_ctrl/u_misr/paddr_i_IBUF[1]
                                                                      f  u_bist_ctrl/u_misr/prdata_o_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  u_bist_ctrl/u_misr/prdata_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    prdata_o_OBUF[12]
                                                                      r  prdata_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  prdata_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.994    prdata_o[12]
                                                                      r  prdata_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 paddr_i[3]
                            (input port)
  Destination:            prdata_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[3]
                                                                      f  paddr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  paddr_i_IBUF[3]_inst/O
                         net (fo=67, unplaced)        0.320     0.499    u_bist_ctrl/u_misr/paddr_i_IBUF[1]
                                                                      f  u_bist_ctrl/u_misr/prdata_o_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  u_bist_ctrl/u_misr/prdata_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    prdata_o_OBUF[13]
                                                                      r  prdata_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  prdata_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.994    prdata_o[13]
                                                                      r  prdata_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 paddr_i[3]
                            (input port)
  Destination:            prdata_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[3]
                                                                      f  paddr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  paddr_i_IBUF[3]_inst/O
                         net (fo=67, unplaced)        0.320     0.499    u_bist_ctrl/u_misr/paddr_i_IBUF[1]
                                                                      f  u_bist_ctrl/u_misr/prdata_o_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  u_bist_ctrl/u_misr/prdata_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    prdata_o_OBUF[14]
                                                                      r  prdata_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  prdata_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.994    prdata_o[14]
                                                                      r  prdata_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 paddr_i[3]
                            (input port)
  Destination:            prdata_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[3]
                                                                      f  paddr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  paddr_i_IBUF[3]_inst/O
                         net (fo=67, unplaced)        0.320     0.499    u_bist_ctrl/u_misr/paddr_i_IBUF[1]
                                                                      f  u_bist_ctrl/u_misr/prdata_o_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  u_bist_ctrl/u_misr/prdata_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    prdata_o_OBUF[15]
                                                                      r  prdata_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  prdata_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.994    prdata_o[15]
                                                                      r  prdata_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 paddr_i[3]
                            (input port)
  Destination:            prdata_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[3]
                                                                      f  paddr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  paddr_i_IBUF[3]_inst/O
                         net (fo=67, unplaced)        0.320     0.499    u_bist_ctrl/u_misr/paddr_i_IBUF[1]
                                                                      f  u_bist_ctrl/u_misr/prdata_o_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  u_bist_ctrl/u_misr/prdata_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    prdata_o_OBUF[16]
                                                                      r  prdata_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  prdata_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.994    prdata_o[16]
                                                                      r  prdata_o[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_result_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.633ns (62.441%)  route 2.787ns (37.559%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.098 r  u_real_alu/result_raw0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.098    u_real_alu/result_raw0_carry__5_n_0
                                                                      r  u_real_alu/result_raw0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.375 r  u_real_alu/result_raw0_carry__6/O[3]
                         net (fo=1, unplaced)         0.519     5.894    u_bist_ctrl/u_lfsr/data0[3]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.250     6.144 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.358     6.502    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3_n_0
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.105     6.607 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.252    result_o_OBUF[31]
                                                                      r  adder_result_o_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.612 r  adder_result_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.612    adder_result_o[31]
                                                                      r  adder_result_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.633ns (62.441%)  route 2.787ns (37.559%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.098 r  u_real_alu/result_raw0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.098    u_real_alu/result_raw0_carry__5_n_0
                                                                      r  u_real_alu/result_raw0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.375 r  u_real_alu/result_raw0_carry__6/O[3]
                         net (fo=1, unplaced)         0.519     5.894    u_bist_ctrl/u_lfsr/data0[3]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.250     6.144 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.358     6.502    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3_n_0
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.105     6.607 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.252    result_o_OBUF[31]
                                                                      r  result_o_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.612 r  result_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.612    result_o[31]
                                                                      r  result_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_result_o[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.359ns  (logic 4.620ns (62.773%)  route 2.740ns (37.227%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.098 r  u_real_alu/result_raw0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.098    u_real_alu/result_raw0_inferred__0/i__carry__5_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.367 r  u_real_alu/result_raw0_inferred__0/i__carry__6/O[1]
                         net (fo=2, unplaced)         0.483     5.850    u_bist_ctrl/u_lfsr/data1[1]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.245     6.095 f  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     6.442    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3_n_0
                                                                      f  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     6.547 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.192    result_o_OBUF[29]
                                                                      r  adder_result_o_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.552 r  adder_result_o_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.552    adder_result_o[29]
                                                                      r  adder_result_o[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_o[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.359ns  (logic 4.620ns (62.773%)  route 2.740ns (37.227%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.098 r  u_real_alu/result_raw0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.098    u_real_alu/result_raw0_inferred__0/i__carry__5_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.367 r  u_real_alu/result_raw0_inferred__0/i__carry__6/O[1]
                         net (fo=2, unplaced)         0.483     5.850    u_bist_ctrl/u_lfsr/data1[1]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.245     6.095 f  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     6.442    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_3_n_0
                                                                      f  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     6.547 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.192    result_o_OBUF[29]
                                                                      r  result_o_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.552 r  result_o_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.552    result_o[29]
                                                                      r  result_o[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_result_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 4.533ns (61.927%)  route 2.787ns (38.073%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.275 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[3]
                         net (fo=2, unplaced)         0.530     5.805    u_real_alu/data1[27]
                                                                      r  u_real_alu/adder_result_o_OBUF[27]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.250     6.055 f  u_real_alu/adder_result_o_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     6.402    u_bist_ctrl/result_o[27]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[27]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     6.507 r  u_bist_ctrl/adder_result_o_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.152    result_o_OBUF[27]
                                                                      r  adder_result_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.512 r  adder_result_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.512    adder_result_o[27]
                                                                      r  adder_result_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 4.533ns (61.927%)  route 2.787ns (38.073%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.275 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[3]
                         net (fo=2, unplaced)         0.530     5.805    u_real_alu/data1[27]
                                                                      r  u_real_alu/adder_result_o_OBUF[27]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.250     6.055 f  u_real_alu/adder_result_o_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     6.402    u_bist_ctrl/result_o[27]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[27]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     6.507 r  u_bist_ctrl/adder_result_o_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.152    result_o_OBUF[27]
                                                                      r  result_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.512 r  result_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.512    result_o[27]
                                                                      r  result_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_result_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.259ns  (logic 4.520ns (62.260%)  route 2.740ns (37.740%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.267 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[1]
                         net (fo=2, unplaced)         0.483     5.750    u_real_alu/data1[25]
                                                                      r  u_real_alu/adder_result_o_OBUF[25]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.245     5.995 f  u_real_alu/adder_result_o_OBUF[25]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     6.342    u_bist_ctrl/result_o[25]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[25]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     6.447 r  u_bist_ctrl/adder_result_o_OBUF[25]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.092    result_o_OBUF[25]
                                                                      r  adder_result_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.452 r  adder_result_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     9.452    adder_result_o[25]
                                                                      r  adder_result_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.259ns  (logic 4.520ns (62.260%)  route 2.740ns (37.740%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.998 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.998    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.267 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[1]
                         net (fo=2, unplaced)         0.483     5.750    u_real_alu/data1[25]
                                                                      r  u_real_alu/adder_result_o_OBUF[25]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.245     5.995 f  u_real_alu/adder_result_o_OBUF[25]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     6.342    u_bist_ctrl/result_o[25]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[25]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     6.447 r  u_bist_ctrl/adder_result_o_OBUF[25]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.092    result_o_OBUF[25]
                                                                      r  result_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.452 r  result_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     9.452    result_o[25]
                                                                      r  result_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_result_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.433ns (61.400%)  route 2.787ns (38.600%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.175 r  u_real_alu/result_raw0_carry__4/O[3]
                         net (fo=2, unplaced)         0.530     5.705    u_real_alu/data0[23]
                                                                      r  u_real_alu/adder_result_o_OBUF[23]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.250     5.955 f  u_real_alu/adder_result_o_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     6.302    u_bist_ctrl/result_o[23]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[23]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     6.407 r  u_bist_ctrl/adder_result_o_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.052    result_o_OBUF[23]
                                                                      r  adder_result_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.412 r  adder_result_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.412    adder_result_o[23]
                                                                      r  adder_result_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.433ns (61.400%)  route 2.787ns (38.600%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.584     2.193    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  u_bist_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=146, unplaced)       0.708     3.280    u_bist_ctrl/u_lfsr/state[2]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.512 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     4.060    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.490 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.498    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.598 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.698 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.798 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.798    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.898 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.175 r  u_real_alu/result_raw0_carry__4/O[3]
                         net (fo=2, unplaced)         0.530     5.705    u_real_alu/data0[23]
                                                                      r  u_real_alu/adder_result_o_OBUF[23]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.250     5.955 f  u_real_alu/adder_result_o_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.347     6.302    u_bist_ctrl/result_o[23]
                                                                      f  u_bist_ctrl/adder_result_o_OBUF[23]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105     6.407 r  u_bist_ctrl/adder_result_o_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.646     7.052    result_o_OBUF[23]
                                                                      r  result_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.360     9.412 r  result_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.412    result_o[23]
                                                                      r  result_o[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_bist_ctrl/error_irq_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bist_error_irq_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/error_irq_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/error_irq_reg/Q
                         net (fo=1, unplaced)         0.320     1.100    bist_error_irq_o_OBUF
                                                                      r  bist_error_irq_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  bist_error_irq_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.284    bist_error_irq_o
                                                                      r  bist_error_irq_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[0]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[0]
                                                                      r  prdata_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[0]
                                                                      r  prdata_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[10]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[10]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[10]
                                                                      r  prdata_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[10]
                                                                      r  prdata_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[11]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[11]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[11]
                                                                      r  prdata_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[11]
                                                                      r  prdata_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[12]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[12]
                                                                      r  prdata_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[12]
                                                                      r  prdata_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[13]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[13]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[13]
                                                                      r  prdata_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[13]
                                                                      r  prdata_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[14]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[14]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[14]
                                                                      r  prdata_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[14]
                                                                      r  prdata_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[15]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[15]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[15]
                                                                      r  prdata_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[15]
                                                                      r  prdata_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[16]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[16]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[16]
                                                                      r  prdata_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[16]
                                                                      r  prdata_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bist_ctrl/u_misr/misr_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.616%)  route 0.626ns (31.384%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.114     0.639    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_bist_ctrl/u_misr/misr_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.306     1.086    u_bist_ctrl/u_misr/misr_signature[17]
                                                                      r  u_bist_ctrl/u_misr/prdata_o_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.184 r  u_bist_ctrl/u_misr/prdata_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.504    prdata_o_OBUF[17]
                                                                      r  prdata_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.634 r  prdata_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.634    prdata_o[17]
                                                                      r  prdata_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           500 Endpoints
Min Delay           500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 2.649ns (56.034%)  route 2.079ns (43.966%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.219 r  u_real_alu/result_raw0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.219    u_real_alu/result_raw0_carry__5_n_0
                                                                      r  u_real_alu/result_raw0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.496 r  u_real_alu/result_raw0_carry__6/O[3]
                         net (fo=1, unplaced)         0.519     4.015    u_bist_ctrl/u_lfsr/data0[3]
                                                                      r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.250     4.265 r  u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.358     4.623    u_bist_ctrl/u_lfsr/adder_result_o_OBUF[31]_inst_i_3_n_0
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.105     4.728 r  u_bist_ctrl/u_lfsr/misr_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     4.728    u_bist_ctrl/u_misr/misr_reg_reg[31]_1[3]
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[31]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 2.636ns (56.476%)  route 2.032ns (43.524%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.219 r  u_real_alu/result_raw0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.219    u_real_alu/result_raw0_carry__5_n_0
                                                                      r  u_real_alu/result_raw0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.488 r  u_real_alu/result_raw0_carry__6/O[1]
                         net (fo=2, unplaced)         0.483     3.971    u_bist_ctrl/u_lfsr/data0[1]
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[29]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.245     4.216 r  u_bist_ctrl/u_lfsr/misr_reg[29]_i_2/O
                         net (fo=1, unplaced)         0.347     4.563    u_bist_ctrl/u_lfsr/misr_reg[29]_i_2_n_0
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[29]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.668 r  u_bist_ctrl/u_lfsr/misr_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     4.668    u_bist_ctrl/u_misr/misr_reg_reg[31]_1[1]
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[29]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.628ns  (logic 2.549ns (55.084%)  route 2.079ns (44.916%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.396 r  u_real_alu/result_raw0_carry__5/O[3]
                         net (fo=2, unplaced)         0.530     3.926    u_bist_ctrl/u_misr/data0[27]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[27]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.250     4.176 r  u_bist_ctrl/u_misr/misr_reg[27]_i_2/O
                         net (fo=1, unplaced)         0.347     4.523    u_bist_ctrl/u_misr/misr_reg[27]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[27]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.628 r  u_bist_ctrl/u_misr/misr_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     4.628    u_bist_ctrl/u_misr/misr_reg[27]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[27]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 2.536ns (55.523%)  route 2.032ns (44.477%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_carry__4_n_0
                                                                      r  u_real_alu/result_raw0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.388 r  u_real_alu/result_raw0_carry__5/O[1]
                         net (fo=2, unplaced)         0.483     3.871    u_bist_ctrl/u_misr/data0[25]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[25]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.245     4.116 r  u_bist_ctrl/u_misr/misr_reg[25]_i_2/O
                         net (fo=1, unplaced)         0.347     4.463    u_bist_ctrl/u_misr/misr_reg[25]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[25]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.568 r  u_bist_ctrl/u_misr/misr_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     4.568    u_bist_ctrl/u_misr/misr_reg[25]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[25]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 2.449ns (54.092%)  route 2.079ns (45.908%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.296 r  u_real_alu/result_raw0_inferred__0/i__carry__4/O[3]
                         net (fo=2, unplaced)         0.530     3.826    u_bist_ctrl/u_misr/data1[23]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[23]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.250     4.076 r  u_bist_ctrl/u_misr/misr_reg[23]_i_2/O
                         net (fo=1, unplaced)         0.347     4.423    u_bist_ctrl/u_misr/misr_reg[23]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.528 r  u_bist_ctrl/u_misr/misr_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     4.528    u_bist_ctrl/u_misr/misr_reg[23]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[23]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 2.580ns (57.481%)  route 1.909ns (42.519%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.219 r  u_real_alu/result_raw0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.219    u_real_alu/result_raw0_inferred__0/i__carry__5_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.433 r  u_real_alu/result_raw0_inferred__0/i__carry__6/O[2]
                         net (fo=2, unplaced)         0.360     3.793    u_bist_ctrl/u_lfsr/data1[2]
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[30]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.244     4.037 r  u_bist_ctrl/u_lfsr/misr_reg[30]_i_2/O
                         net (fo=1, unplaced)         0.347     4.384    u_bist_ctrl/u_lfsr/misr_reg[30]_i_2_n_0
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[30]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.489 r  u_bist_ctrl/u_lfsr/misr_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     4.489    u_bist_ctrl/u_misr/misr_reg_reg[31]_1[2]
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[30]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 2.549ns (57.019%)  route 1.922ns (42.981%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.219 r  u_real_alu/result_raw0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.219    u_real_alu/result_raw0_inferred__0/i__carry__5_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.408 r  u_real_alu/result_raw0_inferred__0/i__carry__6/O[0]
                         net (fo=2, unplaced)         0.373     3.781    u_bist_ctrl/u_lfsr/data1[0]
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[28]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.238     4.019 r  u_bist_ctrl/u_lfsr/misr_reg[28]_i_2/O
                         net (fo=1, unplaced)         0.347     4.366    u_bist_ctrl/u_lfsr/misr_reg[28]_i_2_n_0
                                                                      r  u_bist_ctrl/u_lfsr/misr_reg[28]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.471 r  u_bist_ctrl/u_lfsr/misr_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     4.471    u_bist_ctrl/u_misr/misr_reg_reg[31]_1[0]
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[28]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.468ns  (logic 2.436ns (54.528%)  route 2.032ns (45.472%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_carry__3_n_0
                                                                      r  u_real_alu/result_raw0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.288 r  u_real_alu/result_raw0_carry__4/O[1]
                         net (fo=2, unplaced)         0.483     3.771    u_bist_ctrl/u_misr/data0[21]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[21]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.245     4.016 r  u_bist_ctrl/u_misr/misr_reg[21]_i_2/O
                         net (fo=1, unplaced)         0.347     4.363    u_bist_ctrl/u_misr/misr_reg[21]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[21]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.468 r  u_bist_ctrl/u_misr/misr_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     4.468    u_bist_ctrl/u_misr/misr_reg[21]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[21]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 2.349ns (53.055%)  route 2.079ns (46.945%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_carry_n_0
                                                                      r  u_real_alu/result_raw0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_carry__0_n_0
                                                                      r  u_real_alu/result_raw0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_carry__1_n_0
                                                                      r  u_real_alu/result_raw0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_carry__2_n_0
                                                                      r  u_real_alu/result_raw0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.196 r  u_real_alu/result_raw0_carry__3/O[3]
                         net (fo=2, unplaced)         0.530     3.726    u_bist_ctrl/u_misr/data0[19]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[19]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.250     3.976 r  u_bist_ctrl/u_misr/misr_reg[19]_i_2/O
                         net (fo=1, unplaced)         0.347     4.323    u_bist_ctrl/u_misr/misr_reg[19]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[19]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.428 r  u_bist_ctrl/u_misr/misr_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     4.428    u_bist_ctrl/u_misr/misr_reg[19]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[19]/C

Slack:                    inf
  Source:                 operand_a_i[1]
                            (input port)
  Destination:            u_bist_ctrl/u_misr/misr_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.389ns  (logic 2.480ns (56.512%)  route 1.909ns (43.488%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  operand_a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a_i[1]
                                                                      r  operand_a_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  operand_a_i_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.646     1.528    u_bist_ctrl/u_lfsr/operand_a_i_IBUF[1]
                                                                      r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  u_bist_ctrl/u_lfsr/result_raw0_carry_i_3/O
                         net (fo=2, unplaced)         0.548     2.181    u_real_alu/alu_operand_a_mux[1]
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.611 r  u_real_alu/result_raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.619    u_real_alu/result_raw0_inferred__0/i__carry_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.719 r  u_real_alu/result_raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.719    u_real_alu/result_raw0_inferred__0/i__carry__0_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.819 r  u_real_alu/result_raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.819    u_real_alu/result_raw0_inferred__0/i__carry__1_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.919 r  u_real_alu/result_raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.919    u_real_alu/result_raw0_inferred__0/i__carry__2_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.019 r  u_real_alu/result_raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    u_real_alu/result_raw0_inferred__0/i__carry__3_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.119 r  u_real_alu/result_raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.119    u_real_alu/result_raw0_inferred__0/i__carry__4_n_0
                                                                      r  u_real_alu/result_raw0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.333 r  u_real_alu/result_raw0_inferred__0/i__carry__5/O[2]
                         net (fo=2, unplaced)         0.360     3.693    u_bist_ctrl/u_misr/data1[26]
                                                                      r  u_bist_ctrl/u_misr/misr_reg[26]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.244     3.937 r  u_bist_ctrl/u_misr/misr_reg[26]_i_2/O
                         net (fo=1, unplaced)         0.347     4.284    u_bist_ctrl/u_misr/misr_reg[26]_i_2_n_0
                                                                      r  u_bist_ctrl/u_misr/misr_reg[26]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.389 r  u_bist_ctrl/u_misr/misr_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     4.389    u_bist_ctrl/u_misr/misr_reg[26]_i_1_n_0
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.439     1.881    u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/u_misr/misr_reg_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwdata_i[0]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[0] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[0]
                                                                      r  pwdata_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[0]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[0]/C

Slack:                    inf
  Source:                 pwdata_i[10]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[10] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[10]
                                                                      r  pwdata_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[10]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[10]/C

Slack:                    inf
  Source:                 pwdata_i[11]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[11] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[11]
                                                                      r  pwdata_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[11]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[11]/C

Slack:                    inf
  Source:                 pwdata_i[12]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[12] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[12]
                                                                      r  pwdata_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[12]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[12]/C

Slack:                    inf
  Source:                 pwdata_i[13]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[13] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[13]
                                                                      r  pwdata_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[13]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[13]/C

Slack:                    inf
  Source:                 pwdata_i[14]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[14] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[14]
                                                                      r  pwdata_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[14]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[14]/C

Slack:                    inf
  Source:                 pwdata_i[15]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[15] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[15]
                                                                      r  pwdata_i_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[15]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[15]/C

Slack:                    inf
  Source:                 pwdata_i[16]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[16] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[16]
                                                                      r  pwdata_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[16]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[16]/C

Slack:                    inf
  Source:                 pwdata_i[17]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[17] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[17]
                                                                      r  pwdata_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[17]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[17]/C

Slack:                    inf
  Source:                 pwdata_i[18]
                            (input port)
  Destination:            u_bist_ctrl/reg_ctrl_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[18] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[18]
                                                                      r  pwdata_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_bist_ctrl/D[18]
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, unplaced)       0.259     0.993    u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_bist_ctrl/reg_ctrl_reg[18]/C





