
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 10.29

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vstart.internal_data[11]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.17    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.75    0.29    0.22    4.41 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.29    0.00    4.41 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.41   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: stage_vl.internal_data[7]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vl.internal_data[7]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_vl.internal_data[7]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.06    0.36    0.36 v stage_vl.internal_data[7]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net121 (net)
                  0.06    0.00    0.36 v _133_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    0.56 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.07    0.00    0.56 v stage_vl.internal_data[7]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vl.internal_data[7]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.17    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.75    0.29    0.22    4.41 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.29    0.00    4.41 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.41   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   20.06   library recovery time
                                 20.06   data required time
-----------------------------------------------------------------------------
                                 20.06   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                 15.65   slack (MET)


Startpoint: vec_data_in_exe[8] (input port clocked by clk)
Endpoint: csr_wr_data_vtype_exe[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.00    0.00    0.00    4.00 v vec_data_in_exe[8] (in)
                                         vec_data_in_exe[8] (net)
                  0.00    0.00    4.00 v input30/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    4.76 v input30/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net30 (net)
                  0.23    0.00    4.76 v _250_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.21    4.96 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _106_ (net)
                  0.25    0.00    4.96 ^ _251_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.07    0.06    5.02 v _251_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net108 (net)
                  0.07    0.00    5.02 v output108/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    5.71 v output108/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         csr_wr_data_vtype_exe[8] (net)
                  0.14    0.00    5.71 v csr_wr_data_vtype_exe[8] (out)
                                  5.71   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                 10.29   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.17    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.75    0.29    0.22    4.41 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.29    0.00    4.41 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.41   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   20.06   library recovery time
                                 20.06   data required time
-----------------------------------------------------------------------------
                                 20.06   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                 15.65   slack (MET)


Startpoint: vec_data_in_exe[8] (input port clocked by clk)
Endpoint: csr_wr_data_vtype_exe[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.00    0.00    0.00    4.00 v vec_data_in_exe[8] (in)
                                         vec_data_in_exe[8] (net)
                  0.00    0.00    4.00 v input30/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    4.76 v input30/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net30 (net)
                  0.23    0.00    4.76 v _250_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.21    4.96 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _106_ (net)
                  0.25    0.00    4.96 ^ _251_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.07    0.06    5.02 v _251_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net108 (net)
                  0.07    0.00    5.02 v output108/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    5.71 v output108/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         csr_wr_data_vtype_exe[8] (net)
                  0.14    0.00    5.71 v csr_wr_data_vtype_exe[8] (out)
                                  5.71   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                 10.29   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.1430654525756836

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4082

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.37400901317596436

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.3765000104904175

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9934

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.87    0.87 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.19    1.06 ^ _117_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.13    1.18 ^ _118_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.18 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.18   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.15   19.85   library setup time
          19.85   data required time
---------------------------------------------------------
          19.85   data required time
          -1.18   data arrival time
---------------------------------------------------------
          18.67   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_vl.internal_data[7]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vl.internal_data[7]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ stage_vl.internal_data[7]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    0.36 v stage_vl.internal_data[7]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    0.56 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.56 v stage_vl.internal_data[7]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.56   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ stage_vl.internal_data[7]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
5.7058

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
10.2942

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
180.416418

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.86e-03   3.40e-04   2.98e-08   3.20e-03  55.8%
Combinational          2.08e-03   4.59e-04   6.82e-08   2.54e-03  44.2%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.94e-03   7.99e-04   2.31e-07   5.74e-03 100.0%
                          86.1%      13.9%       0.0%
