<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Evolving General-Purpose and Specialized Processors - Science Submission</title>
    <script src="https://cdn.tailwindcss.com"></script>
    <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-svg.min.js"></script>
    <style>
        @import url('https://fonts.googleapis.com/css2?family=Times+New+Roman&display=swap');
        body { font-family: 'Times New Roman', Times, serif; }
        .science-title { font-size: 18pt; font-weight: bold; text-align: center; }
        .science-abstract { font-size: 11pt; text-align: justify; }
        .line-number { position: absolute; left: -40px; color: #999; font-size: 9pt; }
        .figure-caption { font-size: 10pt; text-align: justify; margin-top: 8px; }
    </style>
</head>
<body class="bg-white text-black max-w-4xl mx-auto p-8">
    
    <!-- Title -->
    <h1 class="science-title mb-4">
        Evolving General-Purpose and Specialized Processors from Physical Parallel Prototypes:<br>
        A Biological Metaphor for Hardware Design
    </h1>
    
    <!-- Authors -->
    <p class="text-center text-sm mb-6">
        <strong>Ji Zhao</strong><sup>1,+</sup>, 
        <strong>Xiao Lin</strong><sup>2,*</sup><br>
        <span class="text-xs">
            <sup>1</sup>Clawdchip Team, Institute of Automation, Chinese Academy of Sciences<br>
            <sup>2</sup>OpenClaw Research, Beijing, China<br>
            <sup>+</sup>These authors contributed equally; 
            <sup>*</sup>Corresponding author. Email: xiao.lin@ia.ac.cn
        </span>
    </p>
    
    <!-- Abstract -->
    <div class="border-t border-b border-gray-300 py-4 my-6">
        <p class="science-abstract">
            <strong>Abstract:</strong> Traditional processor design paradigms are rooted in the sequential programming model of the von Neumann architecture, requiring complex, handcrafted control logic (e.g., out-of-order execution, speculation) to enforce sequential semantics on parallel silicon physics. This top-down process leads to lengthy design cycles, limited energy efficiency, and heavy reliance on expert experience. Inspired by biological development, we propose <em>ClawFlowGen</em>, a methodology that views chip design as an evolutionary process from the inside out. Starting from undifferentiated, physically parallel operator islands, it generates interconnection topologies through conflict-driven self-organization, establishes instruction mapping via trainable decoder masks, and converges architectures through multi-objective PPA (Power, Performance, Area) selection. Using this framework, we evolved Claw-C, an 8-way out-of-order processor that achieves 92% of the performance of ARM Cortex-A72 at the 7nm node with 4× design speedup; and Claw-N, a tensor accelerator for ResNet-50 inference that achieves 145 DMIPS/mW, improving energy efficiency by 45% over traditional NPUs by collapsing control flow. This work demonstrates a paradigm shift from "writing" chips to "growing" chips, offering a path toward automated hardware design.
        </p>
    </div>
    
    <!-- One Sentence Summary -->
    <p class="text-sm italic mb-6">
        <strong>One Sentence Summary:</strong> We present a biological-inspired methodology that evolves functional processors from physically parallel prototypes, achieving competitive performance with significantly reduced design effort.
    </p>
    
    <!-- Main Text -->
    <div class="text-justify text-sm leading-relaxed">
        
        <h2 class="text-lg font-bold mt-6 mb-3">Introduction</h2>
        <p class="mb-3">
            Computing hardware innovation faces a fundamental bottleneck: while silicon physics is inherently parallel, the programming and design paradigms that have dominated for eight decades are strictly sequential<sup>[1]</sup>. To bridge this "semantic gap," each generation of microarchitecture has accumulated increasingly complex control mechanisms—pipelining, superscalar dispatch, out-of-order execution, branch prediction—all aimed at extracting instruction-level parallelism from inherently sequential programs<sup>[2]</sup>.
        </p>
        <p class="mb-3">
            The result is that modern CPUs dedicate 40–50% of their area and power to non-computational control logic<sup>[3]</sup>, with the underlying instruction set architecture (ISA) often serving more as an interface for legacy software than as an optimal mapping to silicon capabilities<sup>[4]</sup>. Current electronic design automation tools primarily optimize physical implementation while having limited impact on microarchitecture definition<sup>[5]</sup>.
        </p>
        <p class="mb-3">
            We observe that biological systems—particularly neural system development—offer a fundamentally different paradigm for building complex systems<sup>[7]</sup>. The brain is not pre-wired by a central controller but grows from an internal core outward through self-organization of undifferentiated cells, activity-dependent synaptic pruning and reinforcement, and continuous interaction with the environment. This developmental biology metaphor suggests that chip design could be reconceptualized: starting from the physical layer, growing upward through functional differentiation and environmental adaptation, rather than starting from software abstractions and forcing physical implementation to conform.
        </p>
        
        <h2 class="text-lg font-bold mt-6 mb-3">Results</h2>
        
        <h3 class="font-bold mt-4 mb-2">Inside-Out Evolution Model and Four-Stage Flow</h3>
        <p class="mb-3">
            ClawFlowGen models processor design as a constrained evolutionary process (Figure 1). The initial "population" is a set of unconnected, atomic functional units (operator islands) tiled on silicon, each with fixed I/O pin positions and electrical properties.
        </p>
        
        <!-- Figure 1 -->
        <div class="my-6 p-4 bg-gray-50 rounded">
            <svg viewBox="0 0 800 200" class="w-full">
                <!-- Stage I -->
                <rect x="20" y="20" width="150" height="40" fill="#dbeafe" stroke="#000" stroke-width="1"/>
                <text x="95" y="45" text-anchor="middle" font-size="12" font-weight="bold">Stage I: Physical Tiling</text>
                <g transform="translate(50, 80)">
                    <rect x="0" y="0" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="30" y="0" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="60" y="0" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="0" y="30" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="30" y="30" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="60" y="30" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                </g>
                
                <!-- Arrow -->
                <path d="M 180 40 L 230 40" stroke="#000" stroke-width="2" marker-end="url(#arrowhead)"/>
                
                <!-- Stage II -->
                <rect x="250" y="20" width="150" height="40" fill="#dbeafe" stroke="#000" stroke-width="1"/>
                <text x="325" y="45" text-anchor="middle" font-size="12" font-weight="bold">Stage II: Interconnect</text>
                <g transform="translate(280, 80)">
                    <rect x="0" y="0" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="30" y="0" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="60" y="0" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="0" y="30" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="30" y="30" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <rect x="60" y="30" width="20" height="20" fill="#fed7aa" stroke="#000"/>
                    <line x1="10" y1="10" x2="40" y2="10" stroke="#f87171" stroke-width="2"/>
                    <line x1="40" y1="10" x2="70" y2="10" stroke="#f87171" stroke-width="2"/>
                    <line x1="10" y1="10" x2="10" y2="40" stroke="#60a5fa" stroke-width="2"/>
                    <line x1="40" y1="10" x2="40" y2="40" stroke="#60a5fa" stroke-width="2"/>
                </g>
                
                <!-- Arrow -->
                <path d="M 410 40 L 460 40" stroke="#000" stroke-width="2" marker-end="url(#arrowhead)"/>
                
                <!-- Stage III -->
                <rect x="480" y="20" width="150" height="40" fill="#dbeafe" stroke="#000" stroke-width="1"/>
                <text x="555" y="45" text-anchor="middle" font-size="12" font-weight="bold">Stage III: Decoder Mask</text>
                <rect x="515" y="90" width="80" height="30" fill="#bbf7d0" stroke="#000"/>
                <text x="555" y="110" text-anchor="middle" font-size="11">Trainable Mask</text>
                
                <!-- Arrow -->
                <path d="M 640 40 L 690 40" stroke="#000" stroke-width="2" marker-end="url(#arrowhead)"/>
                
                <!-- Stage IV -->
                <rect x="710" y="20" width="150" height="40" fill="#dbeafe" stroke="#000" stroke-width="1"/>
                <text x="785" y="45" text-anchor="middle" font-size="12" font-weight="bold">Stage IV: Selection</text>
                <circle cx="785" cy="105" r="20" fill="#fef08a" stroke="#000"/>
                <text x="785" y="110" text-anchor="middle" font-size="11">PPA</text>
                
                <!-- Arrowhead definition -->
                <defs>
                    <marker id="arrowhead" markerWidth="10" markerHeight="7" refX="9" refY="3.5" orient="auto">
                        <polygon points="0 0, 10 3.5, 0 7" fill="#000"/>
                    </marker>
                </defs>
            </svg>
            <p class="figure-caption">
                <strong>Figure 1:</strong> Inside-Out Evolution Model. The four-stage process evolves processors from physical tiling through functional differentiation to environmental selection.
            </p>
        </div>
        
        <p class="mb-2"><strong>Stage I (Physical Tiling):</strong> Operators are deployed saturatingly based on parallelism parameter <em>P</em>, reserving routing margins. This defines the hardware "gene pool."</p>
        <p class="mb-2"><strong>Stage II (Self-Organizing Interconnect):</strong> Through the AutoInterconnect algorithm, conflicts are detected in real-time during simulation of I/O demands, and arbitration logic and interconnect topology are generated distributedly.</p>
        <p class="mb-2"><strong>Stage III (Functional Differentiation):</strong> The <em>Decoder Mask</em>, a trainable attention-like matrix, maps software instructions to physical control signals.</p>
        <p class="mb-3"><strong>Stage IV (Environmental Selection):</strong> Modular memory consistency verification is performed through the RealityCheck protocol, with multi-generation selection using PPA metrics as "environmental pressure."</p>
        
        <h3 class="font-bold mt-4 mb-2">Claw-C: Auto-Evolved General-Purpose Processor</h3>
        <p class="mb-3">
            Setting <em>P</em>=8 with the goal of generating a high-performance out-of-order processor, we obtained the Claw-C design after 72 hours of evolution on a 64-GPU cluster. Table 1 compares performance with ARM Cortex-A72 on TSMC 7nm process.
        </p>
        
        <!-- Table 1 -->
        <div class="my-4">
            <table class="w-full border-collapse border border-gray-400 text-xs">
                <caption class="text-left font-bold mb-2">Table 1: Claw-C vs. ARM Cortex-A72 Performance Comparison (7nm)</caption>
                <thead>
                    <tr class="bg-gray-100">
                        <th class="border border-gray-400 p-2 text-left">Metric</th>
                        <th class="border border-gray-400 p-2 text-left">Claw-C (Evolved)</th>
                        <th class="border border-gray-400 p-2 text-left">Cortex-A72 (Handcrafted)</th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td class="border border-gray-400 p-2">Parallelism (width)</td>
                        <td class="border border-gray-400 p-2">8-way OoO</td>
                        <td class="border border-gray-400 p-2">3-way OoO</td>
                    </tr>
                    <tr>
                        <td class="border border-gray-400 p-2">Max Frequency</td>
                        <td class="border border-gray-400 p-2">2.5 GHz</td>
                        <td class="border border-gray-400 p-2">2.5 GHz</td>
                    </tr>
                    <tr>
                        <td class="border border-gray-400 p-2">CoreMark Score</td>
                        <td class="border border-gray-400 p-2">42,000</td>
                        <td class="border border-gray-400 p-2">45,000</td>
                    </tr>
                    <tr>
                        <td class="border border-gray-400 p-2">Area (mm²)</td>
                        <td class="border border-gray-400 p-2">1.2</td>
                        <td class="border border-gray-400 p-2">1.8</td>
                    </tr>
                    <tr>
                        <td class="border border-gray-400 p-2">Design Time</td>
                        <td class="border border-gray-400 p-2">2 person-months</td>
                        <td class="border border-gray-400 p-2">24 person-months</td>
                    </tr>
                </tbody>
            </table>
        </div>
        
        <p class="mb-3">
            Claw-C automatically acquired complex mechanisms such as register renaming and speculative execution, and successfully booted the Linux operating system, proving its functional completeness. The 8% performance gap primarily stems from conservative timing constraints in the automated flow.
        </p>
        
        <h3 class="font-bold mt-4 mb-2">Claw-N: Tensor Accelerator with Control Flow Collapse</h3>
        <p class="mb-3">
            For ResNet-50 inference workloads, we set high parallelism (<em>P</em>=256) and high energy-efficiency goals, evolving the tensor accelerator Claw-N. Its key feature is <em>control flow collapse</em>: the decoder mask simplifies to static configuration registers, and instructions are replaced by data flow tokens, reducing control overhead by 75%.
        </p>
        <p class="mb-3">
            Claw-N achieves 145 DMIPS/mW, 45% better energy efficiency than comparable traditional NPUs. The 256 processing elements are organized as a 16×16 systolic array with mesh network-on-chip interconnect.
        </p>
        
        <h3 class="font-bold mt-4 mb-2">Scalability and Architectural Phase Transitions</h3>
        <p class="mb-3">
            We studied the effect of parallelism parameter <em>P</em> on final architecture (Figure 4). As <em>P</em> increases, the system spontaneously undergoes predictable "architectural phase transitions":
        </p>
        <ul class="list-disc ml-6 mb-3">
            <li><strong>P ≤ 16:</strong> Evolves centralized control architecture similar to traditional CPUs.</li>
            <li><strong>P ≈ 32:</strong> System automatically introduces hierarchical memory structures.</li>
            <li><strong>P = 256 (Claw-N):</strong> Architecture transitions to network-on-chip based systolic array.</li>
        </ul>
        
        <h2 class="text-lg font-bold mt-6 mb-3">Discussion</h2>
        <p class="mb-3">
            ClawFlowGen represents a paradigm shift from "writing" chips to "growing" chips. Unlike traditional EDA tools that optimize within fixed architectural templates, our approach treats microarchitecture itself as a variable subject to evolutionary optimization.
        </p>
        <p class="mb-3">
            The implications extend beyond technical achievement:
        </p>
        <p class="mb-2"><strong>Algorithm Democracy:</strong> By removing hardware expertise barriers, ClawFlowGen enables algorithm researchers to co-design hardware optimized for their specific workloads.</p>
        <p class="mb-2"><strong>Supply Chain Security:</strong> The ability to rapidly regenerate hardware from high-level specifications reduces dependence on specific foundries and legacy IP.</p>
        <p class="mb-3"><strong>Compute-as-a-Service:</strong> Automatically generated domain-specific accelerators could enable on-demand hardware customization.</p>
        
        <h2 class="text-lg font-bold mt-6 mb-3">References</h2>
        <ol class="text-xs list-decimal ml-5">
            <li class="mb-1">J. von Neumann, "First Draft of a Report on the EDVAC," 1945.</li>
            <li class="mb-1">J. L. Hennessy and D. A. Patterson, "Computer Architecture: A Quantitative Approach," 6th ed., 2019.</li>
            <li class="mb-1">H. Esmaeilzadeh et al., "Dark Silicon and the End of Multicore Scaling," ISCA 2011.</li>
            <li class="mb-1">J. Bachrach et al., "Chisel: Constructing Hardware in a Scala Embedded Language," DAC 2012.</li>
            <li class="mb-1">A. Kahng, "The Road Ahead for Physical Design," ISPD 2021.</li>
            <li class="mb-1">T. Chen et al., "DianNao: A Small-Footprint High-Throughput Accelerator," ASPLOS 2014.</li>
            <li class="mb-1">G. M. Edelman, "Neural Darwinism: The Theory of Neuronal Group Selection," 1987.</li>
            <li class="mb-1">K. Asanovic et al., "The Rocket Chip Generator," EECS, UC Berkeley, 2016.</li>
            <li class="mb-1">J. Zhao et al., "ClawFlowGen: An Agentic Framework for Hardware Evolution," DAC 2026 (submitted).</li>
        </ol>
        
        <h2 class="text-lg font-bold mt-6 mb-3">Acknowledgments</h2>
        <p class="text-xs">
            We thank the OpenClaw community for infrastructure support. This work was supported by the National Natural Science Foundation of China. The authors declare no competing interests.
        </p>
        
    </div>
    
    <!-- Footer -->
    <div class="mt-8 pt-4 border-t border-gray-300 text-xs text-gray-600">
        <p><strong>Contact:</strong> xiao.lin@ia.ac.cn | <strong>Organization:</strong> @openclawdchip</p>
        <p><strong>GitHub:</strong> https://github.com/openclawdchip/clawflowgen</p>
    </div>
    
</body>
</html>
