Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Raim/Documents/Laboratorio/RaceGear/testbench_isim_beh.exe" -prj "C:/Users/Raim/Documents/Laboratorio/RaceGear/testbench_beh.prj" "testbench" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/RaceGear/VGA_LOGIC.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/RaceGear/rom_Car.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/RaceGear/Main.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/RaceGear/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Raim/Documents/Laboratorio/RaceGear/Main.v" Line 30: Port CLK0 is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 102876 KB
Fuse CPU Usage: 405 ms
Compiling module dcm_clock_divide_by_2
Compiling module dcm_maximum_period_check(clock_n...
Compiling module dcm_maximum_period_check(clock_n...
Compiling module dcm_clock_lost
Compiling module DCM_default
Compiling module rom_Car
Compiling module VGA_LOGIC
Compiling module Main
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable C:/Users/Raim/Documents/Laboratorio/RaceGear/testbench_isim_beh.exe
Fuse Memory Usage: 108168 KB
Fuse CPU Usage: 467 ms
