Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 17:11:13 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #1                                                                                                                                              |  WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |               25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                            23.875 |                0.386 |
| Logic Delay               | 0.096(12%)          | 6.729(29%)                                                                                                                                                                                                                                                                                        | 0.096(25%)           |
| Net Delay                 | 0.763(88%)          | 17.146(71%)                                                                                                                                                                                                                                                                                       | 0.290(75%)           |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                            -0.100 |               -0.029 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                             1.017 |               24.577 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 3%             | 7% x 3%                                                                                                                                                                                                                                                                                           | 0% x 0%              |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               372 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                31 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[3]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                                                              | sr_p.sr_2_15.pt[3]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #2                                                                                                                                              |  WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |               25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                            23.857 |                0.386 |
| Logic Delay               | 0.096(12%)          | 6.614(28%)                                                                                                                                                                                                                                                                                        | 0.095(25%)           |
| Net Delay                 | 0.763(88%)          | 17.243(72%)                                                                                                                                                                                                                                                                                       | 0.291(75%)           |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                            -0.086 |               -0.031 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                             1.049 |               24.575 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 3%             | 9% x 3%                                                                                                                                                                                                                                                                                           | 0% x 0%              |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               372 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                31 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[2]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                                                              | sr_p.sr_2_15.pt[2]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #3                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                                 23.809 |                 0.489 |
| Logic Delay               | 0.096(12%)          | 6.353(27%)                                                                                                                                                                                                                                                                                             | 0.097(20%)            |
| Net Delay                 | 0.763(88%)          | 17.456(73%)                                                                                                                                                                                                                                                                                            | 0.392(80%)            |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                                 -0.094 |                -0.092 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                                  1.089 |                24.411 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 0% x 3%             | 8% x 3%                                                                                                                                                                                                                                                                                                | 2% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    373 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[7]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.roi[7]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_2_15.roi[7]/D |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #4                                                                                                                                              |  WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |               25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                            23.803 |                0.476 |
| Logic Delay               | 0.096(12%)          | 6.511(28%)                                                                                                                                                                                                                                                                                        | 0.096(21%)           |
| Net Delay                 | 0.763(88%)          | 17.292(72%)                                                                                                                                                                                                                                                                                       | 0.380(79%)           |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                            -0.098 |               -0.083 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                             1.091 |               24.432 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 3%             | 8% x 3%                                                                                                                                                                                                                                                                                           | 1% x 0%              |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               372 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                31 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[1]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.pt[1]/D                                                                                                                                                                                                                                                                              | sr_p.sr_2_15.pt[1]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #5                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                                 23.812 |                 0.950 |
| Logic Delay               | 0.096(12%)          | 6.480(28%)                                                                                                                                                                                                                                                                                             | 0.095(10%)            |
| Net Delay                 | 0.763(88%)          | 17.332(72%)                                                                                                                                                                                                                                                                                            | 0.855(89%)            |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                                 -0.089 |                -0.111 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                                  1.091 |                23.931 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 0% x 3%             | 7% x 3%                                                                                                                                                                                                                                                                                                | 0% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    373 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[4]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.roi[4]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_2_15.roi[4]/D |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #6                                                                                                                                              |   WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                            23.801 |                 0.399 |
| Logic Delay               | 0.096(12%)          | 6.554(28%)                                                                                                                                                                                                                                                                                        | 0.096(25%)            |
| Net Delay                 | 0.763(88%)          | 17.247(72%)                                                                                                                                                                                                                                                                                       | 0.303(75%)            |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                            -0.091 |                -0.042 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                             1.100 |                24.551 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                       |
| Bounding Box Size         | 0% x 3%             | 8% x 3%                                                                                                                                                                                                                                                                                           | 0% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               372 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.roi[2]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.roi[2]/D                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.roi[2]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #7                                                                                                                                              |   WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                            23.780 |                 0.694 |
| Logic Delay               | 0.096(12%)          | 6.570(28%)                                                                                                                                                                                                                                                                                        | 0.096(14%)            |
| Net Delay                 | 0.763(88%)          | 17.210(72%)                                                                                                                                                                                                                                                                                       | 0.598(86%)            |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                            -0.089 |                -0.045 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                             1.123 |                24.252 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                       |
| Bounding Box Size         | 0% x 3%             | 7% x 3%                                                                                                                                                                                                                                                                                           | 0% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               372 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.roi[1]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.roi[1]/D                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.roi[1]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #8                                                                                                                                              |  WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |               25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                            23.755 |                0.564 |
| Logic Delay               | 0.096(12%)          | 6.427(28%)                                                                                                                                                                                                                                                                                        | 0.096(18%)           |
| Net Delay                 | 0.763(88%)          | 17.328(72%)                                                                                                                                                                                                                                                                                       | 0.468(82%)           |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                            -0.095 |               -0.032 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                             1.142 |               24.395 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 3%             | 8% x 3%                                                                                                                                                                                                                                                                                           | 0% x 0%              |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               372 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                31 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[0]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.pt[0]/D                                                                                                                                                                                                                                                                              | sr_p.sr_2_15.pt[0]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #9                                                                                                                                              |   WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                            23.755 |                 0.476 |
| Logic Delay               | 0.096(12%)          | 6.561(28%)                                                                                                                                                                                                                                                                                        | 0.096(21%)            |
| Net Delay                 | 0.763(88%)          | 17.194(72%)                                                                                                                                                                                                                                                                                       | 0.380(79%)            |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                            -0.094 |                -0.110 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                             1.143 |                24.405 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                       |
| Bounding Box Size         | 0% x 3%             | 8% x 3%                                                                                                                                                                                                                                                                                           | 0% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               372 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.roi[3]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.roi[3]/D                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.roi[3]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #10                                                                                                                                             |    WorstPath from Dst    |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                   25.000 |
| Path Delay                |               0.859 |                                                                                                                                                                                                                                                                                            23.670 |                    0.345 |
| Logic Delay               | 0.096(12%)          | 6.540(28%)                                                                                                                                                                                                                                                                                        | 0.097(29%)               |
| Net Delay                 | 0.763(88%)          | 17.130(72%)                                                                                                                                                                                                                                                                                       | 0.248(71%)               |
| Clock Skew                |              -0.183 |                                                                                                                                                                                                                                                                                            -0.091 |                   -0.046 |
| Slack                     |              23.950 |                                                                                                                                                                                                                                                                                             1.231 |                   24.601 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                          |
| Bounding Box Size         | 0% x 3%             | 8% x 3%                                                                                                                                                                                                                                                                                           | 0% x 0%                  |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               372 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                31 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[36]/C     | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.sector[0]/C |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1_15.sector[0]/D                                                                                                                                                                                                                                                                          | sr_p.sr_2_15.sector[0]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 6 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 16 | 17 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 28 | 29 | 31 | 32 | 33 | 34 | 37 | 38 | 41 | 43 | 44 | 46 | 47 | 49 | 50 | 53 | 54 | 56 | 57 |
+-----------------+-------------+-----+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 1 | 4 | 11 | 4 | 9 |  1 |  3 |  5 |  4 |  6 |  8 |  8 | 10 |  5 |  5 | 11 |  1 | 12 |  3 |  1 | 10 |  6 |  4 |  3 |  9 |  1 | 15 | 16 |  4 | 12 |  6 |  5 | 15 |  6 |  5 | 11 | 11 |  5 |
+-----------------+-------------+-----+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                          Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                 wrapper | 0.71 |           3.72 |            8100 | 0(0.0%) | 259(5.0%) | 192(3.7%) | 210(4.0%) | 1893(36.4%) | 2644(50.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D002_SHORTSR-freq40retfan16_rev_1 | 0.57 |           4.02 |            5621 | 0(0.0%) | 258(5.0%) | 192(3.8%) | 125(2.4%) | 1893(37.0%) | 2644(51.7%) |          0 |   0 |    0 |    0 |    0 |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       106% | (CLEL_R_X62Y482,CLEM_X64Y485) | wrapper(100%) |            0% |       5.29688 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       108% | (CLEL_R_X62Y494,CLEM_X64Y497) | wrapper(100%) |            0% |        5.4375 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       104% | (CLEM_X66Y468,CLEL_R_X66Y469) | wrapper(100%) |            0% |       4.03125 | 87%          | 0%         |  64% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       101% | (CLEL_R_X62Y465,CLEM_X64Y468) | wrapper(100%) |            0% |       5.52344 | 98%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.006% | (CLEM_X66Y492,CLEM_X67Y495) | wrapper(100%) |            0% |       4.66667 | 81%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.019% | (CLEM_X60Y467,CLEM_X60Y472) | wrapper(100%) |            0% |       5.29167 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.039% | (CLEM_X60Y492,CLEM_X63Y497) | wrapper(100%) |            0% |       5.37083 | 99%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      | Global |                3 |           0.029% | (CLEM_X60Y464,CLEM_X67Y467) | wrapper(100%) |            0% |       5.01302 | 95%          | 0%         |  18% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                0 |           0.001% | (CLEM_X60Y497,CLEM_X60Y497) | wrapper(100%) |            0% |          5.25 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                2 |           0.058% | (CLEM_X64Y492,CLEM_X67Y495) | wrapper(100%) |            0% |       5.08333 | 90%          | 0%         |  16% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                3 |           0.144% | (CLEM_X58Y464,CLEM_X67Y495) | wrapper(100%) |            0% |       5.09531 | 94%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.195% | (CLEM_X57Y471,CLEM_X64Y494) | wrapper(100%) |            0% |       4.38802 | 81%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.126% | (CLEM_X60Y464,CLEM_X67Y471) | wrapper(100%) |            0% |       4.94661 | 94%          | 0%         |  20% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X67Y474 | 395             | 441          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y487 | 395             | 427          | 42%                  | wrapper(100%) | N                   |
| CLEL_R_X66Y489 | 391             | 425          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X67Y476   | 393             | 439          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y488 | 391             | 426          | 41%                  | wrapper(100%) | N                   |
| CLEL_R_X66Y487 | 391             | 427          | 41%                  | wrapper(100%) | N                   |
| CLEL_R_X66Y474 | 391             | 441          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y478 | 391             | 437          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X67Y473   | 393             | 442          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X67Y474   | 393             | 441          | 39%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X62Y466 | 374             | 449          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y467 | 374             | 448          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X63Y466   | 377             | 449          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y468 | 374             | 447          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X63Y468   | 377             | 447          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X61Y468   | 368             | 447          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X61Y467   | 368             | 448          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X63Y467   | 377             | 448          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y469 | 374             | 446          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X61Y466   | 368             | 449          | 34%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


