{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 01:23:31 2017 " "Info: Processing started: Mon Dec 04 01:23:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newfinal -c newfinal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newfinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file newfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 newfinal " "Info: Found entity 1: newfinal" {  } { { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "inputdatacon.v " "Warning: Can't analyze file -- file inputdatacon.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "datapath.v " "Warning: Can't analyze file -- file datapath.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "datapath_test.v " "Warning: Can't analyze file -- file datapath_test.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Info: Found entity 1: output_reg" {  } { { "output_reg.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/output_reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "inputdatacon_test.v " "Warning: Can't analyze file -- file inputdatacon_test.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "result.v " "Warning: Can't analyze file -- file result.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file in_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_controller " "Info: Found entity 1: in_controller" {  } { { "in_controller.v" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_reg " "Info: Found entity 1: out_reg" {  } { { "out_reg.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/out_reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Info: Found entity 1: MAC" {  } { { "MAC.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/MAC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_controller " "Info: Found entity 1: out_controller" {  } { { "out_controller.v" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file in_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 in_reg " "Info: Found entity 1: in_reg" {  } { { "in_reg.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/in_reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cal_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_controller " "Info: Found entity 1: cal_controller" {  } { { "cal_controller.v" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/cal_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff4 " "Info: Found entity 1: lpm_dff4" {  } { { "lpm_dff4.v" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff5 " "Info: Found entity 1: lpm_dff5" {  } { { "lpm_dff5.v" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "newfinal " "Info: Elaborating entity \"newfinal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.tdf 1 1 " "Warning: Using design file lpm_dff1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst9 " "Info: Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst9\"" {  } { { "newfinal.bdf" "inst9" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 488 1776 1920 584 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.tdf" "lpm_ff_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff1:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst9\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff1:inst9\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_controller out_controller:inst12 " "Info: Elaborating entity \"out_controller\" for hierarchy \"out_controller:inst12\"" {  } { { "newfinal.bdf" "inst12" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 472 1536 1704 568 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.tdf 1 1 " "Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst5 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst5\"" {  } { { "newfinal.bdf" "inst5" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 136 1992 2144 216 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "lpm_mux_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux1:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst5\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux1:inst5\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4bc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4bc " "Info: Found entity 1: mux_4bc" {  } { { "db/mux_4bc.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mux_4bc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bc lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated " "Info: Elaborating entity \"mux_4bc\" for hierarchy \"lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst8 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst8\"" {  } { { "newfinal.bdf" "inst8" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 56 1576 1736 280 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux2.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux2.tdf" 58 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 11 " "Info: Parameter \"LPM_SIZE\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux2.tdf" 58 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ncc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ncc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ncc " "Info: Found entity 1: mux_ncc" {  } { { "db/mux_ncc.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mux_ncc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ncc lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated " "Info: Elaborating entity \"mux_ncc\" for hierarchy \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_reg out_reg:inst6 " "Info: Elaborating entity \"out_reg\" for hierarchy \"out_reg:inst6\"" {  } { { "newfinal.bdf" "inst6" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 64 1256 1440 288 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Warning: Primitive \"GND\" of instance \"inst1\" not used" {  } { { "out_reg.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/out_reg.bdf" { { 304 832 864 336 "inst1" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.tdf 1 1 " "Warning: Using design file lpm_dff2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 out_reg:inst6\|lpm_dff2:inst24 " "Info: Elaborating entity \"lpm_dff2\" for hierarchy \"out_reg:inst6\|lpm_dff2:inst24\"" {  } { { "out_reg.bdf" "inst24" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/out_reg.bdf" { { 112 832 976 224 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "lpm_ff_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff2.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff2.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff2.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff2.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.tdf 1 1 " "Warning: Using design file lpm_decode1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_decode1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 out_reg:inst6\|lpm_decode1:inst " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"out_reg:inst6\|lpm_decode1:inst\"" {  } { { "out_reg.bdf" "inst" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/out_reg.bdf" { { 296 624 752 520 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.tdf" "lpm_decode_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_decode1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_decode1.tdf" 57 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Info: Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_decode1.tdf" 57 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5re.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_5re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5re " "Info: Found entity 1: decode_5re" {  } { { "db/decode_5re.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/decode_5re.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5re out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_5re:auto_generated " "Info: Elaborating entity \"decode_5re\" for hierarchy \"out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_5re:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_controller cal_controller:inst18 " "Info: Elaborating entity \"cal_controller\" for hierarchy \"cal_controller:inst18\"" {  } { { "newfinal.bdf" "inst18" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 464 1256 1408 656 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:inst3 " "Info: Elaborating entity \"MAC\" for hierarchy \"MAC:inst3\"" {  } { { "newfinal.bdf" "inst3" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 64 1008 1192 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.tdf 1 1 " "Warning: Using design file lpm_add_sub0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 MAC:inst3\|lpm_add_sub0:inst4 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\"" {  } { { "MAC.bdf" "inst4" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/MAC.bdf" { { 456 1584 1744 552 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "lpm_add_sub_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "lpm_add_sub0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "e:/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "lpm_add_sub0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "e:/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "lpm_add_sub0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "lpm_add_sub0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "lpm_add_sub0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mult1.tdf 1 1 " "Warning: Using design file lpm_mult1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult1 " "Info: Found entity 1: lpm_mult1" {  } { { "lpm_mult1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mult1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult1 MAC:inst3\|lpm_mult1:inst " "Info: Elaborating entity \"lpm_mult1\" for hierarchy \"MAC:inst3\|lpm_mult1:inst\"" {  } { { "MAC.bdf" "inst" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/MAC.bdf" { { 272 1192 1360 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult1.tdf" "lpm_mult_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mult1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mult1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT MAXIMIZE_SPEED=5 " "Info: Parameter \"LPM_HINT\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mult1.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mult1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3rm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_3rm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3rm " "Info: Found entity 1: mult_3rm" {  } { { "db/mult_3rm.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3rm MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated " "Info: Elaborating entity \"mult_3rm\" for hierarchy \"MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 MAC:inst3\|lpm_mux0:inst5 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"MAC:inst3\|lpm_mux0:inst5\"" {  } { { "MAC.bdf" "inst5" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/MAC.bdf" { { 16 536 680 272 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux0.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux0.tdf" 60 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 13 " "Info: Parameter \"LPM_SIZE\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_mux0.tdf" 60 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_abc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_abc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_abc " "Info: Found entity 1: mux_abc" {  } { { "db/mux_abc.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_abc MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated " "Info: Elaborating entity \"mux_abc\" for hierarchy \"MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch0.tdf 1 1 " "Warning: Using design file lpm_latch0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_latch0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 lpm_latch0:inst27 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"lpm_latch0:inst27\"" {  } { { "newfinal.bdf" "inst27" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -424 680 840 -320 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch0:inst27\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.tdf" "lpm_latch_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_latch0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_latch0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_latch0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_controller in_controller:inst1 " "Info: Elaborating entity \"in_controller\" for hierarchy \"in_controller:inst1\"" {  } { { "newfinal.bdf" "inst1" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 472 992 1136 568 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_reg in_reg:inst " "Info: Elaborating entity \"in_reg\" for hierarchy \"in_reg:inst\"" {  } { { "newfinal.bdf" "inst" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 64 376 544 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Warning: Primitive \"GND\" of instance \"inst1\" not used" {  } { { "in_reg.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/in_reg.bdf" { { 280 360 392 312 "inst1" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 in_reg:inst\|lpm_dff0:inst2 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"in_reg:inst\|lpm_dff0:inst2\"" {  } { { "in_reg.bdf" "inst2" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/in_reg.bdf" { { -16 464 608 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.tdf 1 1 " "Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 in_reg:inst\|lpm_decode0:inst " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"in_reg:inst\|lpm_decode0:inst\"" {  } { { "in_reg.bdf" "inst" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/in_reg.bdf" { { 280 160 288 536 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "lpm_decode_component" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_decode0.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_decode0.tdf" 59 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Info: Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/lpm_decode0.tdf" 59 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "438 " "Info: Ignored 438 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "438 " "Info: Ignored 438 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "330 " "Info: Ignored 330 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "330 " "Info: Ignored 330 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~4 " "Info: Register \"in_controller:inst1\|pstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~5 " "Info: Register \"in_controller:inst1\|pstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~6 " "Info: Register \"in_controller:inst1\|pstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~7 " "Info: Register \"in_controller:inst1\|pstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~8 " "Info: Register \"in_controller:inst1\|pstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~4 " "Info: Register \"cal_controller:inst18\|pstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~5 " "Info: Register \"cal_controller:inst18\|pstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~6 " "Info: Register \"cal_controller:inst18\|pstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~7 " "Info: Register \"cal_controller:inst18\|pstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~8 " "Info: Register \"cal_controller:inst18\|pstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~4 " "Info: Register \"out_controller:inst12\|pstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~5 " "Info: Register \"out_controller:inst12\|pstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~6 " "Info: Register \"out_controller:inst12\|pstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~7 " "Info: Register \"out_controller:inst12\|pstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~8 " "Info: Register \"out_controller:inst12\|pstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate.s2 " "Info: Register \"cal_controller:inst18\|pstate.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate.s1 " "Info: Register \"cal_controller:inst18\|pstate.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate.s0 " "Info: Register \"cal_controller:inst18\|pstate.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1343 " "Info: Implemented 1343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1315 " "Info: Implemented 1315 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 01:23:40 2017 " "Info: Processing ended: Mon Dec 04 01:23:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
