$date
	Thu May  4 08:49:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ImmediateGenerator_tb $end
$var wire 32 ! immediate [31:0] $end
$var reg 3 " ImmSrc [2:0] $end
$var reg 32 # instruction [31:0] $end
$scope module ig $end
$var wire 3 $ i_ImmSrc [2:0] $end
$var wire 32 % i_instruction [31:0] $end
$var reg 32 & o_immediate [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b0 !
b0 &
b0 "
b0 $
b1100010000000010110011 #
b1100010000000010110011 %
#20
b11 !
b11 &
b1 "
b1 $
b1100000000000010010011 #
b1100000000000010010011 %
#30
b0 !
b0 &
b10 "
b10 $
b1000001010000000100011 #
b1000001010000000100011 %
#40
b11111111111111111111111111110100 !
b11111111111111111111111111110100 &
b11 "
b11 $
b11111110001000001000101011100011 #
b11111110001000001000101011100011 %
#50
b11111111000111111111000000000000 !
b11111111000111111111000000000000 &
b100 "
b100 $
b11111111000111111111000001101111 #
b11111111000111111111000001101111 %
#60
b101011000000000010 !
b101011000000000010 &
b101 "
b101 $
b1000101011001000110111 #
b1000101011001000110111 %
#70
