
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.059037                       # Number of seconds simulated
sim_ticks                                 59037399000                       # Number of ticks simulated
final_tick                               11922496250500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82525                       # Simulator instruction rate (inst/s)
host_op_rate                                   147804                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48720733                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216308                       # Number of bytes of host memory used
host_seconds                                  1211.75                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     179102037                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst           2707456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           6681472                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9388928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst      2707456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         2707456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       534080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            534080                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              42304                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             104398                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                146702                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8345                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8345                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             45860015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            113173550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               159033564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        45860015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           45860015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9046469                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9046469                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9046469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            45860015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           113173550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              168080033                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         148909                       # number of replacements
system.l2.tagsinuse                        870.833114                       # Cycle average of tags in use
system.l2.total_refs                          1572928                       # Total number of references to valid blocks.
system.l2.sampled_refs                         149778                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.501729                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            76.167712                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             331.435991                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             463.229411                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.074383                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.323668                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.452372                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.850423                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               238233                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              1217219                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1455452                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           239570                       # number of Writeback hits
system.l2.Writeback_hits::total                239570                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             125410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                125410                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                238233                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1342629                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1580862                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               238233                       # number of overall hits
system.l2.overall_hits::cpu.data              1342629                       # number of overall hits
system.l2.overall_hits::total                 1580862                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              42304                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              95861                       # number of ReadReq misses
system.l2.ReadReq_misses::total                138165                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             8537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8537                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               42304                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              104398                       # number of demand (read+write) misses
system.l2.demand_misses::total                 146702                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              42304                       # number of overall misses
system.l2.overall_misses::cpu.data             104398                       # number of overall misses
system.l2.overall_misses::total                146702                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst   2212966500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   5037381500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7250348000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data       105000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       105000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    444491500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     444491500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst    2212966500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5481873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7694839500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   2212966500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5481873000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7694839500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           280537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1313080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1593617                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       239570                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            239570                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         133947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133947                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            280537                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1447027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1727564                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           280537                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1447027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1727564                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.150797                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.073005                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.086699                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.063734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063734                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.150797                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.072147                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084918                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.150797                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.072147                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084918                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52311.046237                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52548.810257                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52476.010567                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data        52500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        52500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52066.475343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52066.475343                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52311.046237                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52509.367996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52452.178566                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52311.046237                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52509.367996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52452.178566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8345                       # number of writebacks
system.l2.writebacks::total                      8345                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst         42304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         95861                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           138165                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         8537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8537                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          42304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         104398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            146702                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         42304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        104398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           146702                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst   1695314000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   3869242000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5564556000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    341753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    341753000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1695314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4210995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5906309000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1695314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4210995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5906309000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.150797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.073005                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.086699                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.063734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063734                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.150797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.072147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084918                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.150797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.072147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084918                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40074.555598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40363.046494                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40274.715015                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        40000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        40000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40031.978447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40031.978447                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40074.555598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40335.973869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40260.589494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40074.555598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40335.973869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40260.589494                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20017824                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20017824                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1275623                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13121421                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12802030                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.565881                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        118074798                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           26213156                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      116976962                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20017824                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12802030                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      61115853                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6515367                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               19380748                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            32                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  19173325                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                243599                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          111947132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.876363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.882190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 52358919     46.77%     46.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3853973      3.44%     50.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6142642      5.49%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4452155      3.98%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 45139443     40.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            111947132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.169535                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.990702                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30467296                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17656000                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  57159468                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1427015                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5237339                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              206343045                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5237339                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 32312595                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                14289094                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55560905                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4547186                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              203530220                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               3090516                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                120873                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           203802391                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             517342491                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        397733344                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         119609147                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             180250901                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 23551463                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9313424                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             38392216                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16698145                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1162852                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            32358                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  197958978                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 190436985                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2105543                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        18478627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     26258682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     111947132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.701133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.307427                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            30501274     27.25%     27.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17673010     15.79%     43.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26785257     23.93%     66.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28756903     25.69%     92.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8230688      7.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       111947132                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2386448     19.18%     19.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              10053564     80.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1302432      0.68%      0.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             113914206     59.82%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            22427108     11.78%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37057885     19.46%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15735354      8.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              190436985                       # Type of FU issued
system.cpu.iq.rate                           1.612850                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12440012                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.065324                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          418931543                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         172164431                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    149845691                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            88435110                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           44275780                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     38358930                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              152674578                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                48899987                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3015830                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3629869                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         7978                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2603                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2123330                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2792                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           495                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5237339                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  789616                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10598                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           197958981                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1336659                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              38392216                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16698145                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  3                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2603                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         647351                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       693308                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1340659                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             189132923                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36664385                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1304058                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     52236834                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17921102                       # Number of branches executed
system.cpu.iew.exec_stores                   15572449                       # Number of stores executed
system.cpu.iew.exec_rate                     1.601806                       # Inst execution rate
system.cpu.iew.wb_sent                      188439989                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     188204621                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 131106670                       # num instructions producing a value
system.cpu.iew.wb_consumers                 217616007                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.593944                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.602468                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        18856928                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts           1275627                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    106709793                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.678403                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.687670                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     43342606     40.62%     40.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15803216     14.81%     55.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8206137      7.69%     63.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10544789      9.88%     73.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28813045     27.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    106709793                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              179102037                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       49337157                       # Number of memory references committed
system.cpu.commit.loads                      34762346                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   17393916                       # Number of branches committed
system.cpu.commit.fp_insts                   37617909                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 159048276                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28813045                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    275855713                       # The number of ROB reads
system.cpu.rob.rob_writes                   401160829                       # The number of ROB writes
system.cpu.timesIdled                          212963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         6127666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     179102037                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.180748                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.180748                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.846921                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.846921                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                333412912                       # number of integer regfile reads
system.cpu.int_regfile_writes               155499068                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  57179310                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 33736264                       # number of floating regfile writes
system.cpu.misc_regfile_reads                89321431                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 280152                       # number of replacements
system.cpu.icache.tagsinuse                383.851414                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18881441                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 280536                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  67.304877                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     383.851414                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.749710                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.749710                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18881441                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18881441                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18881441                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18881441                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18881441                       # number of overall hits
system.cpu.icache.overall_hits::total        18881441                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       291884                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        291884                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       291884                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         291884                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       291884                       # number of overall misses
system.cpu.icache.overall_misses::total        291884                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5542506500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5542506500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5542506500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5542506500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5542506500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5542506500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     19173325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19173325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     19173325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19173325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     19173325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19173325                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.015223                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015223                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.015223                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015223                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.015223                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015223                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18988.730112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18988.730112                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 18988.730112                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18988.730112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 18988.730112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18988.730112                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        11344                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11344                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        11344                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11344                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        11344                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11344                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       280540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       280540                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       280540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       280540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       280540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       280540                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4893287000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4893287000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4893287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4893287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4893287000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4893287000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.014632                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014632                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.014632                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014632                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.014632                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014632                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17442.386112                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17442.386112                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17442.386112                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17442.386112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17442.386112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17442.386112                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1446600                       # number of replacements
system.cpu.dcache.tagsinuse                418.009862                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45734838                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1447027                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  31.606071                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     418.009862                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.816426                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.816426                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     31296474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31296474                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     14438359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14438359                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45734833                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45734833                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45734833                       # number of overall hits
system.cpu.dcache.overall_hits::total        45734833                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2270278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2270278                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       136452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       136452                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2406730                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2406730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2406730                       # number of overall misses
system.cpu.dcache.overall_misses::total       2406730                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  34772871000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34772871000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2131610500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2131610500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  36904481500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36904481500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  36904481500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36904481500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     33566752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33566752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     14574811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14574811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48141563                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48141563                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48141563                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48141563                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.067635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067635                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009362                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.049993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.049993                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049993                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15316.569601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15316.569601                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15621.687480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15621.687480                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15333.868569                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15333.868569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15333.868569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15333.868569                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13166                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2771                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.751353                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       239570                       # number of writebacks
system.cpu.dcache.writebacks::total            239570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       957198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       957198                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2501                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       959699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       959699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       959699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       959699                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1313080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1313080                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       133951                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       133951                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1447031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1447031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1447031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1447031                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18651805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18651805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1836170000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1836170000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  20487975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20487975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  20487975500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20487975500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.039118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.030058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.030058                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030058                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14204.622338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14204.622338                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13707.773738                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13707.773738                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14158.629290                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14158.629290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14158.629290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14158.629290                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
