{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715480086831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715480086833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 22:14:46 2024 " "Processing started: Sat May 11 22:14:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715480086833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480086833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480086833 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715480088030 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asyn_fifo.v(59) " "Verilog HDL information at asyn_fifo.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715480101819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asyn_fifo.v(92) " "Verilog HDL information at asyn_fifo.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715480101819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file asyn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_fifo " "Found entity 1: asyn_fifo" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101826 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_port_sync " "Found entity 2: dual_port_sync" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480101826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera_interface.v(235) " "Verilog HDL information at camera_interface.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715480101845 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera_interface.v(505) " "Verilog HDL information at camera_interface.v(505): always construct contains both blocking and non-blocking assignments" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 505 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715480101845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_interface.v 2 2 " "Found 2 design units, including 2 entities, in source file camera_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_interface " "Found entity 1: camera_interface" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101849 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_port_sync_mod " "Found entity 2: dual_port_sync_mod" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480101849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_top.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Found entity 1: i2c_top" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480101873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480101895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480101920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_explicit.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_explicit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_explicit " "Found entity 1: debounce_explicit" {  } { { "debounce_explicit.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480101940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_core " "Found entity 1: vga_core" {  } { { "vga_core.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480101960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480101982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480101982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_165.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_165.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_165 " "Found entity 1: clock_165" {  } { { "clock_165.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_165.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_165/clock_165_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_165/clock_165_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_165_0002 " "Found entity 1: clock_165_0002" {  } { { "clock_165/clock_165_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_165/clock_165_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_24.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_24 " "Found entity 1: clock_24" {  } { { "clock_24.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_24.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_24/clock_24_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_24/clock_24_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_24_0002 " "Found entity 1: clock_24_0002" {  } { { "clock_24/clock_24_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_24/clock_24_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25 " "Found entity 1: clock_25" {  } { { "clock_25.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25/clock_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_25/clock_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25_0002 " "Found entity 1: clock_25_0002" {  } { { "clock_25/clock_25_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file two_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_edge " "Found entity 1: two_edge" {  } { { "two_edge.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_166.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_166.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_166 " "Found entity 1: clock_166" {  } { { "clock_166.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_166.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_166/clock_166_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_166/clock_166_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_166_0002 " "Found entity 1: clock_166_0002" {  } { { "clock_166/clock_166_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_166/clock_166_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_143.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_143.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_143 " "Found entity 1: clock_143" {  } { { "clock_143.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_143/clock_143_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_143/clock_143_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_143_0002 " "Found entity 1: clock_143_0002" {  } { { "clock_143/clock_143_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_10.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_10 " "Found entity 1: clock_10" {  } { { "clock_10.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_10.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_10/clock_10_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_10/clock_10_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_10_0002 " "Found entity 1: clock_10_0002" {  } { { "clock_10/clock_10_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_10/clock_10_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_12.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_12 " "Found entity 1: clock_12" {  } { { "clock_12.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_12/clock_12_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_12/clock_12_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_12_0002 " "Found entity 1: clock_12_0002" {  } { { "clock_12/clock_12_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480102377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst camera_interface.v(369) " "Verilog HDL Implicit Net warning at camera_interface.v(369): created implicit net for \"rst\"" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 369 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst top_module.v(172) " "Verilog HDL Implicit Net warning at top_module.v(172): created implicit net for \"rst\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_out vga_interface.v(87) " "Verilog HDL Implicit Net warning at vga_interface.v(87): created implicit net for \"clk_out\"" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst vga_interface.v(98) " "Verilog HDL Implicit Net warning at vga_interface.v(98): created implicit net for \"rst\"" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715480102739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 top_module.v(83) " "Verilog HDL assignment warning at top_module.v(83): truncated value with size 32 to match size of target (28)" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102740 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top_module.v(9) " "Output port \"LEDR\" at top_module.v(9) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_addr top_module.v(21) " "Output port \"sdram_addr\" at top_module.v(21) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_ba top_module.v(22) " "Output port \"sdram_ba\" at top_module.v(22) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_dqm top_module.v(23) " "Output port \"sdram_dqm\" at top_module.v(23) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cke top_module.v(19) " "Output port \"sdram_cke\" at top_module.v(19) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cs_n top_module.v(20) " "Output port \"sdram_cs_n\" at top_module.v(20) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_ras_n top_module.v(20) " "Output port \"sdram_ras_n\" at top_module.v(20) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cas_n top_module.v(20) " "Output port \"sdram_cas_n\" at top_module.v(20) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_we_n top_module.v(20) " "Output port \"sdram_we_n\" at top_module.v(20) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102742 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_interface camera_interface:m0 " "Elaborating entity \"camera_interface\" for hierarchy \"camera_interface:m0\"" {  } { { "top_module.v" "m0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102767 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_d camera_interface.v(65) " "Verilog HDL or VHDL warning at camera_interface.v(65): object \"led_d\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mod2_q camera_interface.v(73) " "Verilog HDL or VHDL warning at camera_interface.v(73): object \"mod2_q\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "full camera_interface.v(74) " "Verilog HDL warning at camera_interface.v(74): object full used but never assigned" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_q camera_interface.v(77) " "Verilog HDL or VHDL warning at camera_interface.v(77): object \"count_q\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_q_SD camera_interface.v(79) " "Verilog HDL or VHDL warning at camera_interface.v(79): object \"state_q_SD\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_d_SD camera_interface.v(79) " "Verilog HDL warning at camera_interface.v(79): object state_d_SD used but never assigned" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_q camera_interface.v(182) " "Verilog HDL Always Construct warning at camera_interface.v(182): inferring latch(es) for variable \"led_q\", which holds its previous value in one or more paths through the always construct" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_start camera_interface.v(235) " "Verilog HDL Always Construct warning at camera_interface.v(235): inferring latch(es) for variable \"led_start\", which holds its previous value in one or more paths through the always construct" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 235 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 camera_interface.v(349) " "Verilog HDL assignment warning at camera_interface.v(349): truncated value with size 4 to match size of target (1)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 camera_interface.v(409) " "Verilog HDL assignment warning at camera_interface.v(409): truncated value with size 32 to match size of target (13)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 camera_interface.v(416) " "Verilog HDL assignment warning at camera_interface.v(416): truncated value with size 32 to match size of target (13)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 camera_interface.v(453) " "Verilog HDL assignment warning at camera_interface.v(453): truncated value with size 32 to match size of target (1)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.data_a 0 camera_interface.v(69) " "Net \"message.data_a\" at camera_interface.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.waddr_a 0 camera_interface.v(69) " "Net \"message.waddr_a\" at camera_interface.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715480102775 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.we_a 0 camera_interface.v(69) " "Net \"message.we_a\" at camera_interface.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715480102776 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_count_r camera_interface.v(9) " "Output port \"data_count_r\" at camera_interface.v(9) has no driver" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102776 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout camera_interface.v(10) " "Output port \"dout\" at camera_interface.v(10) has no driver" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102776 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout_SD camera_interface.v(11) " "Output port \"dout_SD\" at camera_interface.v(11) has no driver" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102776 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "empty camera_interface.v(16) " "Output port \"empty\" at camera_interface.v(16) has no driver" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715480102776 "|top_module|camera_interface:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_start camera_interface.v(235) " "Inferred latch for \"led_start\" at camera_interface.v(235)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102776 "|top_module|camera_interface:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_q\[0\] camera_interface.v(182) " "Inferred latch for \"led_q\[0\]\" at camera_interface.v(182)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102776 "|top_module|camera_interface:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_top camera_interface:m0\|i2c_top:m0 " "Elaborating entity \"i2c_top\" for hierarchy \"camera_interface:m0\|i2c_top:m0\"" {  } { { "camera_interface.v" "m0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_top.v(77) " "Verilog HDL assignment warning at i2c_top.v(77): truncated value with size 32 to match size of target (9)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102787 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(102) " "Verilog HDL assignment warning at i2c_top.v(102): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102787 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(114) " "Verilog HDL assignment warning at i2c_top.v(114): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102787 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(115) " "Verilog HDL assignment warning at i2c_top.v(115): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102787 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(146) " "Verilog HDL assignment warning at i2c_top.v(146): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102787 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(186) " "Verilog HDL assignment warning at i2c_top.v(186): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102787 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(187) " "Verilog HDL assignment warning at i2c_top.v(187): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102787 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_12_0002 camera_interface:m0\|clock_12_0002:clock_12_inst " "Elaborating entity \"clock_12_0002\" for hierarchy \"camera_interface:m0\|clock_12_0002:clock_12_inst\"" {  } { { "camera_interface.v" "clock_12_inst" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_12/clock_12_0002.v" "altera_pll_i" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102850 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715480102864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_12/clock_12_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102865 ""}  } { { "clock_12/clock_12_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715480102865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_explicit camera_interface:m0\|debounce_explicit:m4 " "Elaborating entity \"debounce_explicit\" for hierarchy \"camera_interface:m0\|debounce_explicit:m4\"" {  } { { "camera_interface.v" "m4" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce_explicit.v(88) " "Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21)" {  } { { "debounce_explicit.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102876 "|top_module|camera_interface:m0|debounce_explicit:m4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debounce_explicit.v(89) " "Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1)" {  } { { "debounce_explicit.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102876 "|top_module|camera_interface:m0|debounce_explicit:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_sync_mod camera_interface:m0\|dual_port_sync_mod:d0 " "Elaborating entity \"dual_port_sync_mod\" for hierarchy \"camera_interface:m0\|dual_port_sync_mod:d0\"" {  } { { "camera_interface.v" "d0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 camera_interface.v(503) " "Verilog HDL assignment warning at camera_interface.v(503): truncated value with size 32 to match size of target (1)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102886 "|top_module|camera_interface:m0|dual_port_sync_mod:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full camera_interface.v(503) " "Inferred latch for \"full\" at camera_interface.v(503)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480102886 "|top_module|camera_interface:m0|dual_port_sync_mod:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:m2 " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:m2\"" {  } { { "top_module.v" "m2" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_interface.v(43) " "Verilog HDL assignment warning at vga_interface.v(43): truncated value with size 32 to match size of target (8)" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102893 "|top_module|vga_interface:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_interface.v(44) " "Verilog HDL assignment warning at vga_interface.v(44): truncated value with size 32 to match size of target (8)" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102893 "|top_module|vga_interface:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_interface.v(45) " "Verilog HDL assignment warning at vga_interface.v(45): truncated value with size 32 to match size of target (8)" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715480102893 "|top_module|vga_interface:m2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vga_interface.v(76) " "Verilog HDL Case Statement warning at vga_interface.v(76): case item expression covers a value already covered by a previous case item" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 76 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1715480102893 "|top_module|vga_interface:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_core vga_interface:m2\|vga_core:m0 " "Elaborating entity \"vga_core\" for hierarchy \"vga_interface:m2\|vga_core:m0\"" {  } { { "vga_interface.v" "m0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25_0002 vga_interface:m2\|clock_25_0002:clock_25_inst " "Elaborating entity \"clock_25_0002\" for hierarchy \"vga_interface:m2\|clock_25_0002:clock_25_inst\"" {  } { { "vga_interface.v" "clock_25_inst" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_25/clock_25_0002.v" "altera_pll_i" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102922 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715480102933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_25/clock_25_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480102934 ""}  } { { "clock_25/clock_25_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715480102934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_edge two_edge:two_edge_inst_a " "Elaborating entity \"two_edge\" for hierarchy \"two_edge:two_edge_inst_a\"" {  } { { "top_module.v" "two_edge_inst_a" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480102943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out two_edge:two_edge_inst_a\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"two_edge:two_edge_inst_a\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "two_edge.v" "ALTDDIO_OUT_component" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480103048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "two_edge:two_edge_inst_a\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"two_edge:two_edge_inst_a\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "two_edge.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480103056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "two_edge:two_edge_inst_a\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"two_edge:two_edge_inst_a\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103056 ""}  } { { "two_edge.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715480103056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b2j " "Found entity 1: ddio_out_b2j" {  } { { "db/ddio_out_b2j.tdf" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/ddio_out_b2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480103134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480103134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b2j two_edge:two_edge_inst_a\|altddio_out:ALTDDIO_OUT_component\|ddio_out_b2j:auto_generated " "Elaborating entity \"ddio_out_b2j\" for hierarchy \"two_edge:two_edge_inst_a\|altddio_out:ALTDDIO_OUT_component\|ddio_out_b2j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480103135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_143_0002 clock_143_0002:clock_143_inst " "Elaborating entity \"clock_143_0002\" for hierarchy \"clock_143_0002:clock_143_inst\"" {  } { { "top_module.v" "clock_143_inst" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480103148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_143/clock_143_0002.v" "altera_pll_i" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480103160 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715480103173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_143/clock_143_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480103173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480103174 ""}  } { { "clock_143/clock_143_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715480103174 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[15\] " "Net \"din\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[15\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715480103288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[14\] " "Net \"din\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[14\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715480103288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[13\] " "Net \"din\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[13\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715480103288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[12\] " "Net \"din\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[12\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715480103288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[11\] " "Net \"din\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[11\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715480103288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[10\] " "Net \"din\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[10\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715480103288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[9\] " "Net \"din\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[9\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715480103288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[8\] " "Net \"din\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[8\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715480103288 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715480103288 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "camera_interface:m0\|dual_port_sync_mod:d0\|ram_rtl_0 " "Inferred dual-clock RAM node \"camera_interface:m0\|dual_port_sync_mod:d0\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715480103865 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 251 /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif " "Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File \"/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1715480103870 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1715480103872 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "camera_interface:m0\|dual_port_sync_mod:d0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera_interface:m0\|dual_port_sync_mod:d0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715480104136 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715480104136 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715480104136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_interface:m0\|dual_port_sync_mod:d0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"camera_interface:m0\|dual_port_sync_mod:d0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480104315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_interface:m0\|dual_port_sync_mod:d0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"camera_interface:m0\|dual_port_sync_mod:d0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715480104315 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715480104315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ucj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ucj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ucj1 " "Found entity 1: altsyncram_ucj1" {  } { { "db/altsyncram_ucj1.tdf" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/altsyncram_ucj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715480104390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480104390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715480104579 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cmos_scl " "Inserted always-enabled tri-state buffer between \"cmos_scl\" and its non-tri-state driver." {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715480104607 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1715480104607 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[0\] " "bidirectional pin \"sdram_dq\[0\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[1\] " "bidirectional pin \"sdram_dq\[1\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[2\] " "bidirectional pin \"sdram_dq\[2\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[3\] " "bidirectional pin \"sdram_dq\[3\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[4\] " "bidirectional pin \"sdram_dq\[4\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[5\] " "bidirectional pin \"sdram_dq\[5\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[6\] " "bidirectional pin \"sdram_dq\[6\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[7\] " "bidirectional pin \"sdram_dq\[7\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[8\] " "bidirectional pin \"sdram_dq\[8\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[9\] " "bidirectional pin \"sdram_dq\[9\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[10\] " "bidirectional pin \"sdram_dq\[10\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[11\] " "bidirectional pin \"sdram_dq\[11\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[12\] " "bidirectional pin \"sdram_dq\[12\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[13\] " "bidirectional pin \"sdram_dq\[13\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[14\] " "bidirectional pin \"sdram_dq\[14\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[15\] " "bidirectional pin \"sdram_dq\[15\]\" has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715480104607 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1715480104607 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "cmos_scl " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"cmos_scl\" is moved to its source" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1715480104610 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1715480104610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_interface:m0\|led_start " "Latch camera_interface:m0\|led_start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_interface:m0\|state_q.idle " "Ports D and ENA on the latch are fed by the same signal camera_interface:m0\|state_q.idle" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715480104611 ""}  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715480104611 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cmos_scl~synth " "Node \"cmos_scl~synth\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715480105129 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1715480105129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwr VCC " "Pin \"cmos_pwr\" is stuck at VCC" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|cmos_pwr"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_gnd GND " "Pin \"cmos_gnd\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|cmos_gnd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke GND " "Pin \"sdram_cke\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ras_n GND " "Pin \"sdram_ras_n\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cas_n GND " "Pin \"sdram_cas_n\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_we_n GND " "Pin \"sdram_we_n\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[0\] GND " "Pin \"sdram_addr\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[1\] GND " "Pin \"sdram_addr\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[2\] GND " "Pin \"sdram_addr\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[3\] GND " "Pin \"sdram_addr\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[4\] GND " "Pin \"sdram_addr\[4\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[5\] GND " "Pin \"sdram_addr\[5\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[6\] GND " "Pin \"sdram_addr\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[7\] GND " "Pin \"sdram_addr\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[8\] GND " "Pin \"sdram_addr\[8\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[9\] GND " "Pin \"sdram_addr\[9\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[10\] GND " "Pin \"sdram_addr\[10\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[11\] GND " "Pin \"sdram_addr\[11\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[0\] GND " "Pin \"sdram_ba\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[1\] GND " "Pin \"sdram_ba\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[0\] GND " "Pin \"vga_out_r\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[1\] GND " "Pin \"vga_out_r\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[2\] GND " "Pin \"vga_out_r\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[7\] GND " "Pin \"vga_out_r\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[0\] GND " "Pin \"vga_out_g\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[1\] GND " "Pin \"vga_out_g\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[6\] GND " "Pin \"vga_out_g\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[7\] GND " "Pin \"vga_out_g\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[0\] GND " "Pin \"vga_out_b\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[1\] GND " "Pin \"vga_out_b\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[2\] GND " "Pin \"vga_out_b\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[7\] GND " "Pin \"vga_out_b\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715480105130 "|top_module|vga_out_b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715480105130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715480105262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715480105986 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_10 16 " "Ignored 16 assignments for entity \"clock_10\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106018 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_10_0002 317 " "Ignored 317 assignments for entity \"clock_10_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_12 16 " "Ignored 16 assignments for entity \"clock_12\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_143 16 " "Ignored 16 assignments for entity \"clock_143\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_165 16 " "Ignored 16 assignments for entity \"clock_165\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_165_0002 317 " "Ignored 317 assignments for entity \"clock_165_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_166 16 " "Ignored 16 assignments for entity \"clock_166\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_166_0002 317 " "Ignored 317 assignments for entity \"clock_166_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_24 16 " "Ignored 16 assignments for entity \"clock_24\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_24_0002 317 " "Ignored 317 assignments for entity \"clock_24_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_25 16 " "Ignored 16 assignments for entity \"clock_25\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715480106019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715480106019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/output_files/top_module.map.smsg " "Generated suppressed messages file /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480106159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 1 3 0 0 " "Adding 12 node(s), including 1 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715480106673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715480106673 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715480106816 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715480106816 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715480106830 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715480106830 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715480106884 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715480106884 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715480106992 "|top_module|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715480106992 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715480106992 "|top_module|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[0\] " "No output dependent on input pin \"cmos_db\[0\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715480106992 "|top_module|cmos_db[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[1\] " "No output dependent on input pin \"cmos_db\[1\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715480106992 "|top_module|cmos_db[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[2\] " "No output dependent on input pin \"cmos_db\[2\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715480106992 "|top_module|cmos_db[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[3\] " "No output dependent on input pin \"cmos_db\[3\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715480106992 "|top_module|cmos_db[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715480106992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "657 " "Implemented 657 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715480106996 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715480106996 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715480106996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "546 " "Implemented 546 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715480106996 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715480106996 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715480106996 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715480106996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715480106996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715480107061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 22:15:07 2024 " "Processing ended: Sat May 11 22:15:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715480107061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715480107061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715480107061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715480107061 ""}
