Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May  4 07:06:31 2018
| Host         : DESKTOP-TM4KH7B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |              18 |            8 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+------------------------------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------+------------------------+------------------------------------------+------------------+----------------+
|  clk_led_OBUF_BUFG   | FSM/led_big0           | FSM/led_big_i_1_n_0                      |                1 |              1 |
|  clk_led_OBUF_BUFG   | FSM/led_small0         | FSM/led_small_i_1_n_0                    |                1 |              1 |
|  clk_led_OBUF_BUFG   |                        | FSM/disp/LED_activating_counter_reg[0]_0 |                2 |              3 |
|  clk_led_OBUF_BUFG   | reset_IBUF             |                                          |                1 |              3 |
|  clk_led_OBUF_BUFG   | FSM/state              | FSM/disp/LED_activating_counter_reg[0]_0 |                3 |              8 |
|  clk_led_OBUF_BUFG   | FSM/wait_counter0      |                                          |                3 |              9 |
|  clk_led_OBUF_BUFG   | FSM/counter[9]_i_1_n_0 | FSM/disp/LED_activating_counter_reg[0]_0 |                5 |             10 |
|  clk100MHz_IBUF_BUFG |                        |                                          |                5 |             17 |
+----------------------+------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     2 |
| 8      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


