<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>case_9</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>36</Best-caseLatency>
            <Average-caseLatency>36</Average-caseLatency>
            <Worst-caseLatency>36</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
            <Interval-min>37</Interval-min>
            <Interval-max>37</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS/case_9/case_9.cc:6</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>15</DSP>
            <FF>1196</FF>
            <LUT>3664</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>case_9</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>case_9</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>case_9</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>case_9</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>case_9</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>case_9</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_0</name>
            <Object>in_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1</name>
            <Object>in_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_2</name>
            <Object>in_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3</name>
            <Object>in_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_4</name>
            <Object>in_data_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5</name>
            <Object>in_data_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_6</name>
            <Object>in_data_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7</name>
            <Object>in_data_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_8</name>
            <Object>in_data_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9</name>
            <Object>in_data_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_10</name>
            <Object>in_data_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11</name>
            <Object>in_data_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_0</name>
            <Object>out_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_0_ap_vld</name>
            <Object>out_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_1</name>
            <Object>out_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_1_ap_vld</name>
            <Object>out_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_2</name>
            <Object>out_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_2_ap_vld</name>
            <Object>out_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_3</name>
            <Object>out_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_3_ap_vld</name>
            <Object>out_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_4</name>
            <Object>out_data_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_4_ap_vld</name>
            <Object>out_data_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_5</name>
            <Object>out_data_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_5_ap_vld</name>
            <Object>out_data_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_6</name>
            <Object>out_data_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_6_ap_vld</name>
            <Object>out_data_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_7</name>
            <Object>out_data_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_7_ap_vld</name>
            <Object>out_data_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_8</name>
            <Object>out_data_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_8_ap_vld</name>
            <Object>out_data_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_9</name>
            <Object>out_data_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_9_ap_vld</name>
            <Object>out_data_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_10</name>
            <Object>out_data_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_10_ap_vld</name>
            <Object>out_data_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_11</name>
            <Object>out_data_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_11_ap_vld</name>
            <Object>out_data_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_12</name>
            <Object>out_data_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_12_ap_vld</name>
            <Object>out_data_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_13</name>
            <Object>out_data_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_13_ap_vld</name>
            <Object>out_data_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_14</name>
            <Object>out_data_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_14_ap_vld</name>
            <Object>out_data_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_15</name>
            <Object>out_data_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_15_ap_vld</name>
            <Object>out_data_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_16</name>
            <Object>out_data_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_16_ap_vld</name>
            <Object>out_data_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_17</name>
            <Object>out_data_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_17_ap_vld</name>
            <Object>out_data_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_18</name>
            <Object>out_data_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_18_ap_vld</name>
            <Object>out_data_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_19</name>
            <Object>out_data_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_19_ap_vld</name>
            <Object>out_data_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_20</name>
            <Object>out_data_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_20_ap_vld</name>
            <Object>out_data_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>case_9</ModuleName>
            <BindInstances>mul_6s_6s_6_1_1_U1 mac_muladd_6s_6s_6s_6_4_1_U132 mul_2s_2s_3_1_1_U2 mul_3s_3s_3_1_1_U5 mul_8s_7s_10_1_1_U3 mul_12s_8s_12_1_1_U4 mul_15s_12s_15_1_1_U6 mul_2s_2s_2_1_1_U7 mul_6s_6s_6_1_1_U8 mul_10s_3s_11_1_1_U9 mul_15s_10s_16_1_1_U11 mul_5s_2s_5_1_1_U10 mac_muladd_6s_6s_6s_6_4_1_U132 mul_6s_6s_6_1_1_U12 mul_13s_11s_13_1_1_U13 am_addmul_6ns_6ns_6s_6_4_1_U134 mul_6s_6s_6_1_1_U14 mul_16s_13s_16_1_1_U15 mul_5s_5s_5_1_1_U16 mul_5s_5s_5_1_1_U18 mul_6s_6s_6_1_1_U17 mul_6s_6s_6_1_1_U19 mul_5s_5s_5_1_1_U20 mul_6s_5s_6_1_1_U21 mac_muladd_5s_5s_5s_5_4_1_U133 mac_muladd_5s_5s_5s_5_4_1_U133 mul_7s_6s_7_1_1_U24 mul_6s_5s_6_1_1_U25 am_addmul_6ns_6ns_6s_6_4_1_U134 mul_5s_5s_5_1_1_U22 mul_5s_5s_5_1_1_U23 mul_5s_5s_5_1_1_U26 mul_6s_6s_6_1_1_U27 mul_5s_5s_5_1_1_U29 mul_4s_4s_4_1_1_U28 add_ln244_fu_600_p2 mul_7s_5s_7_1_1_U30 mul_4s_4s_4_1_1_U34 mul_2s_2s_2_1_1_U31 mul_2s_2s_2_1_1_U32 mul_7s_5s_8_1_1_U35 mul_2s_2s_2_1_1_U36 mul_2s_2s_2_1_1_U37 mul_5s_4s_6_1_1_U33 mul_4s_2s_6_1_1_U42 mul_3s_3s_3_1_1_U38 mul_7s_4s_9_1_1_U43 mul_4s_4s_5_1_1_U44 mul_5s_5s_5_1_1_U45 mul_2s_2s_4_1_1_U39 mul_2s_2s_2_1_1_U40 mul_2s_2s_2_1_1_U41 mul_3s_2s_3_1_1_U46 mul_3s_2s_3_1_1_U47 mul_6s_2s_6_1_1_U48 mul_4s_2s_4_1_1_U49 mul_9s_5s_10_1_1_U50 mul_4s_3s_4_1_1_U51 mul_3s_3s_3_1_1_U52 mul_4s_4s_8_1_1_U53 m73_fu_736_p2 mul_3s_3s_3_1_1_U54 mul_3s_3s_3_1_1_U55 mul_8s_6s_12_1_1_U58 mul_4s_3s_7_1_1_U59 mul_2s_2s_2_1_1_U56 mul_7s_3s_10_1_1_U60 mul_3s_3s_3_1_1_U57 mul_3s_3s_3_1_1_U61 mul_7s_3s_7_1_1_U62 mul_7s_7s_7_1_1_U63 mul_7s_7s_7_1_1_U67 mul_3s_3s_3_1_1_U64 mul_7s_7s_7_1_1_U68 mul_6s_6s_6_1_1_U65 mul_7s_7s_7_1_1_U69 mul_7s_6s_7_1_1_U66 mul_7s_7s_7_1_1_U70 m93_fu_1016_p2 mul_6s_6s_6_1_1_U71 mul_6s_6s_6_1_1_U72 mul_6s_6s_7_1_1_U75 mul_2s_2s_2_1_1_U76 m100_fu_1126_p2 mul_6s_6s_6_1_1_U77 mul_3s_3s_3_1_1_U73 mul_3s_3s_3_1_1_U74 mul_7s_7s_10_1_1_U79 mul_4s_4s_4_1_1_U78 m106_fu_1157_p2 mul_6s_3s_7_1_1_U82 mul_6s_6s_6_1_1_U80 mul_6s_4s_8_1_1_U81 mul_8s_6s_8_1_1_U83 mul_7s_6s_13_1_1_U85 m112_fu_1189_p2 mul_7s_6s_7_1_1_U84 mul_7s_4s_7_1_1_U86 mul_7s_4s_7_1_1_U87 mul_10s_4s_10_1_1_U90 mul_7s_4s_10_1_1_U88 mul_5s_5s_5_1_1_U89 mul_10s_7s_16_1_1_U91 mul_5s_4s_6_1_1_U92 mul_12s_10s_12_1_1_U93 mul_9s_6s_9_1_1_U94 mul_9s_4s_11_1_1_U96 mul_10s_10s_10_1_1_U95 mul_7s_7s_7_1_1_U97 mul_7s_7s_7_1_1_U99 mul_13s_9s_13_1_1_U100 mul_10s_9s_10_1_1_U98 mul_10s_6s_10_1_1_U101 mul_10s_9s_10_1_1_U102 mul_10s_10s_10_1_1_U103 mul_13s_10s_13_1_1_U107 mul_6s_6s_6_1_1_U104 mul_8s_8s_8_1_1_U105 mul_7s_7s_7_1_1_U106 mul_7s_7s_7_1_1_U108 mul_11s_7s_11_1_1_U110 mul_7s_7s_7_1_1_U109 m143_fu_1523_p2 mul_8s_7s_8_1_1_U112 mul_8s_8s_8_1_1_U114 add_ln336_fu_1538_p2 mul_9s_8s_9_1_1_U113 mul_9s_8s_17_1_1_U115 mul_14s_4s_14_1_1_U111 mul_7s_7s_12_1_1_U116 m151_fu_1626_p2 mul_4s_4s_4_1_1_U117 mul_7s_6s_8_1_1_U118 mul_11s_11s_11_1_1_U121 mul_11s_4s_11_1_1_U119 mac_muladd_6s_6s_4s_6_4_1_U135 mul_11s_4s_11_1_1_U122 m159_fu_1711_p2 mul_4s_4s_4_1_1_U123 mul_9s_8s_9_1_1_U120 mac_muladd_6s_6s_4s_6_4_1_U135 m163_fu_1718_p2 mul_6s_4s_8_1_1_U124 mul_6s_6s_6_1_1_U125 mul_6s_6s_6_1_1_U128 mul_11s_6s_11_1_1_U129 add_ln359_fu_1803_p2 m169_fu_1754_p2 m170_fu_1822_p2 mul_9s_7s_9_1_1_U126 mul_9s_9s_9_1_1_U130 mul_9s_6s_10_1_1_U131 mul_9s_6s_11_1_1_U127</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>case_9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS/case_9/case_9.cc:6</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>1196</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3664</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U1" SOURCE="HLS/case_9/case_9.cc:212" STORAGESUBTYPE="" URAM="0" VARIABLE="m14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6s_6s_6s_6_4_1_U132" SOURCE="HLS/case_9/case_9.cc:206" STORAGESUBTYPE="" URAM="0" VARIABLE="m15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_3_1_1_U2" SOURCE="HLS/case_9/case_9.cc:207" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln207" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U5" SOURCE="HLS/case_9/case_9.cc:207" STORAGESUBTYPE="" URAM="0" VARIABLE="m16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_7s_10_1_1_U3" SOURCE="HLS/case_9/case_9.cc:208" STORAGESUBTYPE="" URAM="0" VARIABLE="m17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_8s_12_1_1_U4" SOURCE="HLS/case_9/case_9.cc:209" STORAGESUBTYPE="" URAM="0" VARIABLE="m18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_12s_15_1_1_U6" SOURCE="HLS/case_9/case_9.cc:210" STORAGESUBTYPE="" URAM="0" VARIABLE="m19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U7" SOURCE="HLS/case_9/case_9.cc:211" STORAGESUBTYPE="" URAM="0" VARIABLE="m20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U8" SOURCE="HLS/case_9/case_9.cc:223" STORAGESUBTYPE="" URAM="0" VARIABLE="m21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_3s_11_1_1_U9" SOURCE="HLS/case_9/case_9.cc:213" STORAGESUBTYPE="" URAM="0" VARIABLE="m22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_10s_16_1_1_U11" SOURCE="HLS/case_9/case_9.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="m23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_2s_5_1_1_U10" SOURCE="HLS/case_9/case_9.cc:216" STORAGESUBTYPE="" URAM="0" VARIABLE="m25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6s_6s_6s_6_4_1_U132" SOURCE="HLS/case_9/case_9.cc:228" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U12" SOURCE="HLS/case_9/case_9.cc:233" STORAGESUBTYPE="" URAM="0" VARIABLE="m27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_11s_13_1_1_U13" SOURCE="HLS/case_9/case_9.cc:219" STORAGESUBTYPE="" URAM="0" VARIABLE="m28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_6ns_6ns_6s_6_4_1_U134" SOURCE="HLS/case_9/case_9.cc:233" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U14" SOURCE="HLS/case_9/case_9.cc:226" STORAGESUBTYPE="" URAM="0" VARIABLE="m32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_16_1_1_U15" SOURCE="HLS/case_9/case_9.cc:224" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U16" SOURCE="HLS/case_9/case_9.cc:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U18" SOURCE="HLS/case_9/case_9.cc:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U17" SOURCE="HLS/case_9/case_9.cc:226" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U19" SOURCE="HLS/case_9/case_9.cc:236" STORAGESUBTYPE="" URAM="0" VARIABLE="m35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U20" SOURCE="HLS/case_9/case_9.cc:227" STORAGESUBTYPE="" URAM="0" VARIABLE="m36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_5s_6_1_1_U21" SOURCE="HLS/case_9/case_9.cc:228" STORAGESUBTYPE="" URAM="0" VARIABLE="m37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5s_5s_5s_5_4_1_U133" SOURCE="HLS/case_9/case_9.cc:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5s_5s_5s_5_4_1_U133" SOURCE="HLS/case_9/case_9.cc:229" STORAGESUBTYPE="" URAM="0" VARIABLE="m38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_6s_7_1_1_U24" SOURCE="HLS/case_9/case_9.cc:231" STORAGESUBTYPE="" URAM="0" VARIABLE="m40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_5s_6_1_1_U25" SOURCE="HLS/case_9/case_9.cc:233" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_6ns_6ns_6s_6_4_1_U134" SOURCE="HLS/case_9/case_9.cc:233" STORAGESUBTYPE="" URAM="0" VARIABLE="m42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U22" SOURCE="HLS/case_9/case_9.cc:234" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U23" SOURCE="HLS/case_9/case_9.cc:234" STORAGESUBTYPE="" URAM="0" VARIABLE="m43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U26" SOURCE="HLS/case_9/case_9.cc:235" STORAGESUBTYPE="" URAM="0" VARIABLE="m44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U27" SOURCE="HLS/case_9/case_9.cc:236" STORAGESUBTYPE="" URAM="0" VARIABLE="m45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U29" SOURCE="HLS/case_9/case_9.cc:237" STORAGESUBTYPE="" URAM="0" VARIABLE="m46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U28" SOURCE="HLS/case_9/case_9.cc:238" STORAGESUBTYPE="" URAM="0" VARIABLE="m47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_600_p2" SOURCE="HLS/case_9/case_9.cc:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_5s_7_1_1_U30" SOURCE="HLS/case_9/case_9.cc:241" STORAGESUBTYPE="" URAM="0" VARIABLE="m50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U34" SOURCE="HLS/case_9/case_9.cc:242" STORAGESUBTYPE="" URAM="0" VARIABLE="m51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U31" SOURCE="HLS/case_9/case_9.cc:244" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U32" SOURCE="HLS/case_9/case_9.cc:244" STORAGESUBTYPE="" URAM="0" VARIABLE="m53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_5s_8_1_1_U35" SOURCE="HLS/case_9/case_9.cc:245" STORAGESUBTYPE="" URAM="0" VARIABLE="m54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U36" SOURCE="HLS/case_9/case_9.cc:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U37" SOURCE="HLS/case_9/case_9.cc:246" STORAGESUBTYPE="" URAM="0" VARIABLE="m55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_4s_6_1_1_U33" SOURCE="HLS/case_9/case_9.cc:247" STORAGESUBTYPE="" URAM="0" VARIABLE="m56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_2s_6_1_1_U42" SOURCE="HLS/case_9/case_9.cc:248" STORAGESUBTYPE="" URAM="0" VARIABLE="m57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U38" SOURCE="HLS/case_9/case_9.cc:249" STORAGESUBTYPE="" URAM="0" VARIABLE="m58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_4s_9_1_1_U43" SOURCE="HLS/case_9/case_9.cc:250" STORAGESUBTYPE="" URAM="0" VARIABLE="m59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_5_1_1_U44" SOURCE="HLS/case_9/case_9.cc:252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U45" SOURCE="HLS/case_9/case_9.cc:252" STORAGESUBTYPE="" URAM="0" VARIABLE="m61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U39" SOURCE="HLS/case_9/case_9.cc:253" STORAGESUBTYPE="" URAM="0" VARIABLE="m62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U40" SOURCE="HLS/case_9/case_9.cc:254" STORAGESUBTYPE="" URAM="0" VARIABLE="m63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U41" SOURCE="HLS/case_9/case_9.cc:255" STORAGESUBTYPE="" URAM="0" VARIABLE="m64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_2s_3_1_1_U46" SOURCE="HLS/case_9/case_9.cc:256" STORAGESUBTYPE="" URAM="0" VARIABLE="m65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_2s_3_1_1_U47" SOURCE="HLS/case_9/case_9.cc:257" STORAGESUBTYPE="" URAM="0" VARIABLE="m66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_2s_6_1_1_U48" SOURCE="HLS/case_9/case_9.cc:258" STORAGESUBTYPE="" URAM="0" VARIABLE="m67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_2s_4_1_1_U49" SOURCE="HLS/case_9/case_9.cc:259" STORAGESUBTYPE="" URAM="0" VARIABLE="m68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5s_10_1_1_U50" SOURCE="HLS/case_9/case_9.cc:260" STORAGESUBTYPE="" URAM="0" VARIABLE="m69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_3s_4_1_1_U51" SOURCE="HLS/case_9/case_9.cc:261" STORAGESUBTYPE="" URAM="0" VARIABLE="m70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U52" SOURCE="HLS/case_9/case_9.cc:262" STORAGESUBTYPE="" URAM="0" VARIABLE="m71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_8_1_1_U53" SOURCE="HLS/case_9/case_9.cc:263" STORAGESUBTYPE="" URAM="0" VARIABLE="m72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m73_fu_736_p2" SOURCE="HLS/case_9/case_9.cc:264" STORAGESUBTYPE="" URAM="0" VARIABLE="m73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U54" SOURCE="HLS/case_9/case_9.cc:265" STORAGESUBTYPE="" URAM="0" VARIABLE="m74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U55" SOURCE="HLS/case_9/case_9.cc:266" STORAGESUBTYPE="" URAM="0" VARIABLE="m75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_6s_12_1_1_U58" SOURCE="HLS/case_9/case_9.cc:267" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln267" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_3s_7_1_1_U59" SOURCE="HLS/case_9/case_9.cc:268" STORAGESUBTYPE="" URAM="0" VARIABLE="m77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U56" SOURCE="HLS/case_9/case_9.cc:270" STORAGESUBTYPE="" URAM="0" VARIABLE="m79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_3s_10_1_1_U60" SOURCE="HLS/case_9/case_9.cc:271" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln271" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U57" SOURCE="HLS/case_9/case_9.cc:273" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U61" SOURCE="HLS/case_9/case_9.cc:294" STORAGESUBTYPE="" URAM="0" VARIABLE="m82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_3s_7_1_1_U62" SOURCE="HLS/case_9/case_9.cc:274" STORAGESUBTYPE="" URAM="0" VARIABLE="m83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U63" SOURCE="HLS/case_9/case_9.cc:276" STORAGESUBTYPE="" URAM="0" VARIABLE="m85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U67" SOURCE="HLS/case_9/case_9.cc:277" STORAGESUBTYPE="" URAM="0" VARIABLE="m86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U64" SOURCE="HLS/case_9/case_9.cc:278" STORAGESUBTYPE="" URAM="0" VARIABLE="m87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U68" SOURCE="HLS/case_9/case_9.cc:283" STORAGESUBTYPE="" URAM="0" VARIABLE="m88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U65" SOURCE="HLS/case_9/case_9.cc:286" STORAGESUBTYPE="" URAM="0" VARIABLE="m90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U69" SOURCE="HLS/case_9/case_9.cc:283" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_6s_7_1_1_U66" SOURCE="HLS/case_9/case_9.cc:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln290" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U70" SOURCE="HLS/case_9/case_9.cc:290" STORAGESUBTYPE="" URAM="0" VARIABLE="m92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m93_fu_1016_p2" SOURCE="HLS/case_9/case_9.cc:284" STORAGESUBTYPE="" URAM="0" VARIABLE="m93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U71" SOURCE="HLS/case_9/case_9.cc:286" STORAGESUBTYPE="" URAM="0" VARIABLE="m95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U72" SOURCE="HLS/case_9/case_9.cc:287" STORAGESUBTYPE="" URAM="0" VARIABLE="m96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_7_1_1_U75" SOURCE="HLS/case_9/case_9.cc:288" STORAGESUBTYPE="" URAM="0" VARIABLE="m97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U76" SOURCE="HLS/case_9/case_9.cc:289" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m100_fu_1126_p2" SOURCE="HLS/case_9/case_9.cc:291" STORAGESUBTYPE="" URAM="0" VARIABLE="m100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U77" SOURCE="HLS/case_9/case_9.cc:299" STORAGESUBTYPE="" URAM="0" VARIABLE="m101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U73" SOURCE="HLS/case_9/case_9.cc:294" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3s_3s_3_1_1_U74" SOURCE="HLS/case_9/case_9.cc:303" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_10_1_1_U79" SOURCE="HLS/case_9/case_9.cc:295" STORAGESUBTYPE="" URAM="0" VARIABLE="m104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U78" SOURCE="HLS/case_9/case_9.cc:296" STORAGESUBTYPE="" URAM="0" VARIABLE="m105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m106_fu_1157_p2" SOURCE="HLS/case_9/case_9.cc:297" STORAGESUBTYPE="" URAM="0" VARIABLE="m106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_3s_7_1_1_U82" SOURCE="HLS/case_9/case_9.cc:298" STORAGESUBTYPE="" URAM="0" VARIABLE="m107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U80" SOURCE="HLS/case_9/case_9.cc:299" STORAGESUBTYPE="" URAM="0" VARIABLE="m108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_4s_8_1_1_U81" SOURCE="HLS/case_9/case_9.cc:301" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln301" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_6s_8_1_1_U83" SOURCE="HLS/case_9/case_9.cc:301" STORAGESUBTYPE="" URAM="0" VARIABLE="m110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_6s_13_1_1_U85" SOURCE="HLS/case_9/case_9.cc:302" STORAGESUBTYPE="" URAM="0" VARIABLE="m111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m112_fu_1189_p2" SOURCE="HLS/case_9/case_9.cc:303" STORAGESUBTYPE="" URAM="0" VARIABLE="m112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_6s_7_1_1_U84" SOURCE="HLS/case_9/case_9.cc:304" STORAGESUBTYPE="" URAM="0" VARIABLE="m113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_4s_7_1_1_U86" SOURCE="HLS/case_9/case_9.cc:305" STORAGESUBTYPE="" URAM="0" VARIABLE="m114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_4s_7_1_1_U87" SOURCE="HLS/case_9/case_9.cc:330" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln330" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_4s_10_1_1_U90" SOURCE="HLS/case_9/case_9.cc:307" STORAGESUBTYPE="" URAM="0" VARIABLE="m116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_4s_10_1_1_U88" SOURCE="HLS/case_9/case_9.cc:308" STORAGESUBTYPE="" URAM="0" VARIABLE="m117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U89" SOURCE="HLS/case_9/case_9.cc:309" STORAGESUBTYPE="" URAM="0" VARIABLE="m118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_7s_16_1_1_U91" SOURCE="HLS/case_9/case_9.cc:310" STORAGESUBTYPE="" URAM="0" VARIABLE="m119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_4s_6_1_1_U92" SOURCE="HLS/case_9/case_9.cc:311" STORAGESUBTYPE="" URAM="0" VARIABLE="m120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_10s_12_1_1_U93" SOURCE="HLS/case_9/case_9.cc:312" STORAGESUBTYPE="" URAM="0" VARIABLE="m121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_9_1_1_U94" SOURCE="HLS/case_9/case_9.cc:313" STORAGESUBTYPE="" URAM="0" VARIABLE="m122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_4s_11_1_1_U96" SOURCE="HLS/case_9/case_9.cc:314" STORAGESUBTYPE="" URAM="0" VARIABLE="m123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U95" SOURCE="HLS/case_9/case_9.cc:315" STORAGESUBTYPE="" URAM="0" VARIABLE="m124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U97" SOURCE="HLS/case_9/case_9.cc:316" STORAGESUBTYPE="" URAM="0" VARIABLE="m125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U99" SOURCE="HLS/case_9/case_9.cc:330" STORAGESUBTYPE="" URAM="0" VARIABLE="m127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_9s_13_1_1_U100" SOURCE="HLS/case_9/case_9.cc:326" STORAGESUBTYPE="" URAM="0" VARIABLE="m128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_10_1_1_U98" SOURCE="HLS/case_9/case_9.cc:324" STORAGESUBTYPE="" URAM="0" VARIABLE="m129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_6s_10_1_1_U101" SOURCE="HLS/case_9/case_9.cc:322" STORAGESUBTYPE="" URAM="0" VARIABLE="m131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_10_1_1_U102" SOURCE="HLS/case_9/case_9.cc:324" STORAGESUBTYPE="" URAM="0" VARIABLE="m133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U103" SOURCE="HLS/case_9/case_9.cc:325" STORAGESUBTYPE="" URAM="0" VARIABLE="m134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_10s_13_1_1_U107" SOURCE="HLS/case_9/case_9.cc:326" STORAGESUBTYPE="" URAM="0" VARIABLE="m135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U104" SOURCE="HLS/case_9/case_9.cc:328" STORAGESUBTYPE="" URAM="0" VARIABLE="m137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U105" SOURCE="HLS/case_9/case_9.cc:329" STORAGESUBTYPE="" URAM="0" VARIABLE="m138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U106" SOURCE="HLS/case_9/case_9.cc:330" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln330_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U108" SOURCE="HLS/case_9/case_9.cc:330" STORAGESUBTYPE="" URAM="0" VARIABLE="m139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_7s_11_1_1_U110" SOURCE="HLS/case_9/case_9.cc:334" STORAGESUBTYPE="" URAM="0" VARIABLE="m140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_7_1_1_U109" SOURCE="HLS/case_9/case_9.cc:332" STORAGESUBTYPE="" URAM="0" VARIABLE="m141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m143_fu_1523_p2" SOURCE="HLS/case_9/case_9.cc:334" STORAGESUBTYPE="" URAM="0" VARIABLE="m143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_7s_8_1_1_U112" SOURCE="HLS/case_9/case_9.cc:335" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln335" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U114" SOURCE="HLS/case_9/case_9.cc:335" STORAGESUBTYPE="" URAM="0" VARIABLE="m144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_fu_1538_p2" SOURCE="HLS/case_9/case_9.cc:336" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln336" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_9_1_1_U113" SOURCE="HLS/case_9/case_9.cc:337" STORAGESUBTYPE="" URAM="0" VARIABLE="m146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_17_1_1_U115" SOURCE="HLS/case_9/case_9.cc:338" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln338" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14s_4s_14_1_1_U111" SOURCE="HLS/case_9/case_9.cc:339" STORAGESUBTYPE="" URAM="0" VARIABLE="m148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7s_12_1_1_U116" SOURCE="HLS/case_9/case_9.cc:340" STORAGESUBTYPE="" URAM="0" VARIABLE="m149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m151_fu_1626_p2" SOURCE="HLS/case_9/case_9.cc:342" STORAGESUBTYPE="" URAM="0" VARIABLE="m151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U117" SOURCE="HLS/case_9/case_9.cc:343" STORAGESUBTYPE="" URAM="0" VARIABLE="m152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_6s_8_1_1_U118" SOURCE="HLS/case_9/case_9.cc:344" STORAGESUBTYPE="" URAM="0" VARIABLE="m153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_11_1_1_U121" SOURCE="HLS/case_9/case_9.cc:345" STORAGESUBTYPE="" URAM="0" VARIABLE="m154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_4s_11_1_1_U119" SOURCE="HLS/case_9/case_9.cc:346" STORAGESUBTYPE="" URAM="0" VARIABLE="m155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6s_6s_4s_6_4_1_U135" SOURCE="HLS/case_9/case_9.cc:353" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln353" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_4s_11_1_1_U122" SOURCE="HLS/case_9/case_9.cc:348" STORAGESUBTYPE="" URAM="0" VARIABLE="m157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m159_fu_1711_p2" SOURCE="HLS/case_9/case_9.cc:357" STORAGESUBTYPE="" URAM="0" VARIABLE="m159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U123" SOURCE="HLS/case_9/case_9.cc:351" STORAGESUBTYPE="" URAM="0" VARIABLE="m160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_9_1_1_U120" SOURCE="HLS/case_9/case_9.cc:352" STORAGESUBTYPE="" URAM="0" VARIABLE="m161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6s_6s_4s_6_4_1_U135" SOURCE="HLS/case_9/case_9.cc:353" STORAGESUBTYPE="" URAM="0" VARIABLE="m162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m163_fu_1718_p2" SOURCE="HLS/case_9/case_9.cc:354" STORAGESUBTYPE="" URAM="0" VARIABLE="m163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_4s_8_1_1_U124" SOURCE="HLS/case_9/case_9.cc:355" STORAGESUBTYPE="" URAM="0" VARIABLE="m164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U125" SOURCE="HLS/case_9/case_9.cc:356" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U128" SOURCE="HLS/case_9/case_9.cc:356" STORAGESUBTYPE="" URAM="0" VARIABLE="m165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_6s_11_1_1_U129" SOURCE="HLS/case_9/case_9.cc:357" STORAGESUBTYPE="" URAM="0" VARIABLE="m166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_1803_p2" SOURCE="HLS/case_9/case_9.cc:359" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln359" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m169_fu_1754_p2" SOURCE="HLS/case_9/case_9.cc:360" STORAGESUBTYPE="" URAM="0" VARIABLE="m169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m170_fu_1822_p2" SOURCE="HLS/case_9/case_9.cc:361" STORAGESUBTYPE="" URAM="0" VARIABLE="m170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_9_1_1_U126" SOURCE="HLS/case_9/case_9.cc:362" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln362" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_9_1_1_U130" SOURCE="HLS/case_9/case_9.cc:362" STORAGESUBTYPE="" URAM="0" VARIABLE="m171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_10_1_1_U131" SOURCE="HLS/case_9/case_9.cc:363" STORAGESUBTYPE="" URAM="0" VARIABLE="m172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_11_1_1_U127" SOURCE="HLS/case_9/case_9.cc:364" STORAGESUBTYPE="" URAM="0" VARIABLE="m173" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_data" index="0" direction="in" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="in_data_0" name="in_data_0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_1" name="in_data_1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_2" name="in_data_2" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_3" name="in_data_3" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_4" name="in_data_4" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_5" name="in_data_5" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_6" name="in_data_6" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_7" name="in_data_7" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_8" name="in_data_8" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_9" name="in_data_9" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_10" name="in_data_10" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_11" name="in_data_11" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_data" index="1" direction="out" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="out_data_0" name="out_data_0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_0_ap_vld" name="out_data_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_1" name="out_data_1" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_1_ap_vld" name="out_data_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_2" name="out_data_2" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_2_ap_vld" name="out_data_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_3" name="out_data_3" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_3_ap_vld" name="out_data_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_4" name="out_data_4" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_4_ap_vld" name="out_data_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_5" name="out_data_5" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_5_ap_vld" name="out_data_5_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_6" name="out_data_6" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_6_ap_vld" name="out_data_6_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_7" name="out_data_7" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_7_ap_vld" name="out_data_7_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_8" name="out_data_8" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_8_ap_vld" name="out_data_8_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_9" name="out_data_9" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_9_ap_vld" name="out_data_9_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_10" name="out_data_10" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_10_ap_vld" name="out_data_10_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_11" name="out_data_11" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_11_ap_vld" name="out_data_11_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_12" name="out_data_12" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_12_ap_vld" name="out_data_12_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_13" name="out_data_13" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_13_ap_vld" name="out_data_13_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_14" name="out_data_14" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_14_ap_vld" name="out_data_14_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_15" name="out_data_15" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_15_ap_vld" name="out_data_15_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_16" name="out_data_16" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_16_ap_vld" name="out_data_16_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_17" name="out_data_17" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_17_ap_vld" name="out_data_17_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_18" name="out_data_18" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_18_ap_vld" name="out_data_18_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_19" name="out_data_19" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_19_ap_vld" name="out_data_19_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_20" name="out_data_20" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_20_ap_vld" name="out_data_20_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_data_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_6" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_8" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_9" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_10" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_11" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_data_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_8" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_9" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_10" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_11" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_12" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_13" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_14" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_15" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_16" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_16">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_16</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_17" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_17">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_17</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_18" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_18">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_18</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_19" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_19">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_19</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_20" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_data_20">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_20</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="in_data_0">ap_none, in, 16</column>
                    <column name="in_data_1">ap_none, in, 16</column>
                    <column name="in_data_10">ap_none, in, 16</column>
                    <column name="in_data_11">ap_none, in, 16</column>
                    <column name="in_data_2">ap_none, in, 16</column>
                    <column name="in_data_3">ap_none, in, 16</column>
                    <column name="in_data_4">ap_none, in, 16</column>
                    <column name="in_data_5">ap_none, in, 16</column>
                    <column name="in_data_6">ap_none, in, 16</column>
                    <column name="in_data_7">ap_none, in, 16</column>
                    <column name="in_data_8">ap_none, in, 16</column>
                    <column name="in_data_9">ap_none, in, 16</column>
                    <column name="out_data_0">ap_vld, out, 16</column>
                    <column name="out_data_1">ap_vld, out, 16</column>
                    <column name="out_data_10">ap_vld, out, 16</column>
                    <column name="out_data_11">ap_vld, out, 16</column>
                    <column name="out_data_12">ap_vld, out, 16</column>
                    <column name="out_data_13">ap_vld, out, 16</column>
                    <column name="out_data_14">ap_vld, out, 16</column>
                    <column name="out_data_15">ap_vld, out, 16</column>
                    <column name="out_data_16">ap_vld, out, 16</column>
                    <column name="out_data_17">ap_vld, out, 16</column>
                    <column name="out_data_18">ap_vld, out, 16</column>
                    <column name="out_data_19">ap_vld, out, 16</column>
                    <column name="out_data_2">ap_vld, out, 16</column>
                    <column name="out_data_20">ap_vld, out, 16</column>
                    <column name="out_data_3">ap_vld, out, 16</column>
                    <column name="out_data_4">ap_vld, out, 16</column>
                    <column name="out_data_5">ap_vld, out, 16</column>
                    <column name="out_data_6">ap_vld, out, 16</column>
                    <column name="out_data_7">ap_vld, out, 16</column>
                    <column name="out_data_8">ap_vld, out, 16</column>
                    <column name="out_data_9">ap_vld, out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_data">in, ap_int&lt;16&gt;*</column>
                    <column name="out_data">out, ap_int&lt;16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_data">in_data_0, port</column>
                    <column name="in_data">in_data_1, port</column>
                    <column name="in_data">in_data_2, port</column>
                    <column name="in_data">in_data_3, port</column>
                    <column name="in_data">in_data_4, port</column>
                    <column name="in_data">in_data_5, port</column>
                    <column name="in_data">in_data_6, port</column>
                    <column name="in_data">in_data_7, port</column>
                    <column name="in_data">in_data_8, port</column>
                    <column name="in_data">in_data_9, port</column>
                    <column name="in_data">in_data_10, port</column>
                    <column name="in_data">in_data_11, port</column>
                    <column name="out_data">out_data_0, port</column>
                    <column name="out_data">out_data_0_ap_vld, port</column>
                    <column name="out_data">out_data_1, port</column>
                    <column name="out_data">out_data_1_ap_vld, port</column>
                    <column name="out_data">out_data_2, port</column>
                    <column name="out_data">out_data_2_ap_vld, port</column>
                    <column name="out_data">out_data_3, port</column>
                    <column name="out_data">out_data_3_ap_vld, port</column>
                    <column name="out_data">out_data_4, port</column>
                    <column name="out_data">out_data_4_ap_vld, port</column>
                    <column name="out_data">out_data_5, port</column>
                    <column name="out_data">out_data_5_ap_vld, port</column>
                    <column name="out_data">out_data_6, port</column>
                    <column name="out_data">out_data_6_ap_vld, port</column>
                    <column name="out_data">out_data_7, port</column>
                    <column name="out_data">out_data_7_ap_vld, port</column>
                    <column name="out_data">out_data_8, port</column>
                    <column name="out_data">out_data_8_ap_vld, port</column>
                    <column name="out_data">out_data_9, port</column>
                    <column name="out_data">out_data_9_ap_vld, port</column>
                    <column name="out_data">out_data_10, port</column>
                    <column name="out_data">out_data_10_ap_vld, port</column>
                    <column name="out_data">out_data_11, port</column>
                    <column name="out_data">out_data_11_ap_vld, port</column>
                    <column name="out_data">out_data_12, port</column>
                    <column name="out_data">out_data_12_ap_vld, port</column>
                    <column name="out_data">out_data_13, port</column>
                    <column name="out_data">out_data_13_ap_vld, port</column>
                    <column name="out_data">out_data_14, port</column>
                    <column name="out_data">out_data_14_ap_vld, port</column>
                    <column name="out_data">out_data_15, port</column>
                    <column name="out_data">out_data_15_ap_vld, port</column>
                    <column name="out_data">out_data_16, port</column>
                    <column name="out_data">out_data_16_ap_vld, port</column>
                    <column name="out_data">out_data_17, port</column>
                    <column name="out_data">out_data_17_ap_vld, port</column>
                    <column name="out_data">out_data_18, port</column>
                    <column name="out_data">out_data_18_ap_vld, port</column>
                    <column name="out_data">out_data_19, port</column>
                    <column name="out_data">out_data_19_ap_vld, port</column>
                    <column name="out_data">out_data_20, port</column>
                    <column name="out_data">out_data_20_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="HLS/case_1/case_1.cc:12" status="valid" parentFunction="case_1" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_1/case_1.cc:13" status="valid" parentFunction="case_1" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="array_partition" location="HLS/case_2/case_2.cc:12" status="valid" parentFunction="case_2" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_2/case_2.cc:13" status="valid" parentFunction="case_2" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="array_partition" location="HLS/case_3/case_3.cc:12" status="valid" parentFunction="case_3" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_3/case_3.cc:13" status="valid" parentFunction="case_3" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="array_partition" location="HLS/case_4/case_4.cc:12" status="valid" parentFunction="case_4" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_4/case_4.cc:13" status="valid" parentFunction="case_4" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="array_partition" location="HLS/case_5/case_5.cc:12" status="valid" parentFunction="case_5" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_5/case_5.cc:13" status="valid" parentFunction="case_5" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="array_partition" location="HLS/case_6/case_6.cc:12" status="valid" parentFunction="case_6" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_6/case_6.cc:13" status="valid" parentFunction="case_6" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="array_partition" location="HLS/case_7/case_7.cc:12" status="valid" parentFunction="case_7" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_7/case_7.cc:13" status="valid" parentFunction="case_7" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="array_partition" location="HLS/case_8/case_8.cc:12" status="valid" parentFunction="case_8" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_8/case_8.cc:13" status="valid" parentFunction="case_8" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="array_partition" location="HLS/case_9/case_9.cc:12" status="valid" parentFunction="case_9" variable="in_data" isDirective="0" options="variable=in_data complete"/>
        <Pragma type="array_partition" location="HLS/case_9/case_9.cc:13" status="valid" parentFunction="case_9" variable="out_data" isDirective="0" options="variable=out_data complete"/>
    </PragmaReport>
</profile>

