
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : parameterList.csv
#     Report Created by: sanjeev
#     Report Created on:  Fri Jan 17 18:08:25 2025
#     Working Directory: /home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim
#     SpyGlass Version : SpyGlass_vW-2024.09
#     Policy Name      : clock-reset(SpyGlass_vW-2024.09)
#
################################################################################
PARAMETER,VALUE
-conv_sync_seq_depth_opt,yes
-autofix_abstract_port,no
-hier_wild_card,no
-enable_and_sync,yes
-check_multiclock_bbox,yes
-allow_merged_qualifier,strict
-conv_sync_seq_depth,1
-allow_combo_logic,yes
-fa_vcdfulltrace,allnets
-fa_disable_sync_fifo,yes
-enable_debug_data,yes
-fa_msgmode,none
-distributed_fifo,yes
-cdc_qualifier_depth,3
-enable_mux_sync,all
-cdc_reduce_pessimism,mbit_macro,no_convergence_at_syncreset,no_convergence_at_enable,use_multi_arc,clock_crossing,no_unate_reconv,clock_on_ports,ignore_multi_domain
-validate_reduce_pessimism,all
-strict_sync_check,yes
-clock_reduce_pessimism,latch_en,mux_sel_derived,check_enable_for_glitch,ignore_same_domain
-handle_combo_arc,yes
-abstract_validate_express,no
-reset_reduce_pessimism,same_data_reset_flop,remove_overlap
