begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* tc-mt.c -- Assembler for the Morpho Technologies mt .    Copyright (C) 2005, 2006 Free Software Foundation.     This file is part of GAS, the GNU Assembler.     GAS is free software; you can redistribute it and/or modify    it under the terms of the GNU General Public License as published by    the Free Software Foundation; either version 2, or (at your option)    any later version.     GAS is distributed in the hope that it will be useful,    but WITHOUT ANY WARRANTY; without even the implied warranty of    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the    GNU General Public License for more details.     You should have received a copy of the GNU General Public License    along with GAS; see the file COPYING.  If not, write to    the Free Software Foundation, 59 Temple Place - Suite 330,    Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"as.h"
end_include

begin_include
include|#
directive|include
file|"dwarf2dbg.h"
end_include

begin_include
include|#
directive|include
file|"subsegs.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"opcodes/mt-desc.h"
end_include

begin_include
include|#
directive|include
file|"opcodes/mt-opc.h"
end_include

begin_include
include|#
directive|include
file|"cgen.h"
end_include

begin_include
include|#
directive|include
file|"elf/common.h"
end_include

begin_include
include|#
directive|include
file|"elf/mt.h"
end_include

begin_include
include|#
directive|include
file|"libbfd.h"
end_include

begin_comment
comment|/* Structure to hold all of the different components    describing an individual instruction.  */
end_comment

begin_typedef
typedef|typedef
struct|struct
block|{
specifier|const
name|CGEN_INSN
modifier|*
name|insn
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|orig_insn
decl_stmt|;
name|CGEN_FIELDS
name|fields
decl_stmt|;
if|#
directive|if
name|CGEN_INT_INSN_P
name|CGEN_INSN_INT
name|buffer
index|[
literal|1
index|]
decl_stmt|;
define|#
directive|define
name|INSN_VALUE
parameter_list|(
name|buf
parameter_list|)
value|(*(buf))
else|#
directive|else
name|unsigned
name|char
name|buffer
index|[
name|CGEN_MAX_INSN_SIZE
index|]
decl_stmt|;
define|#
directive|define
name|INSN_VALUE
parameter_list|(
name|buf
parameter_list|)
value|(buf)
endif|#
directive|endif
name|char
modifier|*
name|addr
decl_stmt|;
name|fragS
modifier|*
name|frag
decl_stmt|;
name|int
name|num_fixups
decl_stmt|;
name|fixS
modifier|*
name|fixups
index|[
name|GAS_CGEN_MAX_FIXUPS
index|]
decl_stmt|;
name|int
name|indices
index|[
name|MAX_OPERAND_INSTANCES
index|]
decl_stmt|;
block|}
name|mt_insn
typedef|;
end_typedef

begin_decl_stmt
specifier|const
name|char
name|comment_chars
index|[]
init|=
literal|";"
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|char
name|line_comment_chars
index|[]
init|=
literal|"#"
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|char
name|line_separator_chars
index|[]
init|=
literal|""
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|char
name|EXP_CHARS
index|[]
init|=
literal|"eE"
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|char
name|FLT_CHARS
index|[]
init|=
literal|"dD"
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The target specific pseudo-ops which we support.  */
end_comment

begin_decl_stmt
specifier|const
name|pseudo_typeS
name|md_pseudo_table
index|[]
init|=
block|{
block|{
literal|"word"
block|,
name|cons
block|,
literal|4
block|}
block|,
block|{
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_decl_stmt
specifier|static
name|int
name|no_scheduling_restrictions
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|option
name|md_longopts
index|[]
init|=
block|{
define|#
directive|define
name|OPTION_NO_SCHED_REST
value|(OPTION_MD_BASE)
block|{
literal|"nosched"
block|,
name|no_argument
block|,
name|NULL
block|,
name|OPTION_NO_SCHED_REST
block|}
block|,
define|#
directive|define
name|OPTION_MARCH
value|(OPTION_MD_BASE + 1)
block|{
literal|"march"
block|,
name|required_argument
block|,
name|NULL
block|,
name|OPTION_MARCH
block|}
block|,
block|{
name|NULL
block|,
name|no_argument
block|,
name|NULL
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|size_t
name|md_longopts_size
init|=
sizeof|sizeof
argument_list|(
name|md_longopts
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|char
modifier|*
name|md_shortopts
init|=
literal|""
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Mach selected from command line.  */
end_comment

begin_decl_stmt
specifier|static
name|int
name|mt_mach
init|=
name|bfd_mach_ms1
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|unsigned
name|mt_mach_bitmask
init|=
literal|1
operator|<<
name|MACH_MS1
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Flags to set in the elf header */
end_comment

begin_decl_stmt
specifier|static
name|flagword
name|mt_flags
init|=
name|EF_MT_CPU_MRISC
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The architecture to use.  */
end_comment

begin_enum
enum|enum
name|mt_architectures
block|{
name|ms1_64_001
block|,
name|ms1_16_002
block|,
name|ms1_16_003
block|,
name|ms2
block|}
enum|;
end_enum

begin_comment
comment|/* MT architecture we are using for this output file.  */
end_comment

begin_decl_stmt
specifier|static
name|enum
name|mt_architectures
name|mt_arch
init|=
name|ms1_16_002
decl_stmt|;
end_decl_stmt

begin_function
name|int
name|md_parse_option
parameter_list|(
name|int
name|c
name|ATTRIBUTE_UNUSED
parameter_list|,
name|char
modifier|*
name|arg
parameter_list|)
block|{
switch|switch
condition|(
name|c
condition|)
block|{
case|case
name|OPTION_MARCH
case|:
if|if
condition|(
name|strcmp
argument_list|(
name|arg
argument_list|,
literal|"ms1-64-001"
argument_list|)
operator|==
literal|0
condition|)
block|{
name|mt_flags
operator|=
operator|(
name|mt_flags
operator|&
operator|~
name|EF_MT_CPU_MASK
operator|)
operator||
name|EF_MT_CPU_MRISC
expr_stmt|;
name|mt_mach
operator|=
name|bfd_mach_ms1
expr_stmt|;
name|mt_mach_bitmask
operator|=
literal|1
operator|<<
name|MACH_MS1
expr_stmt|;
name|mt_arch
operator|=
name|ms1_64_001
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|strcmp
argument_list|(
name|arg
argument_list|,
literal|"ms1-16-002"
argument_list|)
operator|==
literal|0
condition|)
block|{
name|mt_flags
operator|=
operator|(
name|mt_flags
operator|&
operator|~
name|EF_MT_CPU_MASK
operator|)
operator||
name|EF_MT_CPU_MRISC
expr_stmt|;
name|mt_mach
operator|=
name|bfd_mach_ms1
expr_stmt|;
name|mt_mach_bitmask
operator|=
literal|1
operator|<<
name|MACH_MS1
expr_stmt|;
name|mt_arch
operator|=
name|ms1_16_002
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|strcmp
argument_list|(
name|arg
argument_list|,
literal|"ms1-16-003"
argument_list|)
operator|==
literal|0
condition|)
block|{
name|mt_flags
operator|=
operator|(
name|mt_flags
operator|&
operator|~
name|EF_MT_CPU_MASK
operator|)
operator||
name|EF_MT_CPU_MRISC2
expr_stmt|;
name|mt_mach
operator|=
name|bfd_mach_mrisc2
expr_stmt|;
name|mt_mach_bitmask
operator|=
literal|1
operator|<<
name|MACH_MS1_003
expr_stmt|;
name|mt_arch
operator|=
name|ms1_16_003
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|strcmp
argument_list|(
name|arg
argument_list|,
literal|"ms2"
argument_list|)
operator|==
literal|0
condition|)
block|{
name|mt_flags
operator|=
operator|(
name|mt_flags
operator|&
operator|~
name|EF_MT_CPU_MASK
operator|)
operator||
name|EF_MT_CPU_MS2
expr_stmt|;
name|mt_mach
operator|=
name|bfd_mach_mrisc2
expr_stmt|;
name|mt_mach_bitmask
operator|=
literal|1
operator|<<
name|MACH_MS2
expr_stmt|;
name|mt_arch
operator|=
name|ms2
expr_stmt|;
block|}
case|case
name|OPTION_NO_SCHED_REST
case|:
name|no_scheduling_restrictions
operator|=
literal|1
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
literal|1
return|;
block|}
end_function

begin_function
name|void
name|md_show_usage
parameter_list|(
name|FILE
modifier|*
name|stream
parameter_list|)
block|{
name|fprintf
argument_list|(
name|stream
argument_list|,
name|_
argument_list|(
literal|"MT specific command line options:\n"
argument_list|)
argument_list|)
expr_stmt|;
name|fprintf
argument_list|(
name|stream
argument_list|,
name|_
argument_list|(
literal|"  -march=ms1-64-001         allow ms1-64-001 instructions\n"
argument_list|)
argument_list|)
expr_stmt|;
name|fprintf
argument_list|(
name|stream
argument_list|,
name|_
argument_list|(
literal|"  -march=ms1-16-002         allow ms1-16-002 instructions (default)\n"
argument_list|)
argument_list|)
expr_stmt|;
name|fprintf
argument_list|(
name|stream
argument_list|,
name|_
argument_list|(
literal|"  -march=ms1-16-003         allow ms1-16-003 instructions\n"
argument_list|)
argument_list|)
expr_stmt|;
name|fprintf
argument_list|(
name|stream
argument_list|,
name|_
argument_list|(
literal|"  -march=ms2                allow ms2 instructions \n"
argument_list|)
argument_list|)
expr_stmt|;
name|fprintf
argument_list|(
name|stream
argument_list|,
name|_
argument_list|(
literal|"  -nosched                  disable scheduling restrictions\n"
argument_list|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_escape
end_escape

begin_function
name|void
name|md_begin
parameter_list|(
name|void
parameter_list|)
block|{
comment|/* Initialize the `cgen' interface.  */
comment|/* Set the machine number and endian.  */
name|gas_cgen_cpu_desc
operator|=
name|mt_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_MACHS
argument_list|,
name|mt_mach_bitmask
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|CGEN_ENDIAN_BIG
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
expr_stmt|;
name|mt_cgen_init_asm
argument_list|(
name|gas_cgen_cpu_desc
argument_list|)
expr_stmt|;
comment|/* This is a callback from cgen to gas to parse operands.  */
name|cgen_set_parse_operand_fn
argument_list|(
name|gas_cgen_cpu_desc
argument_list|,
name|gas_cgen_parse_operand
argument_list|)
expr_stmt|;
comment|/* Set the ELF flags if desired. */
if|if
condition|(
name|mt_flags
condition|)
name|bfd_set_private_flags
argument_list|(
name|stdoutput
argument_list|,
name|mt_flags
argument_list|)
expr_stmt|;
comment|/* Set the machine type.  */
name|bfd_default_set_arch_mach
argument_list|(
name|stdoutput
argument_list|,
name|bfd_arch_mt
argument_list|,
name|mt_mach
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|md_assemble
parameter_list|(
name|char
modifier|*
name|str
parameter_list|)
block|{
specifier|static
name|long
name|delayed_load_register
init|=
literal|0
decl_stmt|;
specifier|static
name|long
name|prev_delayed_load_register
init|=
literal|0
decl_stmt|;
specifier|static
name|int
name|last_insn_had_delay_slot
init|=
literal|0
decl_stmt|;
specifier|static
name|int
name|last_insn_in_noncond_delay_slot
init|=
literal|0
decl_stmt|;
specifier|static
name|int
name|last_insn_has_load_delay
init|=
literal|0
decl_stmt|;
specifier|static
name|int
name|last_insn_was_memory_access
init|=
literal|0
decl_stmt|;
specifier|static
name|int
name|last_insn_was_io_insn
init|=
literal|0
decl_stmt|;
specifier|static
name|int
name|last_insn_was_arithmetic_or_logic
init|=
literal|0
decl_stmt|;
specifier|static
name|int
name|last_insn_was_branch_insn
init|=
literal|0
decl_stmt|;
specifier|static
name|int
name|last_insn_was_conditional_branch_insn
init|=
literal|0
decl_stmt|;
name|mt_insn
name|insn
decl_stmt|;
name|char
modifier|*
name|errmsg
decl_stmt|;
comment|/* Initialize GAS's cgen interface for a new instruction.  */
name|gas_cgen_init_parse
argument_list|()
expr_stmt|;
name|insn
operator|.
name|insn
operator|=
name|mt_cgen_assemble_insn
argument_list|(
name|gas_cgen_cpu_desc
argument_list|,
name|str
argument_list|,
operator|&
name|insn
operator|.
name|fields
argument_list|,
name|insn
operator|.
name|buffer
argument_list|,
operator|&
name|errmsg
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|insn
operator|.
name|insn
condition|)
block|{
name|as_bad
argument_list|(
literal|"%s"
argument_list|,
name|errmsg
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* Doesn't really matter what we pass for RELAX_P here.  */
name|gas_cgen_finish_insn
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|insn
operator|.
name|buffer
argument_list|,
name|CGEN_FIELDS_BITSIZE
argument_list|(
operator|&
name|insn
operator|.
name|fields
argument_list|)
argument_list|,
literal|1
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
comment|/* Handle Scheduling Restrictions.  */
if|if
condition|(
operator|!
name|no_scheduling_restrictions
condition|)
block|{
comment|/* Detect consecutive Memory Accesses.  */
if|if
condition|(
name|last_insn_was_memory_access
operator|&&
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_MEMORY_ACCESS
argument_list|)
operator|&&
name|mt_mach
operator|==
name|ms1_64_001
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"instruction %s may not follow another memory access instruction."
argument_list|)
argument_list|,
name|CGEN_INSN_NAME
argument_list|(
name|insn
operator|.
name|insn
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Detect consecutive I/O Instructions.  */
elseif|else
if|if
condition|(
name|last_insn_was_io_insn
operator|&&
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_IO_INSN
argument_list|)
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"instruction %s may not follow another I/O instruction."
argument_list|)
argument_list|,
name|CGEN_INSN_NAME
argument_list|(
name|insn
operator|.
name|insn
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Detect consecutive branch instructions.  */
elseif|else
if|if
condition|(
name|last_insn_was_branch_insn
operator|&&
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_BR_INSN
argument_list|)
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"%s may not occupy the delay slot of another branch insn."
argument_list|)
argument_list|,
name|CGEN_INSN_NAME
argument_list|(
name|insn
operator|.
name|insn
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Detect data dependencies on delayed loads: memory and input insns.  */
if|if
condition|(
name|last_insn_has_load_delay
operator|&&
name|delayed_load_register
condition|)
block|{
if|if
condition|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR1
argument_list|)
operator|&&
name|insn
operator|.
name|fields
operator|.
name|f_sr1
operator|==
name|delayed_load_register
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"operand references R%ld of previous load."
argument_list|)
argument_list|,
name|insn
operator|.
name|fields
operator|.
name|f_sr1
argument_list|)
expr_stmt|;
if|if
condition|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR2
argument_list|)
operator|&&
name|insn
operator|.
name|fields
operator|.
name|f_sr2
operator|==
name|delayed_load_register
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"operand references R%ld of previous load."
argument_list|)
argument_list|,
name|insn
operator|.
name|fields
operator|.
name|f_sr2
argument_list|)
expr_stmt|;
block|}
comment|/* Detect JAL/RETI hazard */
if|if
condition|(
name|mt_mach
operator|==
name|ms2
operator|&&
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_JAL_HAZARD
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR1
argument_list|)
operator|&&
name|insn
operator|.
name|fields
operator|.
name|f_sr1
operator|==
name|delayed_load_register
operator|)
operator|||
operator|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR2
argument_list|)
operator|&&
name|insn
operator|.
name|fields
operator|.
name|f_sr2
operator|==
name|delayed_load_register
operator|)
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"operand references R%ld of previous instrutcion."
argument_list|)
argument_list|,
name|delayed_load_register
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
operator|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR1
argument_list|)
operator|&&
name|insn
operator|.
name|fields
operator|.
name|f_sr1
operator|==
name|prev_delayed_load_register
operator|)
operator|||
operator|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR2
argument_list|)
operator|&&
name|insn
operator|.
name|fields
operator|.
name|f_sr2
operator|==
name|prev_delayed_load_register
operator|)
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"operand references R%ld of instructcion before previous."
argument_list|)
argument_list|,
name|prev_delayed_load_register
argument_list|)
expr_stmt|;
block|}
comment|/* Detect data dependency between conditional branch instruction          and an immediately preceding arithmetic or logical instruction.  */
if|if
condition|(
name|last_insn_was_arithmetic_or_logic
operator|&&
operator|!
name|last_insn_in_noncond_delay_slot
operator|&&
operator|(
name|delayed_load_register
operator|!=
literal|0
operator|)
operator|&&
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_BR_INSN
argument_list|)
operator|&&
name|mt_arch
operator|==
name|ms1_64_001
condition|)
block|{
if|if
condition|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR1
argument_list|)
operator|&&
name|insn
operator|.
name|fields
operator|.
name|f_sr1
operator|==
name|delayed_load_register
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"conditional branch or jal insn's operand references R%ld of previous arithmetic or logic insn."
argument_list|)
argument_list|,
name|insn
operator|.
name|fields
operator|.
name|f_sr1
argument_list|)
expr_stmt|;
if|if
condition|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR2
argument_list|)
operator|&&
name|insn
operator|.
name|fields
operator|.
name|f_sr2
operator|==
name|delayed_load_register
condition|)
name|as_warn
argument_list|(
name|_
argument_list|(
literal|"conditional branch or jal insn's operand references R%ld of previous arithmetic or logic insn."
argument_list|)
argument_list|,
name|insn
operator|.
name|fields
operator|.
name|f_sr2
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Keep track of details of this insn for processing next insn.  */
name|last_insn_in_noncond_delay_slot
operator|=
name|last_insn_was_branch_insn
operator|&&
operator|!
name|last_insn_was_conditional_branch_insn
expr_stmt|;
name|last_insn_had_delay_slot
operator|=
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_DELAY_SLOT
argument_list|)
expr_stmt|;
name|last_insn_has_load_delay
operator|=
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_LOAD_DELAY
argument_list|)
expr_stmt|;
name|last_insn_was_memory_access
operator|=
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_MEMORY_ACCESS
argument_list|)
expr_stmt|;
name|last_insn_was_io_insn
operator|=
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_IO_INSN
argument_list|)
expr_stmt|;
name|last_insn_was_arithmetic_or_logic
operator|=
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_AL_INSN
argument_list|)
expr_stmt|;
name|last_insn_was_branch_insn
operator|=
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_BR_INSN
argument_list|)
expr_stmt|;
name|last_insn_was_conditional_branch_insn
operator|=
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_BR_INSN
argument_list|)
operator|&&
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRSR2
argument_list|)
expr_stmt|;
name|prev_delayed_load_register
operator|=
name|delayed_load_register
expr_stmt|;
if|if
condition|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRDR
argument_list|)
condition|)
name|delayed_load_register
operator|=
name|insn
operator|.
name|fields
operator|.
name|f_dr
expr_stmt|;
elseif|else
if|if
condition|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
operator|.
name|insn
argument_list|,
name|CGEN_INSN_USES_FRDRRR
argument_list|)
condition|)
name|delayed_load_register
operator|=
name|insn
operator|.
name|fields
operator|.
name|f_drrr
expr_stmt|;
else|else
comment|/* Insns has no destination register.  */
name|delayed_load_register
operator|=
literal|0
expr_stmt|;
comment|/* Generate dwarf2 line numbers.  */
name|dwarf2_emit_insn
argument_list|(
literal|4
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|valueT
name|md_section_align
parameter_list|(
name|segT
name|segment
parameter_list|,
name|valueT
name|size
parameter_list|)
block|{
name|int
name|align
init|=
name|bfd_get_section_alignment
argument_list|(
name|stdoutput
argument_list|,
name|segment
argument_list|)
decl_stmt|;
return|return
operator|(
operator|(
name|size
operator|+
operator|(
literal|1
operator|<<
name|align
operator|)
operator|-
literal|1
operator|)
operator|&
operator|(
operator|-
literal|1
operator|<<
name|align
operator|)
operator|)
return|;
block|}
end_function

begin_function
name|symbolS
modifier|*
name|md_undefined_symbol
parameter_list|(
name|char
modifier|*
name|name
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
name|NULL
return|;
block|}
end_function

begin_escape
end_escape

begin_function
name|int
name|md_estimate_size_before_relax
parameter_list|(
name|fragS
modifier|*
name|fragP
name|ATTRIBUTE_UNUSED
parameter_list|,
name|segT
name|segment
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
name|as_fatal
argument_list|(
name|_
argument_list|(
literal|"md_estimate_size_before_relax\n"
argument_list|)
argument_list|)
expr_stmt|;
return|return
literal|1
return|;
block|}
end_function

begin_comment
comment|/* *fragP has been relaxed to its final size, and now needs to have    the bytes inside it modified to conform to the new size.     Called after relaxation is finished.    fragP->fr_type == rs_machine_dependent.    fragP->fr_subtype is the subtype of what the address relaxed to.  */
end_comment

begin_function
name|void
name|md_convert_frag
parameter_list|(
name|bfd
modifier|*
name|abfd
name|ATTRIBUTE_UNUSED
parameter_list|,
name|segT
name|sec
name|ATTRIBUTE_UNUSED
parameter_list|,
name|fragS
modifier|*
name|fragP
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{ }
end_function

begin_escape
end_escape

begin_comment
comment|/* Functions concerning relocs.  */
end_comment

begin_function
name|long
name|md_pcrel_from_section
parameter_list|(
name|fixS
modifier|*
name|fixP
parameter_list|,
name|segT
name|sec
parameter_list|)
block|{
if|if
condition|(
name|fixP
operator|->
name|fx_addsy
operator|!=
operator|(
name|symbolS
operator|*
operator|)
name|NULL
operator|&&
operator|(
operator|!
name|S_IS_DEFINED
argument_list|(
name|fixP
operator|->
name|fx_addsy
argument_list|)
operator|||
name|S_GET_SEGMENT
argument_list|(
name|fixP
operator|->
name|fx_addsy
argument_list|)
operator|!=
name|sec
operator|)
condition|)
comment|/* The symbol is undefined (or is defined but not in this section).        Let the linker figure it out.  */
return|return
literal|0
return|;
comment|/* Return the address of the opcode - cgen adjusts for opcode size      itself, to be consistent with the disassembler, which must do      so.  */
return|return
name|fixP
operator|->
name|fx_where
operator|+
name|fixP
operator|->
name|fx_frag
operator|->
name|fr_address
return|;
block|}
end_function

begin_comment
comment|/* Return the bfd reloc type for OPERAND of INSN at fixup FIXP.    Returns BFD_RELOC_NONE if no reloc type can be found.    *FIXP may be modified if desired.  */
end_comment

begin_function
name|bfd_reloc_code_real_type
name|md_cgen_lookup_reloc
parameter_list|(
specifier|const
name|CGEN_INSN
modifier|*
name|insn
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|CGEN_OPERAND
modifier|*
name|operand
parameter_list|,
name|fixS
modifier|*
name|fixP
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
name|bfd_reloc_code_real_type
name|result
decl_stmt|;
name|result
operator|=
name|BFD_RELOC_NONE
expr_stmt|;
switch|switch
condition|(
name|operand
operator|->
name|type
condition|)
block|{
case|case
name|MT_OPERAND_IMM16O
case|:
name|result
operator|=
name|BFD_RELOC_16_PCREL
expr_stmt|;
name|fixP
operator|->
name|fx_pcrel
operator|=
literal|1
expr_stmt|;
comment|/* fixP->fx_no_overflow = 1; */
break|break;
case|case
name|MT_OPERAND_IMM16
case|:
case|case
name|MT_OPERAND_IMM16Z
case|:
comment|/* These may have been processed at parse time.  */
if|if
condition|(
name|fixP
operator|->
name|fx_cgen
operator|.
name|opinfo
operator|!=
literal|0
condition|)
name|result
operator|=
name|fixP
operator|->
name|fx_cgen
operator|.
name|opinfo
expr_stmt|;
name|fixP
operator|->
name|fx_no_overflow
operator|=
literal|1
expr_stmt|;
break|break;
case|case
name|MT_OPERAND_LOOPSIZE
case|:
name|result
operator|=
name|BFD_RELOC_MT_PCINSN8
expr_stmt|;
name|fixP
operator|->
name|fx_pcrel
operator|=
literal|1
expr_stmt|;
comment|/* Adjust for the delay slot, which is not part of the loop  */
name|fixP
operator|->
name|fx_offset
operator|-=
literal|8
expr_stmt|;
break|break;
default|default:
name|result
operator|=
name|BFD_RELOC_NONE
expr_stmt|;
break|break;
block|}
return|return
name|result
return|;
block|}
end_function

begin_comment
comment|/* Write a value out to the object file, using the appropriate endianness.  */
end_comment

begin_function
name|void
name|md_number_to_chars
parameter_list|(
name|char
modifier|*
name|buf
parameter_list|,
name|valueT
name|val
parameter_list|,
name|int
name|n
parameter_list|)
block|{
name|number_to_chars_bigendian
argument_list|(
name|buf
argument_list|,
name|val
argument_list|,
name|n
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Turn a string in input_line_pointer into a floating point constant of type    type, and store the appropriate bytes in *litP.  The number of LITTLENUMS    emitted is stored in *sizeP .  An error message is returned, or NULL on OK.  */
end_comment

begin_comment
comment|/* Equal to MAX_PRECISION in atof-ieee.c.  */
end_comment

begin_define
define|#
directive|define
name|MAX_LITTLENUMS
value|6
end_define

begin_function
name|char
modifier|*
name|md_atof
parameter_list|(
name|type
parameter_list|,
name|litP
parameter_list|,
name|sizeP
parameter_list|)
name|char
name|type
decl_stmt|;
name|char
modifier|*
name|litP
decl_stmt|;
name|int
modifier|*
name|sizeP
decl_stmt|;
block|{
name|int
name|prec
decl_stmt|;
name|LITTLENUM_TYPE
name|words
index|[
name|MAX_LITTLENUMS
index|]
decl_stmt|;
name|LITTLENUM_TYPE
modifier|*
name|wordP
decl_stmt|;
name|char
modifier|*
name|t
decl_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
literal|'f'
case|:
case|case
literal|'F'
case|:
case|case
literal|'s'
case|:
case|case
literal|'S'
case|:
name|prec
operator|=
literal|2
expr_stmt|;
break|break;
case|case
literal|'d'
case|:
case|case
literal|'D'
case|:
case|case
literal|'r'
case|:
case|case
literal|'R'
case|:
name|prec
operator|=
literal|4
expr_stmt|;
break|break;
comment|/* FIXME: Some targets allow other format chars for bigger sizes here.  */
default|default:
operator|*
name|sizeP
operator|=
literal|0
expr_stmt|;
return|return
name|_
argument_list|(
literal|"Bad call to md_atof()"
argument_list|)
return|;
block|}
name|t
operator|=
name|atof_ieee
argument_list|(
name|input_line_pointer
argument_list|,
name|type
argument_list|,
name|words
argument_list|)
expr_stmt|;
if|if
condition|(
name|t
condition|)
name|input_line_pointer
operator|=
name|t
expr_stmt|;
operator|*
name|sizeP
operator|=
name|prec
operator|*
sizeof|sizeof
argument_list|(
name|LITTLENUM_TYPE
argument_list|)
expr_stmt|;
comment|/* This loops outputs the LITTLENUMs in REVERSE order;      in accord with the mt endianness.  */
for|for
control|(
name|wordP
operator|=
name|words
init|;
name|prec
operator|--
condition|;
control|)
block|{
name|md_number_to_chars
argument_list|(
name|litP
argument_list|,
call|(
name|valueT
call|)
argument_list|(
operator|*
name|wordP
operator|++
argument_list|)
argument_list|,
sizeof|sizeof
argument_list|(
name|LITTLENUM_TYPE
argument_list|)
argument_list|)
expr_stmt|;
name|litP
operator|+=
sizeof|sizeof
argument_list|(
name|LITTLENUM_TYPE
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* See whether we need to force a relocation into the output file.  */
end_comment

begin_function
name|int
name|mt_force_relocation
parameter_list|(
name|fixS
modifier|*
name|fixp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
name|void
name|mt_apply_fix
parameter_list|(
name|fixS
modifier|*
name|fixP
parameter_list|,
name|valueT
modifier|*
name|valueP
parameter_list|,
name|segT
name|seg
parameter_list|)
block|{
if|if
condition|(
operator|(
name|fixP
operator|->
name|fx_pcrel
operator|!=
literal|0
operator|)
operator|&&
operator|(
name|fixP
operator|->
name|fx_r_type
operator|==
name|BFD_RELOC_32
operator|)
condition|)
name|fixP
operator|->
name|fx_r_type
operator|=
name|BFD_RELOC_32_PCREL
expr_stmt|;
name|gas_cgen_md_apply_fix
argument_list|(
name|fixP
argument_list|,
name|valueP
argument_list|,
name|seg
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|bfd_boolean
name|mt_fix_adjustable
parameter_list|(
name|fixS
modifier|*
name|fixP
parameter_list|)
block|{
name|bfd_reloc_code_real_type
name|reloc_type
decl_stmt|;
if|if
condition|(
operator|(
name|int
operator|)
name|fixP
operator|->
name|fx_r_type
operator|>=
operator|(
name|int
operator|)
name|BFD_RELOC_UNUSED
condition|)
block|{
specifier|const
name|CGEN_INSN
modifier|*
name|insn
init|=
name|NULL
decl_stmt|;
name|int
name|opindex
init|=
operator|(
name|int
operator|)
name|fixP
operator|->
name|fx_r_type
operator|-
operator|(
name|int
operator|)
name|BFD_RELOC_UNUSED
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|operand
decl_stmt|;
name|operand
operator|=
name|cgen_operand_lookup_by_num
argument_list|(
name|gas_cgen_cpu_desc
argument_list|,
name|opindex
argument_list|)
expr_stmt|;
name|reloc_type
operator|=
name|md_cgen_lookup_reloc
argument_list|(
name|insn
argument_list|,
name|operand
argument_list|,
name|fixP
argument_list|)
expr_stmt|;
block|}
else|else
name|reloc_type
operator|=
name|fixP
operator|->
name|fx_r_type
expr_stmt|;
if|if
condition|(
name|fixP
operator|->
name|fx_addsy
operator|==
name|NULL
condition|)
return|return
name|TRUE
return|;
comment|/* Prevent all adjustments to global symbols.  */
if|if
condition|(
name|S_IS_EXTERNAL
argument_list|(
name|fixP
operator|->
name|fx_addsy
argument_list|)
condition|)
return|return
name|FALSE
return|;
if|if
condition|(
name|S_IS_WEAK
argument_list|(
name|fixP
operator|->
name|fx_addsy
argument_list|)
condition|)
return|return
name|FALSE
return|;
return|return
literal|1
return|;
block|}
end_function

end_unit

