// Seed: 469890109
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_0();
  assign id_3[1] = 1;
  supply1 id_6;
  assign id_4 = id_6 ? 1 : id_6;
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri id_6,
    output wire id_7,
    input wor id_8
);
  wire id_10;
  module_0();
  wire id_11;
  id_12 :
  assert property (@(1 or id_5) 1 & id_5)
  else;
  assign id_3 = id_12;
  wire id_13;
  nor (id_0, id_1, id_10, id_4, id_5, id_6, id_8);
endmodule
