INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Task/zuoye/SRT/srt_div/srt_div.srcs/sources_1/new/srt_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srt_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Task/zuoye/SRT/srt_div/srt_div.srcs/sources_1/new/srt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Task/zuoye/SRT/srt_div/srt_div.srcs/sim_1/new/srt_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srt_top_tb
