machine:
  license: "/* \n * automatically generated, don't change\n */"
  machine_desc: "Linksys WRT350N v2 (MV88F5181L)"
  machine_name: "wrt350n_v2"
  board_id: "0x661"
  soc:
    soc_name: "mv88f5181L"
    cpu:
      cpu_type: "arm926"
    cpu_address_map:
      cam_mmio_name: "mv88f5181_cpu_address_map"
      cam_mmio_base: "0xf1020000"
      cam_mmio_size: "0x100"
      cam_registers:
        # default value copied from mv88f8182, base and size seems wrong
        # but it doesn't matter, the kernel will overwrite them all
        - name: "window0_control_register"
          offset: "0x00"
          value: "0x1FFF5941"
        - name: "window0_base_register"
          offset: "0x04"
          value: "0x80000000"
        - name: "window0_remap_low_register"
          offset: "0x08"
          value: "0x80000000"
        - name: "window0_remap_high_register"
          offset: "0x0C"
          value: "0x0"
        - name: "window1_control_register"
          offset: "0x10"
          value: "0x1FFF5931"
        - name: "window1_base_register"
          offset: "0x14"
          value: "0xA0000000"
        - name: "window1_remap_low_register"
          offset: "0x18"
          value: "0xA0000000"
        - name: "window1_remap_high_register"
          offset: "0x1C"
          value: "0x0"
        - name: "window2_control_register"
          offset: "0x20"
          value: "0x00005141"
        - name: "window2_base_register"
          offset: "0x24"
          value: "0xC0000000"
        - name: "window2_remap_low_register"
          offset: "0x28"
          value: "0xC0000000"
        - name: "window2_remap_high_register"
          offset: "0x2C"
          value: "0x0"
        - name: "window3_control_register"
          offset: "0x30"
          value: "0x00005131"
        - name: "window3_base_register"
          offset: "0x34"
          value: "0xC8000000"
        - name: "window4_control_register"
          offset: "0x40"
          value: "0x00000091"
        - name: "window4_base_register"
          offset: "0x44"
          value: "0xC8010000"
        - name: "window5_control_register"
          offset: "0x50"
          value: "0x0"
        - name: "window5_base_register"
          offset: "0x54"
          value: "0x0"
        - name: "window6_control_register"
          offset: "0x60"
          value: "0x07FF1B11"
        - name: "window6_base_register"
          offset: "0x64"
          value: "0xF0000000"
        - name: "window7_control_register"
          offset: "0x70"
          value: "0x07FF0F11"
        - name: "window7_base_register"
          offset: "0x74"
          value: "0xF8000000"
        - name: "_88f5181_internal_registers_base_address_register"
          offset: "0x80"
          value: "0xD0000000"
    ddr_sdram_controller:
      dsc_mmio_name: "mv88f5181_ddr_sdram_controller"
      dsc_mmio_base: "0xf1001400"
      dsc_mmio_size: "0x200"
      dsc_registers:
        - name: "cs0n_base_address_register"
          offset: "0x100"
          value: "0x0 << 0 | 0x0 << 16 | 0x0 << 24"
        - name: "cs0n_size_register"
          offset: "0x104"
          value: "0x1 << 0 | 0x0 << 1 |  0xFF << 16 | 0x0F << 24"
        - name: "cs1n_base_address_register"
          offset: "0x108"
          value: "0x0 << 0 | 0x0 << 16 | 0x10 << 24"
        - name: "cs1n_size_register"
          offset: "0x10C"
          value: "0x1 << 0 | 0x0 << 1 | 0xFF << 16 | 0x0F << 24"
        - name: "cs2n_base_address_register"
          offset: "0x110"
          value: "0x0 << 0 | 0xFF << 16 | 0x20 << 24"
        - name: "cs2n_size_register"
          offset: "0x114"
          value: "0x1 << 0 | 0x0 << 1 | 0xFF << 16 | 0x0F << 24"
        - name: "cs3n_base_address_register"
          offset: "0x118"
          value: "0x0 << 0 | 0x0 << 16 | 0x30 << 24"
        - name: "cs3n_size_register"
          offset: "0x11C"
          value: "0x1 << 0 | 0x0 << 1 | 0xFF << 16 | 0x0F << 24"
        - name: "ddr_sdram_configuration_register"
          offset: "0x00"
          value: "0x400 << 0 | 0x2 << 14 | 0x1 << 18 | 0x2 << 20 | 0x1 << 24 | 0x1 << 25 /* 0 14 17 18 19 20 22 24 25 26 */"
        - name: "ddr_sdram_control_register"
          offset: "0x04"
          value: "0x1 << 6 | 0x1 << 12 | 0x1 << 18 | 0x3 << 24 /* 0 6 7 12 13 14 18 19 24 28 */"
        - name: "ddr_sdram_timing_low_register"
          offset: "0x08"
          value: "0x0 << 0 | 0x2 << 4 | 0x2 << 8 | 0x2 << 12 | 0x1 << 16 | 0x8 << 20 | 0x1 << 24 | 0x1 << 28"
        - name: "ddr_sdram_timing_high_register"
          offset: "0x0C"
          value: "0xD << 0 | 0x0 << 4 | 0x0 << 6 | 0x0 << 8 | 0x0 << 10 | 0x0 << 12"
        - name: "ddr2_sdram_timing_low_register"
          offset: "0x28"
          value: "0x5 << 0 | 0x0 << 4 | 0x3 << 8 | 0x3 << 12 | 0x6 << 16 | 0x0 << 20"
        - name: "ddr2_sdram_timing_high_register"
          offset: "0x7C"
          value: "0x0 << 0 | 0x3 << 4 | 0x3 << 8 | 0x6 << 12 | 0x0 << 16"
        - name: "ddr_sdram_address_control_register"
          offset: "0x10"
          value: "0x0 << 0 | 0x1 << 4 | 0x0 << 6"
        - name: "ddr_sdram_open_pages_control_register"
          offset: "0x14"
          value: "0x0 << 0 | 0x0 << 1"
        - name: "ddr_sdram_operation_register"
          offset: "0x18"
          value: "0x0 << 0 | 0x0 << 4"
        - name: "ddr_sdram_operation_control_register"
          offset: "0x2C"
          value: "0x0 << 0 | 0x0 << 2"
        - name: "ddr_sdram_mode_register"
          offset: "0x1C"
          value: "0x2 << 0 | 0x0 << 3 | 0x3 << 4 | 0x0 << 7 | 0x0 << 8 | 0x0 << 12 | 0x0 << 13 | 0x0 << 14"
        - name: "extended_ddr_sdram_mode_register"
          offset: "0x20"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 7 | 0x0 << 13 | 0x0 << 14"
        - name: "ddr_sdram_initialization_control_register"
          offset: "0x80"
          value: "0x0 << 0 | 0x0 << 1"
        - name: "ddr_sdram_address_or_control_pads_calibration_register"
          offset: "0xC0"
          value: "0x0 << 0 | 0x0 << 6 | 0x0 << 12 | 0x0 << 14 | 0x1 << 16 | 0x0 << 17 | 0x0 << 23 | 0x0 << 29 | 0x0 << 31"
        - name: "ddr_sdram_data_pads_calibration_register"
          offset: "0xC4"
          value: "0x144 << 0"
        - name: "ddr2_sdram_odt_control_low_register"
          offset: "0x94"
          value: "0x0 << 0 | 0x0 << 4 | 0x0 << 8 | 0x0 << 12 | 0x0 << 16 | 0x0 << 20 | 0x0 << 24 | 0x0 << 28"
        - name: "ddr2_sdram_odt_control_high_register"
          offset: "0x98"
          value: "0x0 << 0 | 0x0 << 2 | 0x0 << 4 | 0x0 << 6 | 0x0 << 8"
        - name: "ddr2_sdram_odt_control_register"
          offset: "0x9C"
          value: "0x0 << 0 | 0x0 << 4 | 0x0 << 8 | 0x0 << 10 | 0x0 << 12"
        - name: "ddr_sdram_interface_mbus_control_low_register"
          offset: "0x30"
          value: "0x0 << 0 | 0x1 << 4 | 0x2 << 8 | 0x3 << 12 | 0x4 << 16 | 0x5 << 20 | 0x6 << 24 | 0x7 << 28"
        - name: "ddr_sdram_interface_mbus_control_high_register"
          offset: "0x34"
          value: "0x8 << 0 | 0x9 << 4 | 0xA << 8 | 0xB << 12 | 0xC << 16 | 0xD << 20 | 0xE << 24 | 0xF << 28"
        - name: "ddr_sdram_interface_mbus_timeout_register"
          offset: "0x38"
          value: "0xFF << 0 | 0x0 << 8 | 0x1 << 16 | 0x0 << 17"
        - name: "ddr_sdram_mmask_register"
          offset: "0xB0"
          value: "0x0 << 0 | 0x0 << 2 | 0x0 << 4 | 0xF << 5 | 0x0 << 9"
    pins_multiplexing_interface:
      mpp_mmio_name: "mv88f5181l_pins_multiplexing_interface"
      mpp_mmio_base: "0xf1010000"
      mpp_mmio_size: "0x100"
      mpp_registers:
        - name: "mpp_control_0_register"
          offset: "0x00"
        - name: "mpp_control_1_register"
          offset: "0x04"
        - name: "mpp_control_2_register"
          offset: "0x50"
        - name: "device_multiplex_control_register"
          offset: "0x08"
        - name: "sample_at_reset_register"
          offset: "0x10"
    pci_interface:
      pci_name: "mv88f5181l_pci_interface"
      pci_mmio_name: "mv88f5181l_pci_interface"
      pci_mmio_base: "0xf1030000"
      pci_mmio_size: "0x2000"
      pci_registers:
        - name: "csn0_bar_size"
          offset: "0x0c08"
          value: "0x0 << 0 | 0x0FFFF << 12"
        - name: "csn1_bar_size"
          offset: "0x0d08"
          value: "0x0FFFF000 << 0"
        - name: "csn2_bar_size"
          offset: "0x0c0c"
          value: "0x0FFFF000 << 0"
        - name: "csn3_bar_size"
          offset: "0x0d0c"
          value: "0x0FFFF000 << 0"
        - name: "devcsn0_bar_size"
          offset: "0x0c10"
          value: "0x07FFF000 << 0"
        - name: "devcsn1_bar_size"
          offset: "0x0d10"
          value: "0x07FFF000 << 0"
        - name: "devcsn2_bar_size"
          offset: "0x0d18"
          value: "0x07FFF000 << 0"
        - name: "boot_csn_bar_size"
          offset: "0x0d14"
          value: "0x07FFF000 << 0"
        - name: "p2p_mem0_bar_size"
          offset: "0x0d1c"
          value: "0x1FFFF000 << 0"
        - name: "p2p_i_or_o_bar_size"
          offset: "0x0d24"
          value: "0xF000 << 0"
        - name: "expansion_rom_bar_size"
          offset: "0x0d2c"
          value: "0x0 << 0"
        - name: "base_address_registers_enable"
          offset: "0x0c3c"
          value: "0x1 << 4 | 0x1 << 5 | 0x1 << 7 | 0x1 << 10 | 0x1 << 11 | 0x1 << 12 | 0x1 << 13 /* 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 16 */"
        - name: "csn0_base_address_remap"
          offset: "0x0c48"
          value: "0x0 /* 0 12 */"
        - name: "csn1_base_address_remap"
          offset: "0x0d48"
          value: "0x10000000 << 0"
        - name: "csn2_base_address_remap"
          offset: "0x0c4c"
          value: "0x20000000 << 0"
        - name: "csn3_base_address_remap"
          offset: "0x0d4c"
          value: "0x30000000 << 0"
        - name: "devcsn0_base_address_remap"
          offset: "0x0c50"
          value: "0xE0000000 << 0"
        - name: "devcsn1_base_address_remap"
          offset: "0x0d50"
          value: "0xE8000000 << 0"
        - name: "devcsn2_base_address_remap"
          offset: "0x0d58"
          value: "0xF0000000 << 0"
        - name: "bootcsn_base_address_remap"
          offset: "0x0d54"
          value: "0xF8000000 << 0"
        - name: "p2p_mem0_base_address_remap_low"
          offset: "0x0d5c"
          value: "0x80000000 << 0"
        - name: "p2p_mem0_base_address_remap_high"
          offset: "0x0d60"
          value: "0x0 << 0"
        - name: "p2p_i_or_o_base_address_remap"
          offset: "0x0d6c"
          value: "0xC0000000 << 0"
        - name: "expansion_rom_base_address_remap"
          offset: "0x0f38"
          value: "0xE0000000 << 0"
        - name: "dram_bar_bank_select"
          offset: "0x0c1c"
          value: "0x0 << 0 | 0x1 << 2 | 0x2 << 4 | 0x3 << 6 | 0x0 << 8"
        - name: "pci_address_decode_control"
          offset: "0x0d3c"
          value: "0x1 << 3 /* 0 1 3 4 8 25 */"
        - name: "pci_dll_control"
          offset: "0x1d20"
          value: "0x1 << 1 | 0x1 << 20 /* 0 1 3 5 9 13 15 16 17 20 22 31 */"
        - name: "pci_or_mpp_pads_calibration"
          offset: "0x1d1c"
          value: "0xF << 0 | 0xF << 4 | 0xF << 8 | 0xF << 12 | 0x1 << 16 | 0x1 << 17 | 0x0 << 18 | 0x0 << 22 | 0x0 << 31"
        - name: "pci_command"
          offset: "0x0c00"
          value: "0x1 << 0 | 0x1 << 4 |  0x1 << 5 | 0x1 << 6 | 0x1 << 8 | 0x1 << 9 | 0x1 << 13 | 0x1 << 14 | 0x1 << 16 | 0x1 << 17 | 0x1 << 24
          /* 0 1 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 26 28 29 */"
        - name: "pci_mode"
          offset: "0x0d00"
          value: "0x1 << 31 /* 0 2 3 4 6 8 9 31 */"
        - name: "pci_retry"
          offset: "0x0c04"
          value: "0x0 /* 0 16 24 */"
        - name: "pci_discard_timer"
          offset: "0x0d04"
          value: "0x0 /* 0 16 */"
        - name: "msi_trigger_timer"
          offset: "0x0c38"
          value: "0xFFFF << 0 | 0x0 << 16"
        - name: "pci_arbiter_control"
          offset: "0x1d00"
          value: "0x6 << 3 /* 0 1 2 3 7 14 21 31 */"
        - name: "pci_p2p_configuration"
          offset: "0x1d14"
          value: "0xFF << 0 | 0x0 << 16 | 0x0 << 24 | 0x0 << 29"
        - name: "pci_access_control_base_0_low"
          offset: "0x1e00"
          value: "0x0 /* 0 1 4 5 6 8 10 12 */"
        - name: "pci_access_control_base_0_high"
          offset: "0x1e04"
          value: "0x0 << 0"
        - name: "pci_access_control_size_0"
          offset: "0x1e08"
          value: "0x0 /* 0 4 5 8 19 11 12 */"
        - name: "pci_access_control_base_1_low"
          offset: "0x1e10"
          value: "0x0 << 0"
        - name: "pci_access_control_base_1_high"
          offset: "0x1e14"
          value: "0x0 << 0"
        - name: "pci_access_control_size_1"
          offset: "0x1e18"
          value: "0x0 << 0"
        - name: "pci_access_control_base_2_low"
          offset: "0x1e20"
          value: "0x0 << 0"
        - name: "pci_access_control_base_2_high"
          offset: "0x1e24"
          value: "0x0 << 0"
        - name: "pci_access_control_size_2"
          offset: "0x1e28"
          value: "0x0 << 0"
        - name: "pci_access_control_base_3_low"
          offset: "0x1e30"
          value: "0x0 << 0"
        - name: "pci_access_control_base_3_high"
          offset: "0x1e34"
          value: "0x0 << 0"
        - name: "pci_access_control_size_3"
          offset: "0x1e38"
          value: "0x0 << 0"
        - name: "pci_access_control_base_4_low"
          offset: "0x1e40"
          value: "0x0 << 0"
        - name: "pci_access_control_base_4_high"
          offset: "0x1e44"
          value: "0x0 << 0"
        - name: "pci_access_control_size_4"
          offset: "0x1e48"
          value: "0x0 << 0"
        - name: "pci_access_control_base_5_low"
          offset: "0x1e50"
          value: "0x0 << 0"
        - name: "pci_access_control_base_5_high"
          offset: "0x1e54"
          value: "0x0 << 0"
        - name: "pci_access_control_size_5"
          offset: "0x1e58"
          value: "0x0 << 0"
        - name: "pci_configuration_address"
          offset: "0x0c78"
          value: "0x0 /* 0 2 8 11 16 24 31 */"
        - name: "pci_configuration_data"
          offset: "0x0c7c"
          value: "0x0 << 0"
        - name: "pci_interrupt_acknowledge"
          offset: "0x0c34"
          value: "0x0 << 0"
        - name: "pci_serrn_mask"
          offset: "0x0c28"
          value: "0x0 /* 0 1 2 3 5 6 7 8 9 10 11 12 17 18 20 21 22 */"
        - name: "pci_interrupt_cause"
          offset: "0x1d58"
          value: "0x0 /* 0 24 25 26 27 */"
        - name: "pci_interrupt_mask"
          offset: "0x1d5c"
          value: "0x0 /* 0 27 */"
        - name: "pci_error_address_low"
          offset: "0x1d40"
          value: "0x0 << 0"
        - name: "pci_error_address_high"
          offset: "0x1d44"
          value: "0x0 << 0"
        - name: "pci_error_command"
          offset: "0x1d50"
          value: "0x0 /* 0 4 5 */"
    pcie_interface:
      pcie_name: "mv88f5181L_pcie_interface"
      pcie_mmio_name: "mv88f5181l_pcie_interface"
      pcie_mmio_base: "0xf1040000"
      pcie_mmio_size: "0x2000"
      pcie_registers:
        - name: "pci_express_device_and_vendor_id_register"
          offset: "0x0000"
          value: "0x11AB << 0 | 0x5181 << 16"
        - name: "pci_express_command_and_status_register"
          offset: "0x0004"
          value: "0x1 << 20 /* 0 1 2 3 6 7 8 9 10 11 19 20 21 24 25 27 29 30 31 */"
        - name: "pci_express_class_code_and_revision_id_register"
          offset: "0x0008"
          value: "0x3 << 0 | 0x80 << 16 | 0x05 << 24"
        - name: "pci_express_bist_header_type_and_cache_line_size_register"
          offset: "0x000c"
          value: "0x0 /* 0 8 16 24 28 30 31 */"
        - name: "pci_express_bar0_internal_register"
          offset: "0x0010"
          value: "0x0 << 0 | 0x2 << 1 | 0x1 << 3 | 0x0 << 4 | 0xD00 << 20"
        - name: "pci_express_bar0_internal_high_register"
          offset: "0x0014"
          value: "0x0 << 0"
        - name: "pci_express_bar1_register"
          offset: "0x0018"
          value: "0x0 << 0 | 0x2 << 1 | 0x1 << 3 | 0x0 << 4 | 0x0 << 16"
        - name: "pci_express_bar1_high_register"
          offset: "0x001c"
          value: "0x0 << 0"
        - name: "pci_express_bar2_register"
          offset: "0x0020"
          value: "0x0 << 0 | 0x2 << 1 | 0x1 << 3 | 0x0 << 4 | 0xF000 << 16"
        - name: "pci_express_bar2_high_register"
          offset: "0x0024"
          value: "0x0 << 0"
        - name: "pci_express_subsystem_device_and_vendor_id"
          offset: "0x002c"
          value: "0x11AB << 0 | 0x11AB << 16"
        - name: "pci_express_expansion_rom_bar_register"
          offset: "0x0030"
          value: "0x0 /* 0 1 19 22 */"
        - name: "pci_express_capability_list_pointer_register"
          offset: "0x0034"
          value: "0x40 << 0 | 0x0 << 8"
        - name: "pci_express_interrupt_pin_and_line_register"
          offset: "0x003c"
          value: "0x0 << 0 | 0x1 << 8 | 0x0 << 16"
        - name: "pci_express_power_management_capability_header_register"
          offset: "0x0040"
          value: "0x01 << 0 | 0x50 << 8 | 0x2 << 16 /* 0 8 16 19 21 22 25 26 27 */"
        - name: "pci_express_power_management_control_and_status_register"
          offset: "0x0044"
          value: "0x0 /* 0 2 8 9 13 15 16 24 */"
        - name: "pci_express_msi_message_control_register"
          offset: "0x0050"
          value: "0x5 << 0 | 0x60 << 8 | 0x1 << 23 /* 0 8 16 17 20 23 24 */"
        - name: "pci_express_msi_message_address_register"
          offset: "0x0054"
          value: "0x0 << 0 | 0x0 << 2"
        - name: "pci_express_msi_message_address_high_register"
          offset: "0x0058"
          value: "0x0 << 0"
        - name: "pci_express_msi_message_data_register"
          offset: "0x005c"
          value: "0x0 << 0 | 0x0 << 16"
        - name: "pci_express_capability_register"
          offset: "0x0060"
          value: "0x10 << 0 | 0x1 << 16 /* 0 8 16 20 24 25 30 */"
        - name: "pci_express_device_capabilities_register"
          offset: "0x0064"
          value: "0x2 << 6 /* 0 3 6 9 12 13 14 15 18 26 28 */"
        - name: "pci_express_device_control_status_register"
          offset: "0x0068"
          value: "0x2 << 12 /* 0 1 2 3 4 5 8 10 11 12 15 16 17 18 19 20 21 22 */"
        - name: "pci_express_link_capabilities_register"
          offset: "0x006c"
          value: "0x1 << 0 | 0x0 << 4 | 0x1 << 10 | 0x0 << 12 | 0x7 << 15 | 0x0 << 18 | 0x0 << 24"
        - name: "pci_express_link_control_status_register"
          offset: "0x0070"
          value: "0x1 << 3 | 0x1 << 16 | 0x1 << 28 /* 0 2 3 4 5 6 7 8 16 20 26 27 28 29 */"
        - name: "pci_express_advanced_error_report_header_register"
          offset: "0x0100"
          value: "0x1 << 0 | 0x1 << 16 | 0x0 << 20"
        - name: "pci_express_uncorrectable_error_status_register"
          offset: "0x0104"
          value: "0x0 /* 0 4 5 12 13 14 15 16 17 18 19 20 21 */"
        - name: "pci_express_uncorrectable_error_mask_register"
          offset: "0x0108"
          value: "0x0 << 0"
        - name: "pci_express_uncorrectable_error_severity_register"
          offset: "0x010c"
          value: "0x60010 << 0"
        - name: "pci_express_correctable_error_status_register"
          offset: "0x0110"
          value: "0x0 /* 0 1 6 7 8 9 12 13 */"
        - name: "pci_express_correctable_error_mask_register"
          offset: "0x0114"
          value: "0x0 << 0"
        - name: "pci_express_advanced_error_capability_and_control_register"
          offset: "0x0118"
          value: "0x0 << 0 | 0x0 << 5"
        - name: "pci_express_header_log_first_dword_register"
          offset: "0x011c"
          value: "0x0 << 0"
        - name: "pci_express_header_log_second_dword_register"
          offset: "0x0120"
          value: "0x0 << 0"
        - name: "pci_express_header_log_third_dword_register"
          offset: "0x0124"
          value: "0x0 << 0"
        - name: "pci_express_header_log_fourth_dword_register"
          offset: "0x0128"
          value: "0x0 << 0"
        - name: "pci_express_bar1_control_register"
          offset: "0x1804"
          value: "0x1 << 0 | 0x0 << 1 | 0x3FFF << 16"
        - name: "pci_express_bar2_control_register"
          offset: "0x1808"
          value: "0x1 << 0 | 0x0 << 1 | 0x0FFF << 16"
        - name: "pci_express_expansion_rom_bar_control_register"
          offset: "0x180c"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 19 | 0x0 << 22"
        - name: "pci_express_configuration_address_register"
          offset: "0x18f8"
          value: "0x0 << 0 | 0x0 << 2 | 0x0 << 8 | 0x0 << 11 | 0x0 << 16 | 0x0 << 24 | 0x0 << 28 | 0x0 << 31"
        - name: "pci_express_configuration_data_register"
          offset: "0x18fc"
          value: "0x0 << 0"
        - name: "pci_express_interrupt_cause"
          offset: "0x1900"
          value: "0x0 << 0 /* 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 22 23 24 25 26 27 28 */"
        - name: "pci_express_interrupt_mask"
          offset: "0x1910"
          value: "0x0 << 0"
        - name: "pci_express_window0_control_register"
          offset: "0x1820"
          value: "0x1 << 0 | 0x0 << 1 | 0x0 << 4 | 0x0E << 8 | 0x0FFF << 16"
        - name: "pci_express_window0_base_register"
          offset: "0x1824"
          value: "0x0 << 0 | 0x0 << 16"
        - name: "pci_express_window0_remap_register"
          offset: "0x182c"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 16"
        - name: "pci_express_window1_control_register"
          offset: "0x1830"
          value: "0x1 << 0 | 0x0 << 1 | 0x0 << 2 | 0x0 << 4 | 0x0D << 8 | 0x0FFF << 16"
        - name: "pci_express_window1_base_register"
          offset: "0x1834"
          value: "0x0 << 0 | 0x1000 << 16"
        - name: "pci_express_window1_remap_register"
          offset: "0x183c"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 16"
        - name: "pci_express_window2_control_register"
          offset: "0x1840"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 2 | 0x0 << 4 | 0x0B  << 8 | 0x0FFF << 16"
        - name: "pci_express_window2_base_register"
          offset: "0x1844"
          value: "0x0 << 0 | 0x2000 << 16"
        - name: "pci_express_window2_remap_register"
          offset: "0x184c"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 16"
        - name: "pci_express_window3_control_register"
          offset: "0x1850"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 2 | 0x0 << 4 | 0x07  << 8 | 0x0FFF << 16"
        - name: "pci_express_window3_base_register"
          offset: "0x1854"
          value: "0x0 << 0 | 0x3000 << 16"
        - name: "pci_express_window3_remap_register"
          offset: "0x185c"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 16"
        - name: "pci_express_window4_control_register"
          offset: "0x1860"
          value: "0x1 << 0 | 0x1 << 1 | 0x0 << 2 | 0x1 << 4 | 0x1B  << 8 | 0x07FF << 16"
        - name: "pci_express_window4_base_register"
          offset: "0x1864"
          value: "0x0 << 0 | 0xF000 << 16"
        - name: "pci_express_window4_remap_register"
          offset: "0x186c"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 16"
        - name: "pci_express_window5_control_register"
          offset: "0x1880"
          value: "0x1 << 0 | 0x1 << 1 | 0x0 << 2 | 0x1 << 4 | 0x0F << 8 | 0x07FF << 16"
        - name: "pci_express_window5_base_register"
          offset: "0x1884"
          value: "0x0 << 0 | 0xF800 << 16"
        - name: "pci_express_window5_remap_register"
          offset: "0x188c"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 16"
        - name: "pci_express_default_window_control_register"
          offset: "0x18b0"
          value: "0x0 << 0 | 0x0 << 4 | 0x0 << 8 | 0x0 << 16"
        - name: "pci_express_expansion_rom_window_control_register"
          offset: "0x18c0"
          value: "0x0 << 0 | 0x1 << 4 | 0xF << 8 | 0x0 << 16"
        - name: "pci_express_expansion_rom_window_remap_register"
          offset: "0x18c4"
          value: "0x0 << 0 | 0x0 << 1 | 0x0 << 16"
        - name: "pci_express_control_register"
          offset: "0x1a00"
          value: "0x1 << 0 | 0x1 << 3 | 0x3 << 8 | 0x14 << 16 /* 0 1 2 3 8 19 16 24 25 26 27 28 29 */"
        - name: "pci_express_status_register"
          offset: "0x1a04"
          value: "0x0 /* 0 1 5 8 16 21 24 25 26 27 28 */"
        - name: "pci_express_completion_timeout_register"
          offset: "0x1a10"
          value: "0x2710 << 0 | 0x0 << 16"
        - name: "pci_express_flow_control_register"
          offset: "0x1a20"
          value: "0x0 << 0 | 0x8 << 8 | 0x0 << 16 | 0x78 << 24"
        - name: "pci_express_acknowledge_timers_1x_register"
          offset: "0x1a40"
          value: "0x4 << 0 | 0x320 << 16"
        - name: "pci_express_debug_control_register"
          offset: "0x1a60"
          value: "0x0 << 0 | 0x1 << 16 | 0x17 << 1 | 0x0 << 0 | 0x1 << 19 | 0x0 << 20"
        - name: "pci_express_tl_control_register"
          offset: "0x1ab0"
          value: "0x0 << 0"
    peripheral:
      peripheral_name: "mv88f5181L_peripherals"
      bridge_mmio_name: "mv88f5181_bridge"
      bridge_mmio_base: "0xf1020100"
      bridge_mmio_size: "0x100"
      bridge_registers:
        - name: "bridge_configuration_register"
          offset: "0x00"
        - name: "bridge_control_and_status_register"
          offset: "0x04"
        - name: "bridge_rstoutn_mask_register"
          offset: "0x08"
        - name: "bridge_system_soft_reset_register"
          offset: "0x0c"
        - name: "bridge_interrupt_cause_register"
          offset: "0x10"
        - name: "bridge_interrupt_mask_register"
          offset: "0x14"
      timer:
        timer_name: "mv88f5181L_timer"
        timer_mmio_base: "0xf1020300"
        timer_mmio_size: "0x100"
        timer_registers:
          - name: "cpu_timers_control_register"
            offset: "0x00"
          - name: "cpu_timer0_reload_register"
            offset: "0x10"
          - name: "cpu_timer0_register"
            offset: "0x14"
          - name: "cpu_timer1_reload_register"
            offset: "0x18"
          - name: "cpu_timer1_register"
            offset: "0x1c"
          - name: "cpu_watchdog_timer_reload_register"
            offset: "0x20"
          - name: "cpu_watchdog_timer_register"
            offset: "0x24"
      uart:
        uart_name: "mv88f5181L_uart"
        uart_mmio_base: "0xf1012000"
        uart_mmio_size: "0x200"
        uart_registers:
          - name: "uart_0_receive_buffer_register_rbr"
            offset: "0x000"
            value: "0x0 << 0 | 0x0 << 8"
          # - name: "uart_0_transmit_holding_register_thr"
          # offset: "0x00"
          # - name: "uart_0_divisor_latch_low_dll_register"
          # offset: "0x00"
          - name: "uart_0_interrupt_enable_register_ier"
            offset: "0x004"
            value: "0x0 /* 0 1 2 3 4 */"
          # - name: "uart_0_divisor_latch_high_dlh_register"
          # offset: "0x04"
          - name: "uart_0_interrupt_identity_register_iir"
            offset: "0x008"
            value: "0x0 /* 0 4 6 8 */"
          # - name: "uart_0_fifo_control_register_fcr"
          # offset: "0x08"
          - name: "uart_0_line_control_register_lcr"
            offset: "0x00c"
            value: "0x0 /* 0 2 3 4 5 6 7 8 */"
          - name: "uart_0_modem_control_register_mcr"
            offset: "0x010"
            value: "0x0 /* 0 1 2 4 5 */"
          - name: "uart_0_line_status_register_lsr"
            offset: "0x014"
            value: "0x1 << 5 | 0x1 << 6 | 0x1 << 7 /* 0 1 2 3 4 5 6 7 8*/"
          - name: "uart_0_modem_status_register_msr"
            offset: "0x018"
            value: "0x0 /* 0 1 4 5 */"
          - name: "uart_0_scratch_pad_register_scr"
            offset: "0x01c"
            value: "0x0 /* 0 8 */"
          - name: "uart_1_receive_buffer_register_rbr"
            offset: "0x100"
            value: "0x0"
          # - name: "uart_1_transmit_holding_register_thr"
          # offset: "0x100"
          # - name: "uart_1_divisor_latch_low_dll_register"
          # offset: "0x100"
          - name: "uart_1_interrupt_enable_register_ier"
            offset: "0x104"
            value: "0x0"
          # - name: "uart_1_divisor_latch_high_dlh_register"
          # offset: "0x104"
          - name: "uart_1_interrupt_identity_register_iir"
            offset: "0x108"
            value: "0x0"
          # - name: "uart_1_fifo_control_register_fcr"
          # offset: "0x108"
          - name: "uart_1_line_control_register_lcr"
            offset: "0x10c"
            value: "0x0"
          - name: "uart_1_modem_control_register_mcr"
            offset: "0x110"
            value: "0x0"
          - name: "uart_1_line_status_register_lsr"
            offset: "0x114"
            value: "0x0"
          - name: "uart_1_modem_status_register_msr"
            offset: "0x118"
            value: "0x0"
          - name: "uart_1_scratch_pad_register_scr"
            offset: "0x11c"
            value: "0x0"
      gpio:
        gpio_name: "mv88f5181L_gpio"
        gpio_mmio_base: "0xf1010100"
        gpio_mmio_size: "0x100"
        gpio_registers:
          - name: "gpio_data_out_register"
            offset: "0x00"
            value: "0x0 << 0 | 0x0 << 26"
          - name: "gpio_data_out_enable_control_register"
            offset: "0x04"
            value: "0xFFFF << 0 | 0x0 << 26"
          - name: "gpio_blink_enable_register"
            offset: "0x08"
            value: "0x0 << 0 | 0x0 << 26"
          - name: "gpio_data_in_polarity_register"
            offset: "0x0c"
            value: "0x0 << 0 | 0x0 << 26"
          - name: "gpio_data_in_register"
            offset: "0x10"
            value: "0x0 << 0 | 0x0 << 26"
          - name: "gpio_interrupt_cause_register"
            offset: "0x14"
            value: "0x0 << 0 | 0x0 << 26"
          - name: "gpio_interrupt_mask_register"
            offset: "0x18"
            value: "0x0 << 0 | 0x0 << 26"
          - name: "gpio_interrupt_level_mask_register"
            offset: "0x1c"
            value: "0x0 << 0 | 0x0 << 26"
        gpio_in_out_n: 26
        gpio_irq_n: 4
      cryptographic_engine_and_security_accelerator:
        cesa_name: "mv88f5181l_cesa"
        cesa_mmio_base: "0xf109DD00"
        cesa_mmio_size: "0x200"
        cesa_registers:
          - name: "des_data_out_low_register"
            offset: "0x00000078"
          - name: "des_data_out_high_register"
            offset: "0x0000007c"
          - name: "des_data_buffer_low_register"
            offset: "0x00000070"
          - name: "des_data_buffer_high_register"
            offset: "0x00000074"
          - name: "des_initial_value_low_register"
            offset: "0x00000040"
          - name: "des_initial_value_high_register"
            offset: "0x00000044"
          - name: "des_key0_low_register"
            offset: "0x00000048"
          - name: "des_key0_high_register"
            offset: "0x0000004c"
          - name: "des_key1_low_register"
            offset: "0x00000050"
          - name: "des_key1_high_register"
            offset: "0x00000054"
          - name: "des_key2_low_register"
            offset: "0x00000060"
          - name: "des_key2_high_register"
            offset: "0x00000064"
          - name: "des_command_register"
            offset: "0x00000058"
          - name: "sha_1_or_md5_data_in_register"
            offset: "0x00000038"
          - name: "sha_1_or_md5_bit_count_low_register"
            offset: "0x00000020"
          - name: "sha_1_or_md5_bit_count_high_register"
            offset: "0x00000024"
          - name: "sha_1_or_md5_initial_value_or_digest_a_register"
            offset: "0x00000000"
          - name: "sha_1_or_md5_initial_value_or_digest_b_register"
            offset: "0x00000004"
          - name: "sha_1_or_md5_initial_value_or_digest_c_register"
            offset: "0x00000008"
          - name: "sha_1_or_md5_initial_value_or_digest_d_register"
            offset: "0x0000000c"
          - name: "sha_1_initial_value_or_digest_e_register"
            offset: "0x00000010"
          - name: "sha_1_or_md5_authentication_command_register"
            offset: "0x00000018"
          - name: "aes_encryption_data_in_or_out_column_3_register"
            offset: "0x000000a0"
          - name: "aes_encryption_data_in_or_out_column_2_register"
            offset: "0x000000a4"
          - name: "aes_encryption_data_in_or_out_column_1_register"
            offset: "0x000000a8"
          - name: "aes_encryption_data_in_or_out_column_0_register"
            offset: "0x000000ac"
          - name: "aes_encryption_key_column_3_register"
            offset: "0x00000090"
          - name: "aes_encryption_key_column_2_register"
            offset: "0x00000094"
          - name: "aes_encryption_key_column_1_register"
            offset: "0x00000098"
          - name: "aes_encryption_key_column_0_register"
            offset: "0x0000009c"
          - name: "aes_encryption_key_column_7_register"
            offset: "0x00000080"
          - name: "aes_encryption_key_column_6_register"
            offset: "0x00000084"
          - name: "aes_encryption_key_column_5_register"
            offset: "0x00000088"
          - name: "aes_encryption_key_column_4_register"
            offset: "0x0000008c"
          - name: "aes_encryption_command_register"
            offset: "0x000000b0"
          - name: "aes_decryption_data_in_or_out_column_3_register"
            offset: "0x000000e0"
          - name: "aes_decryption_data_in_or_out_column_2_register"
            offset: "0x000000e4"
          - name: "aes_decryption_data_in_or_out_column_1_register"
            offset: "0x000000e8"
          - name: "aes_decryption_data_in_or_out_column_0_register"
            offset: "0x000000ec"
          - name: "aes_decryption_key_column_3_register"
            offset: "0x000000d0"
          - name: "aes_decryption_key_column_2_register"
            offset: "0x000000d4"
          - name: "aes_decryption_key_column_1_register"
            offset: "0x000000d8"
          - name: "aes_decryption_key_column_0_register"
            offset: "0x000000dc"
          - name: "aes_decryption_key_column_7_register"
            offset: "0x000000c0"
          - name: "aes_decryption_key_column_6_register"
            offset: "0x000000c4"
          - name: "aes_decryption_key_column_5_register"
            offset: "0x000000c8"
          - name: "aes_decryption_key_column_4_register"
            offset: "0x000000cc"
          - name: "aes_decryption_command_register"
            offset: "0x000000f0"
          - name: "security_accelerator_command_register"
            offset: "0x00000100"
          - name: "security_accelerator_descriptor_pointer_session_0_register"
            offset: "0x00000104"
          - name: "security_accelerator_descriptor_pointer_session_1_register"
            offset: "0x00000114"
          - name: "security_accelerator_configuration_register"
            offset: "0x00000108"
          - name: "security_accelerator_status_register"
            offset: "0x0000010c"
          - name: "cryptographic_engines_and_security_accelerator_interrupt_cause_register"
            offset: "0x00000120"
          - name: "cryptographic_engines_and_security_accelerator_interrupt_mask_register"
            offset: "0x00000124"
    usb_2_0_controller:
      u2c_name: "mv88f5181_usb_2_0_controller"
      u2c_mmio_base: "0xf1050000"
      u2c_mmio_size: "0x500"
      u2c_registers:
        - name: "port0_usb_2_0_id"
          offset: "0x00"
        - name: "port0_usb_2_0_hwgeneral"
          offset: "0x04"
        - name: "port0_usb_2_0_hwhost"
          offset: "0x08"
        - name: "port0_usb_2_0_hwdevice"
          offset: "0x0c"
        - name: "port0_usb_2_0_hwtxbuf"
          offset: "0x10"
        - name: "port0_usb_2_0_hwrxbuf"
          offset: "0x14"
        - name: "port0_usb_2_0_hwtttxbuf"
          offset: "0x18"
        - name: "port0_usb_2_0_hwttrxbuf"
          offset: "0x1c"
        - name: "port0_usb_2_0_caplength"
          offset: "0x100"
        - name: "port0_usb_2_0_hciversion"
          offset: "0x102"
        - name: "port0_usb_2_0_hcsparams"
          offset: "0x104"
        - name: "port0_usb_2_0_hccparams"
          offset: "0x108"
        - name: "port0_usb_2_0_dciversion"
          offset: "0x120"
        - name: "port0_usb_2_0_dccparams"
          offset: "0x124"
        - name: "port0_usb_2_0_usbcmd"
          offset: "0x140"
        - name: "port0_usb_2_0_usbsts"
          offset: "0x144"
        - name: "port0_usb_2_0_usbintr"
          offset: "0x148"
        - name: "port0_usb_2_0_frindex"
          offset: "0x14c"
        - name: "port0_usb_2_0_periodiclistbase__or__device_addr"
          offset: "0x154"
        - name: "port0_usb_2_0_asynclistaddr__or__endpointlist_addr"
          offset: "0x158"
        - name: "port0_usb_2_0_ttctrl"
          offset: "0x15c"
        - name: "port0_usb_2_0_burstsize"
          offset: "0x160"
        - name: "port0_usb_2_0_txfilltuning"
          offset: "0x164"
        - name: "port0_usb_2_0_txttfilltuning"
          offset: "0x168"
        - name: "port0_usb_2_0_configflag"
          offset: "0x180"
        - name: "port0_usb_2_0_portsc1"
          offset: "0x184"
        - name: "port0_usb_2_0_otgsc"
          offset: "0x1a4"
        - name: "port0_usb_2_0_usbmode"
          offset: "0x1a8"
        - name: "port0_usb_2_0_enpdtsetupstat"
          offset: "0x1ac"
        - name: "port0_usb_2_0_endptprime"
          offset: "0x1b0"
        - name: "port0_usb_2_0_endptflush"
          offset: "0x1b4"
        - name: "port0_usb_2_0_endptstatus"
          offset: "0x1b8"
        - name: "port0_usb_2_0_endptcomplete"
          offset: "0x1bc"
        - name: "port0_usb_2_0_endptctrl0"
          offset: "0x1c0"
        - name: "port0_usb_2_0_endptctrl1"
          offset: "0x1c4"
        - name: "port0_usb_2_0_endptctrl2"
          offset: "0x1c8"
        - name: "port0_usb_2_0_endptctrl3"
          offset: "0x1cc"
        - name: "port0_usb_2_0_bridge_control_register"
          offset: "0x300"
        - name: "port0_usb_2_0_bridge_interrupt_cause_register"
          offset: "0x310"
        - name: "port0_usb_2_0_bridge_interrupt_mask_register"
          offset: "0x314"
        - name: "port0_usb_2_0_bridge_error_address_register"
          offset: "0x31c"
        - name: "port0_usb_2_0_window0_control_register"
          offset: "0x320"
        - name: "port0_usb_2_0_window0_base_register"
          offset: "0x324"
        - name: "port0_usb_2_0_window1_control_register"
          offset: "0x330"
        - name: "port0_usb_2_0_window1_base_register"
          offset: "0x334"
        - name: "port0_usb_2_0_window2_control_register"
          offset: "0x340"
        - name: "port0_usb_2_0_window2_base_register"
          offset: "0x344"
        - name: "port0_usb_2_0_window3_control_register"
          offset: "0x350"
        - name: "port0_usb_2_0_window3_base_register"
          offset: "0x354"
        - name: "port0_usb_2_0_power_control_register"
          offset: "0x400"
    eth_controller:
      eth_name: "gigabit_ethernet_controller"
      eth_mmio_base: "0xf107200"
      eth_mmio_size: "0x2000"
      eth_registers:
        - name: "phy_address"
          offset: "0x000"
        - name: "smi"
          offset: "0x004"
        - name: "ethernet_unit_default_address_euda"
          offset: "0x008"
        - name: "ethernet_unit_default_id_eudid"
          offset: "0x00c"
        - name: "ethernet_unit_reserved_eu"
          offset: "0x014"
        - name: "ethernet_unit_interrupt_cause_euic"
          offset: "0x080"
        - name: "ethernet_unit_interrupt_mask_euim"
          offset: "0x084"
        - name: "ethernet_unit_error_address_euea"
          offset: "0x094"
        - name: "ethernet_unit_internal_address_error_euiae"
          offset: "0x098"
        - name: "ethernet_unit_port_pads_calibration_eupcr"
          offset: "0x0a0"
        - name: "ethernet_unit_control_euc"
          offset: "0x0b0"
        - name: "base_address_0_ba0"
          offset: "0x200"
        - name: "size_s_0_sr0"
          offset: "0x204"
        - name: "base_address_1_ba1"
          offset: "0x208"
        - name: "size_s_1_sr1"
          offset: "0x20c"
        - name: "base_address_2_ba2"
          offset: "0x210"
        - name: "size_s_2_sr2"
          offset: "0x214"
        - name: "base_address_3_ba3"
          offset: "0x218"
        - name: "size_s_3_sr3"
          offset: "0x21c"
        - name: "base_address_4_ba4"
          offset: "0x220"
        - name: "size_s_4_sr4"
          offset: "0x224"
        - name: "base_address_5_ba5"
          offset: "0x228"
        - name: "size_s_5_sr5"
          offset: "0x22c"
        - name: "high_address_remap_ha_harr0"
          offset: "0x280"
        - name: "high_address_remap_ha_harr1"
          offset: "0x284"
        - name: "high_address_remap_ha_harr2"
          offset: "0x288"
        - name: "high_address_remap_ha_harr3"
          offset: "0x28c"
        - name: "base_address_enable_bare"
          offset: "0x290"
        - name: "ethernet_port_access_protect_epap"
          offset: "0x294"
        - name: "port_configuration_gec"
          offset: "0x400"
        - name: "port_configuration_extend_gecx"
          offset: "0x404"
        - name: "mii_serial_parameters"
          offset: "0x408"
        - name: "gmii_serial_parameters"
          offset: "0x40c"
        - name: "vlan_ethertype_evlane"
          offset: "0x410"
        - name: "mac_address_low_macal"
          offset: "0x414"
        - name: "mac_address_high_macah"
          offset: "0x418"
        - name: "sdma_configuration_sdc"
          offset: "0x41c"
        - name: "ip_differentiated_services_codepoint_0_to_priority_dscp0"
          offset: "0x420"
        - name: "ip_differentiated_services_codepoint_1_to_priority_dscp1"
          offset: "0x424"
        - name: "ip_differentiated_services_codepoint_2_to_priority_dscp2"
          offset: "0x428"
        - name: "ip_differentiated_services_codepoint_23?_to_priority_dscp3"
          offset: "0x42c"
        - name: "ip_differentiated_services_codepoint_24?_to_priority_dscp4"
          offset: "0x430"
        - name: "ip_differentiated_services_codepoint_25?_to_priority_dscp5"
          offset: "0x434"
        - name: "ip_differentiated_services_codepoint_6_to_priority_dscp6"
          offset: "0x438"
        - name: "port_serial_control_psc"
          offset: "0x43c"
        - name: "vlan_priority_tag_to_priority_vpt2p"
          offset: "0x440"
        - name: "ethernet_port_status_ps"
          offset: "0x444"
        - name: "transmit_queue_command_tqc"
          offset: "0x448"
        - name: "maximum_transmit_unit_mtu"
          offset: "0x458"
        - name: "port_interrupt_cause_ic"
          offset: "0x460"
        - name: "port_interrupt_cause_extend_ice"
          offset: "0x464"
        - name: "port_interrupt_mask_pim"
          offset: "0x468"
        - name: "port_extend_interrupt_mask_peim"
          offset: "0x46c"
        - name: "port_rx_fifo_urgent_threshold_prfut"
          offset: "0x470"
        - name: "port_tx_fifo_urgent_threshold_ptfut"
          offset: "0x474"
        - name: "port_rx_minimal_frame_size_pmfs"
          offset: "0x47c"
        - name: "port_rx_discard_frame_counter_gedfc"
          offset: "0x484"
        - name: "port_overrun_frame_counter_pofc"
          offset: "0x488"
        - name: "port_internal_address_error_euiae"
          offset: "0x494"
        - name: "ethernet_current_receive_descriptor_pointers_crdp_q0"
          offset: "0x60c"
        - name: "ethernet_current_receive_descriptor_pointers_crdp_q1"
          offset: "0x61c"
        - name: "ethernet_current_receive_descriptor_pointers_crdp_q2"
          offset: "0x62c"
        - name: "ethernet_current_receive_descriptor_pointers_crdp_q3"
          offset: "0x63c"
        - name: "ethernet_current_receive_descriptor_pointers_crdp_q4"
          offset: "0x64c"
        - name: "ethernet_current_receive_descriptor_pointers_crdp_q5"
          offset: "0x65c"
        - name: "ethernet_current_receive_descriptor_pointers_crdp_q6"
          offset: "0x66c"
        - name: "ethernet_current_receive_descriptor_pointers_crdp_q7"
          offset: "0x67c"
        - name: "receive_queue_command_rqc"
          offset: "0x680"
        - name: "transmit_current_served_descriptor_pointer"
          offset: "0x684"
        - name: "transmit_current_queue_descriptor_pointer_tcqdp_q0"
          offset: "0x6c0"
        - name: "transmit_queue_token-bucket_counter_tqxtbc_q0"
          offset: "0x700"
        - name: "transmit_queue_token_bucket_configuration_tqxtbc_q0"
          offset: "0x704"
        - name: "transmit_queue_arbiter_configuration_tqxac_q0"
          offset: "0x708"
        - name: "transmit_queue_token-bucket_counter_tqxtbc_q1"
          offset: "0x710"
        - name: "transmit_queue_token_bucket_configuration_tqxtbc_q1"
          offset: "0x714"
        - name: "transmit_queue_arbiter_configuration_tqxac_q1"
          offset: "0x718"
        - name: "transmit_queue_token-bucket_counter_tqxtbc_q2"
          offset: "0x720"
        - name: "transmit_queue_token_bucket_configuration_tqxtbc_q2"
          offset: "0x724"
        - name: "transmit_queue_arbiter_configuration_tqxac_q2"
          offset: "0x728"
        - name: "transmit_queue_token-bucket_counter_tqxtbc_q3"
          offset: "0x730"
        - name: "transmit_queue_token_bucket_configuration_tqxtbc_q3"
          offset: "0x734"
        - name: "transmit_queue_arbiter_configuration_tqxac_q3"
          offset: "0x738"
        - name: "transmit_queue_token-bucket_counter_tqxtbc_q4"
          offset: "0x740"
        - name: "transmit_queue_token_bucket_configuration_tqxtbc_q4"
          offset: "0x744"
        - name: "transmit_queue_arbiter_configuration_tqxac_q4"
          offset: "0x748"
        - name: "transmit_queue_token-bucket_counter_tqxtbc_q5"
          offset: "0x750"
        - name: "transmit_queue_token_bucket_configuration_tqxtbc_q5"
          offset: "0x754"
        - name: "transmit_queue_arbiter_configuration_tqxac_q5"
          offset: "0x758"
        - name: "transmit_queue_token-bucket_counter_tqxtbc_q6"
          offset: "0x760"
        - name: "transmit_queue_token_bucket_configuration_tqxtbc_q6"
          offset: "0x764"
        - name: "transmit_queue_arbiter_configuration_tqxac_q6"
          offset: "0x768"
        - name: "transmit_queue_token-bucket_counter_tqxtbc_q7"
          offset: "0x770"
        - name: "transmit_queue_token_bucket_configuration_tqxtbc_q7"
          offset: "0x774"
        - name: "transmit_queue_arbiter_configuration_tqxac_q7"
          offset: "0x778"
        - name: "mac_mib_countersnterrupt_cause_register"
          offset: "0x1000"
          size: "32"
        - name: "destination_address_filter_special_multicast_table_dfsmt"
          offset: "0x1400"
          size: "64"
        - name: "destination_address_filter_other_multicast_table_dfut"
          offset: "0x1500"
          size: "64"
        - name: "destination_address_filter_unicast_table_dfut"
          offset: "0x1600"
          size: "64"
    interrupt_controller:
      ic_name: "mv88f5181L_ic"
      ic_mmio_base: "0xf1020200"
      ic_mmio_size: "0x100"
      ic_registers:
        - name: "main_interrupt_cause_register"
          offset: "0x00"
        - name: "main_irq_interrupt_mask_register"
          offset: "0x04"
        - name: "main_fiq_interrupt_mask_register"
          offset: "0x08"
        - name: "main_endpoint_interrupt_mask_register"
          offset: "0x0c"
      ic_n_irqs: 32
  ram:
    ram_size: "32 * MiB"
  boot_device:
    flash_enable: 1
    flash:
      flash_addr: "0xf4000000"
      flash_sect_size: "64 * KiB"
      flash_size: "8 * MiB"
    sd_enable: 0
    sd:
      sd_size: ~
