{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701786583389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701786583389 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tubes-sisdig EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"tubes-sisdig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701786583406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701786583443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701786583443 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701786583539 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701786583547 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701786583812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701786583812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701786583812 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701786583812 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786583816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786583816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786583816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786583816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786583816 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701786583816 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701786583818 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "The Timing Analyzer is analyzing 137 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701786584212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tubes-sisdig.sdc " "Synopsys Design Constraints File file not found: 'tubes-sisdig.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701786584213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701786584213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701786584223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701786584224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701786584225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_waiting " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_waiting" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_2 " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_2" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[1\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[1\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[7\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[7\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[6\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[6\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[5\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[5\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[4\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[4\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[3\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[3\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[2\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[2\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701786584292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701786584292 ""}  } { { "top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|WideOr10~0  " "Automatically promoted node xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|WideOr10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584292 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector0~0  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector0~1 " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector0~1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701786584292 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector4~0  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector37~1 " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector37~1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786584293 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701786584293 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|Selector54~0  " "Automatically promoted node xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|Selector54~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584293 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|operation~1  " "Automatically promoted node xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|operation~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584293 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector40~1  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector40~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584293 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector40~0  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector40~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584293 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[1\]~1  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584293 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_rst~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node i_rst~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786584293 ""}  } { { "top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786584293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701786584507 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701786584508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701786584508 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701786584509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701786584511 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701786584512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701786584513 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701786584513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701786584565 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701786584566 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701786584566 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786584587 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701786584609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701786584972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786585122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701786585136 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701786587358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786587358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701786587619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701786588556 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701786588556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701786590157 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701786590157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786590160 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701786590303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701786590316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701786590482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701786590483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701786590673 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786591086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/output_files/tubes-sisdig.fit.smsg " "Generated suppressed messages file C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/output_files/tubes-sisdig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701786591335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6525 " "Peak virtual memory: 6525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786591764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:29:51 2023 " "Processing ended: Tue Dec  5 21:29:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786591764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786591764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786591764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701786591764 ""}
