 
                              IC Compiler II (TM)

                  Version V-2023.12 for linux64 - Nov 23, 2023
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Error: This script has expired. Please contact Aditya/Amir/Wei-Chih.
icc2_shell> start_gui
icc2_shell> 
# 1.routing
source -echo ./Scripts/CTS_5.tcl
# CTS
source -echo ./Scripts/placement_4.tcl
#placement
source -echo ./Scripts/PowerPlanning_3.tcl
source -echo ./Scripts/floorplan_2.tcl
source -echo ./Scripts/setup_1.tcl
sh rm -rf ../Outputs/*
sh rm -rf ../Reports/CTS/*
sh rm -rf ../Reports/Routing/*
# put the search path directory of the technology   
set_app_var search_path /home/vlsi/Synopsys/Project/I2C
set TECH_FILE $search_path/Technology_File/astroTechFile.tf 
# put the directory of your ndm created from the library manager
set reference_library $search_path/NDM/saed90nm_max_lth.ndm
#create design library from technology file & ndm
create_lib -technology $TECH_FILE -ref_libs $reference_library Design.dlib
Warning: ContactCode has an invalid maskName. Layer 'active' is not a pre-defined maskName. (line 1929) (TECH-258w)
Warning: astroTechFile.tf line 2387, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2401, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2415, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2429, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2443, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2457, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2471, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2485, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2499, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2513, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2527, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2541, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2555, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2569, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2583, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2597, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2611, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2625, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2639, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2653, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2667, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2681, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2695, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2709, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2723, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2737, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2751, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2765, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2779, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2793, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2807, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2821, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2835, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2849, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2863, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2877, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2891, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2905, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2919, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2933, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2947, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2961, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2975, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 2989, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3003, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3017, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3031, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3045, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3059, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3073, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3087, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3101, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3115, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3129, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3143, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3157, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3171, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3185, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3199, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3213, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3227, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3241, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3255, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3269, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3283, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3297, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3311, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3325, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3339, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3353, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3367, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3381, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3395, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3409, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3423, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3437, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3451, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3465, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3479, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3493, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3507, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3521, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3535, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3549, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3563, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3577, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3591, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3605, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3619, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3633, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3647, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3661, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3675, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3689, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3703, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3717, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3731, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3745, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3759, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3773, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3787, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3801, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3815, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3829, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3843, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3857, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3871, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3885, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3899, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3913, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3927, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3941, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3955, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3969, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3983, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 3997, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4011, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4025, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4039, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4053, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4067, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4081, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4095, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4109, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4123, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4137, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4151, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4165, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4179, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4193, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4207, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4221, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4235, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4249, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4263, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4277, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4291, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4305, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4319, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4333, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4347, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4361, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4375, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4389, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4403, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4417, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4431, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4445, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4459, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4473, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4487, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4501, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4515, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4529, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4543, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4557, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4571, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4585, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4599, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4613, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4627, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4641, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4655, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4669, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4683, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4697, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4711, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4725, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4739, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4753, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4767, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4781, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4795, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4809, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4823, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4837, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4851, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4865, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4879, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4893, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4907, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4921, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4935, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4949, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4963, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4977, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 4991, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5005, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5019, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5033, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5047, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5061, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5075, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5089, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5103, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5117, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5131, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5145, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5159, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5173, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5187, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5201, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5215, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5229, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5243, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5257, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5271, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5285, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5299, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5313, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5327, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5341, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5355, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5369, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5383, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5397, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5411, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5425, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5439, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5453, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5467, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5481, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5495, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5509, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5523, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5537, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5551, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5565, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5579, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5593, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5607, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5621, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5635, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5649, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5663, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5677, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5691, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5705, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5719, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5733, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5747, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5761, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5775, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5789, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5803, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5817, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5831, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5845, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5859, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5873, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5887, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5901, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5915, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5929, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5943, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5957, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5971, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5985, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 5999, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6013, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6027, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6041, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6055, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6069, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6083, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6097, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6111, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6125, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6139, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6153, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6167, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6181, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6195, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6209, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6223, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6237, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6251, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6265, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6279, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6293, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6307, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6321, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6335, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6349, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6363, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6377, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6391, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6405, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6419, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6433, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6447, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6461, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6475, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6489, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6503, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6517, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6531, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6545, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6559, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6573, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6587, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6601, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6615, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6629, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6643, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6657, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6671, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6685, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6699, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6713, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6727, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6741, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6755, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6769, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6783, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6797, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6811, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6825, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6839, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6853, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6867, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6881, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6895, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6909, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6923, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6937, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6951, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6965, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6979, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 6993, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7007, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7021, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7035, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7049, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7063, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7077, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7091, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7105, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7119, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7133, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7147, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7161, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7175, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7189, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7203, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7217, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7231, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7245, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7259, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7273, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7287, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7301, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7315, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7329, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7343, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7357, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7371, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7385, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7399, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7413, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7427, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7441, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7455, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7469, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7483, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7497, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7511, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7525, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7539, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7553, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7567, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7581, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7595, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7609, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7623, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7637, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7651, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7665, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7679, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7693, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7707, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7721, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7735, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7749, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7763, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7777, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7791, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7805, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7819, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7833, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7847, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7861, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7875, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7889, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7903, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7917, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7931, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7945, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7959, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7973, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 7987, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8001, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8015, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8029, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8043, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8057, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8071, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8085, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8099, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8113, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8127, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8141, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8155, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8169, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8183, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8197, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8211, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8225, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8239, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8253, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8267, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8281, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8295, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8309, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8323, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8337, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8351, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8365, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8379, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8393, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8407, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8421, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8435, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8449, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8463, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8477, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8491, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8505, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8519, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8533, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8547, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8561, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8575, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8589, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8603, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8617, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8631, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8645, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8659, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8673, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8687, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8701, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8715, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8729, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8743, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8757, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8771, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8785, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8799, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8813, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8827, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8841, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8855, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8869, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8883, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8897, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8911, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8925, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8939, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8953, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8967, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8981, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 8995, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9009, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9023, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9037, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9051, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9065, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9079, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9093, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9107, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9121, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9135, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9149, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9163, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9177, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9191, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9205, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9219, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9233, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9247, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9261, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9275, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9289, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9303, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9317, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9331, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9345, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9359, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9373, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9387, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9401, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9415, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9429, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9443, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9457, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9471, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9485, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9499, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9513, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9527, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9541, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9555, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9569, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9583, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9597, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9611, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9625, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9639, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9653, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9667, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9681, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9695, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9709, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9723, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9737, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9751, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9765, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9779, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9793, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9807, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9821, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9835, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9849, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9863, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9877, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9891, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9905, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9919, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9933, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9947, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9961, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9975, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 9989, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10003, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10017, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10031, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10045, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10059, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10073, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10087, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10101, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10115, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10129, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10143, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10157, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10171, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10185, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10199, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10213, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10227, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10241, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10255, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10269, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10283, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10297, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10311, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10325, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10339, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10353, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10367, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10381, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10395, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10409, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10423, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10437, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10451, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10465, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10479, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10493, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10507, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10521, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10535, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10549, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10563, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10577, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10591, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10605, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10619, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10633, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10647, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10661, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10675, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10689, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10703, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10717, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10731, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10745, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10759, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10773, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10787, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10801, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10815, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10829, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10843, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10857, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10875, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10893, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10911, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10929, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10947, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10965, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 10983, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11001, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11019, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11037, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11055, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11073, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11091, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11109, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11127, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11145, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11163, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11181, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11199, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11217, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11235, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11253, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11271, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11289, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11307, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11325, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11343, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11361, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11379, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11397, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11415, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11433, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11451, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11469, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11487, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11505, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11523, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11541, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11559, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11577, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11595, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11613, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11631, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11649, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11667, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11685, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11703, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11721, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11739, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11757, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11775, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11793, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11811, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11829, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11847, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11865, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11883, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11901, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11919, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11937, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11955, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11973, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 11991, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12009, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12027, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12045, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12063, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12081, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12099, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12117, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12135, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12153, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12171, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12189, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12207, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12225, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12243, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12261, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12279, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12297, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12315, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12333, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12351, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12369, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12387, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12405, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12423, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12441, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12459, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12477, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12495, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12513, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12531, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12549, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12567, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12585, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12603, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12621, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12639, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12657, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12675, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12693, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12711, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12729, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12747, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12765, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12783, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12801, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12819, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12837, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12855, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12873, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12891, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12909, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12927, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12945, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12963, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12981, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 12999, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13017, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13035, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13053, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13071, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13089, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13107, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13125, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13143, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13161, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13179, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13197, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13215, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13233, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13251, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13269, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13287, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13305, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13323, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13341, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13359, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13377, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13395, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13413, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13431, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13449, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13467, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13485, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13503, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13521, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13539, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13557, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13575, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13593, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13611, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13629, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13647, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13665, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13683, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13701, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13719, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13737, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13755, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13773, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13791, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13809, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13827, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13845, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13863, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13881, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13899, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13917, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13935, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13953, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13971, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 13989, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14007, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14025, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14043, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14061, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14079, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14097, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14115, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14133, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14151, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14169, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14187, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14205, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14223, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14241, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14259, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14277, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14295, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14313, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14331, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14349, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14367, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14385, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14403, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14421, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14439, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14457, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14475, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14493, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14511, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14529, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14547, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14565, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14583, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14601, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14619, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14637, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14655, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14673, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14691, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14709, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14727, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14745, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14763, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14781, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: astroTechFile.tf line 14799, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DIFF'. (astroTechFile.tf line 1968). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DNW'. (astroTechFile.tf line 1981). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PO' and 'DIFF'. (astroTechFile.tf line 1988). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'DIFF' and 'CO'. (astroTechFile.tf line 1995). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PIMP' and 'DIFF'. (astroTechFile.tf line 2191). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NIMP' and 'DIFF'. (astroTechFile.tf line 2197). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'DIFF_25' and 'DIFF'. (astroTechFile.tf line 2203). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'HVTIMP' and 'DIFF'. (astroTechFile.tf line 2209). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'LVTIMP' and 'DIFF'. (astroTechFile.tf line 2215). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'SBLK' and 'DIFF'. (astroTechFile.tf line 2221). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'SBLK' and 'PO'. (astroTechFile.tf line 2228). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PIMP' and 'PO'. (astroTechFile.tf line 2241). (TECH-035)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NIMP' and 'PO'. (astroTechFile.tf line 2247). (TECH-035)
Information: Loading technology file '/home/vlsi/Synopsys/Project/I2C/Technology_File/astroTechFile.tf' (FILE-007)
#read gate level netlist output from synthesis
read_verilog -top i2c_master_top $search_path/Synthesis/outputs/i2c_master_top.v
Information: Reading Verilog into new design 'i2c_master_top' in library 'Design.dlib'. (VR-012)
Loading verilog file '/home/vlsi/Synopsys/Project/I2C/Synthesis/outputs/i2c_master_top.v'
Number of modules read: 5
Top level ports: 35
Total ports in all modules: 185
Total nets in all modules: 826
Total instances in all modules: 577
Elapsed = 00:00:00.01, CPU = 00:00:00.01
link_block
Using libraries: Design.dlib saed90nm_max_lth
Linking block Design.dlib:i2c_master_top.design
Information: User units loaded from library 'saed90nm_max_lth' (LNK-040)
Design 'i2c_master_top' was successfully linked.
set Tech $search_path/Technology_Kit/starrcxt
read_parasitic_tech -layermap $Tech/tech2itf.map -tlup $Tech/tluplus/saed90nm_1p9m_1t_Cmax.tluplus  -name maxTLU
read_parasitic_tech -layermap $Tech/tech2itf.map -tlup $Tech/tluplus/saed90nm_1p9m_1t_Cmin.tluplus  -name minTLU
#put the sdc file output from synthesis
read_sdc $search_path/Synthesis/outputs/i2c_master_top.sdc
Information: Loading SDC version 2.1 file '/home/vlsi/Synopsys/Project/I2C/Synthesis/outputs/i2c_master_top.sdc' (FILE-007)
Warning: Constraint 'set_wire_load_mode' is not supported by icc2. (SDC-3)
Warning: Constraint 'set_wire_load_model' is not supported by icc2. (SDC-3)
Information: Timer using 1 threads


Summary of unsupported constraints:
Information: Ignored 1 unsupported 'set_wire_load_mode' constraint. (SDC-4)
Information: Ignored 1 unsupported 'set_wire_load_model' constraint. (SDC-4)
get_site_defs
set_attribute [get_site_defs unit] symmetry y
set_attribute [get_layers {M1 M3 M5 M7 M9} ] routing_direction horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
set_attribute [get_layers {M2 M4 M6 M8 } ] routing_direction vertical
Information: The design specific attribute override for layer 'M2' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'i2c_master_top', because the actual library setting may not be overwritten. (ATTR-12)
get_attribute [get_layers M7] routing_direction
Information: The returned value for layer 'M7' is the design specific attribute override defined within the current block 'i2c_master_top'. (ATTR-11)
report_ignored_layers
****************************************
Report : Ignored Layers
Design : i2c_master_top
Version: V-2023.12
Date   : Tue May  7 13:46:55 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               (none given)
RC Estimation Ignored Layers    (none given)
set_ignored_layers -max_routing_layer M8
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
report_ignored_layers
****************************************
Report : Ignored Layers
Design : i2c_master_top
Version: V-2023.12
Date   : Tue May  7 13:46:55 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               M8
RC Estimation Ignored Layers    M9 
save_block Design.dlib:i2c_master_top.design
Information: Saving block 'Design.dlib:i2c_master_top.design'
start_gui 
#copy_block -from_block Design.dlib:i2c_master_top.design -to_block Design.dlib:i2c_master_top_floor_plan.design
#current_block floor_plan.design
set_parasitic_parameters -late_spec maxTLU -early_spec minTLU
initialize_floorplan -core_utilization 0.6 -side_ratio {1 1} -core_offset {18}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 60.84%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
set_app_options -name place.coarse.fix_hard_macros -value false
set_app_options -name plan.place.auto_generate_blockages -value true
Warning: application option <plan.place.auto_generate_blockages> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
create_placement -floorplan
Information: The command 'create_placement' cleared the undo history. (UNDO-016)
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-05-07 13:46:55 / Session:  00:00:28 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 433 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: elc-zu-vlsi-8-lnx
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Info: starting to push down row track for sub-blocks.
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for i2c_master_top, hor/vert channel sizes are 11.52/11.52
Placing top level std cells.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : i2c_master_top
Version: V-2023.12
Date   : Tue May  7 13:46:55 2024
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design i2c_master_top: 15507.121 microns.
    number of nets with unassigned pins: 33
  wire length in design i2c_master_top (see through blk pins): 15507.121 microns.
  ------------------
  Total wire length: 15507.121 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design i2c_master_top:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design i2c_master_top:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design i2c_master_top: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view i2c_master_top_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.17. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.17. (DPUI-903)
Information: Peak memory usage for create_placement : 498 MB. (DPUI-904)
Information: Ending   'create_placement' (FLW-8001)
Information: Time: 2024-05-07 13:46:55 / Session:  00:00:28 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 498 MB (FLW-8100)
set_block_pin_constraints -self -allowed_layers {M3 M4 M5 M6}
Information: Block pin constraints allowed_layers are set for top block i2c_master_top. (DPPA-403)
set_app_options -name plan.pins.incremental -value false -block [current_block]
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-05-07 13:46:55 / Session:  00:00:28 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 498 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: M8

Non default block pin constraint setting(s) of top block: i2c_master_top
allowed_layers: M3 M4 M5 M6 

CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 35 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
i2c_master_top         M3      M6      M9       Not allowed

Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {-2.240 0.005} {-1.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {-2.240 0.005} {-1.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {-2.240 0.005} {-1.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {-2.240 0.005} {-1.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {-2.240 0.005} {-1.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {-2.240 0.005} {-1.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {156.960 0.005} {157.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {156.960 0.005} {157.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {156.960 0.005} {157.600 154.075} on layer M3. (ZRT-625)
Warning: Master cell i2c_master_top has duplicated redundant library pin shapes at {156.960 0.005} {157.600 154.075} on layer M3. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell wb_inta_o_reg is placed overlapping with other cells at {{19.512 20.046} {30.712 22.926}}. (ZRT-763)
Warning: Cell U108 is placed overlapping with other cells at {{90.811 43.566} {93.691 46.446}}. (ZRT-763)
Warning: Cell byte_controller/bit_controller/cSDA_reg_0_ is placed overlapping with other cells at {{18.436 115.639} {29.636 118.519}}. (ZRT-763)
Warning: Cell prer_reg_7_ is placed overlapping with other cells at {{78.832 78.749} {89.712 81.630}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   39  Alloctr   40  Proc 5647 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-2.88um,-2.88um,158.24um,156.96um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   44  Proc 5647 
Net statistics:
Total number of nets to route for block pin placement     = 35
Number of interface nets to route for block pin placement = 35
Number of single or zero port nets = 4
Net length statistics: 
Net Count(Ignore Fully Rted) 62, Total Half Perimeter Wire Length (HPWL) 5858 microns
HPWL   0 ~   50 microns: Net Count       21     Total HPWL          119 microns
HPWL  50 ~  100 microns: Net Count        8     Total HPWL          541 microns
HPWL 100 ~  200 microns: Net Count       32     Total HPWL         4976 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          223 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   44  Alloctr   44  Proc 5647 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 29 gCells
Average gCell capacity  17.17    on layer (1)    M1
Average gCell capacity  16.73    on layer (2)    M2
Average gCell capacity  8.59     on layer (3)    M3
Average gCell capacity  8.37     on layer (4)    M4
Average gCell capacity  4.28     on layer (5)    M5
Average gCell capacity  4.17     on layer (6)    M6
Average gCell capacity  2.10     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  1.03     on layer (9)    M9
Average number of tracks per gCell 17.28         on layer (1)    M1
Average number of tracks per gCell 16.80         on layer (2)    M2
Average number of tracks per gCell 8.66  on layer (3)    M3
Average number of tracks per gCell 8.43  on layer (4)    M4
Average number of tracks per gCell 4.38  on layer (5)    M5
Average number of tracks per gCell 4.27  on layer (6)    M6
Average number of tracks per gCell 2.24  on layer (7)    M7
Average number of tracks per gCell 1.47  on layer (8)    M8
Average number of tracks per gCell 1.14  on layer (9)    M9
Number of gCells = 7830
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   44  Alloctr   44  Proc 5647 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   44  Alloctr   44  Proc 5647 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   44  Alloctr   44  Proc 5647 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 29 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    2 
[End of Blocked Pin Detection] Total (MB): Used   56  Alloctr   57  Proc 5649 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~2254.0000um (391 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 29 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   56  Alloctr   57  Proc 5649 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1037.05
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 414.41
Initial. Layer M4 wire length = 622.65
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 81
Initial. Via VIA12C count = 31
Initial. Via VIA23C count = 31
Initial. Via VIA34C count = 19
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    2 
[End of Whole Chip Routing] Total (MB): Used   56  Alloctr   57  Proc 5649 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   13  Proc    2 
[End of Global Routing] Total (MB): Used   56  Alloctr   56  Proc 5649 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   47  Alloctr   48  Proc 5649 
CPU Time for Global Route: 00:00:00.07u 00:00:00.00s 00:00:00.07e: 
Number of block ports: 35
Number of block pin locations assigned from router: 31
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 35
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.00s 00:00:00.08e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2024-05-07 13:46:55 / Session:  00:00:28 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 519 MB (FLW-8100)
save_block 
Information: Saving block 'Design.dlib:i2c_master_top.design'
# copy block to a new block to work on it
copy_block -from_block Design.dlib:i2c_master_top.design -to_block power_plan
current_block power_plan.design
# remove ignored layer M8
report_ignored_layers
****************************************
Report : Ignored Layers
Design : i2c_master_top
Version: V-2023.12
Date   : Tue May  7 13:46:56 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               M8
RC Estimation Ignored Layers    M9 
remove_ignored_layers -all -max_routing_layer -min_routing_layer
report_ignored_layers
****************************************
Report : Ignored Layers
Design : i2c_master_top
Version: V-2023.12
Date   : Tue May  7 13:46:56 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               (none given)
RC Estimation Ignored Layers    (none given)
set_app_option -name plan.pgroute.auto_connect_pg_net -value true
#create_net -power VDD
# hierarchical [include top module + sub modules]
connect_pg_net
Using libraries: Design.dlib saed90nm_max_lth
Visiting block Design.dlib:power_plan.design
Design 'i2c_master_top' was successfully linked.
Information: Total 6 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : i2c_master_top
Version: V-2023.12
Date   : Tue May  7 13:46:56 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/573
Ground net VSS                0/573
--------------------------------------------------------------------------------
Information: connections of 1146 power/ground pin(s) are created or changed.
#connect_pg_net -net VDD [get_pins -hierarchical "*/VDD"]
#connect_pg_net -net VSS [get_pins -hierarchical "*/VSS"]
# P G   R I N G   C R E A T I O N
create_pg_ring_pattern ring_pattern -horizontal_layer M9    -horizontal_width {5} -horizontal_spacing {2}     -vertical_layer M8 -vertical_width {5}     -vertical_spacing {2} 
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -core -pattern \
    {{pattern: ring_pattern}{nets: {VDD VSS}}{offset: {0.8 0.8}}} \
    -extension {{stop: innermost_ring}}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Updating PG net and connection through connect_pg_net auto-mode for the design.
Successfully updated PG connection.
Update PG connection runtime: 0 seconds.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 573
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 8 wires.
Committed 8 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
# PG MESH CREATION
create_pg_mesh_pattern pg_mesh1    -parameters {w1 p1 w2 p2 f t}    -layers {{{vertical_layer: M8} {width: @w1} {spacing: interleaving}         {pitch: @p1} {offset: @f} {trim: @t}}            {{horizontal_layer: M9 } {width: @w2} {spacing: interleaving}         {pitch: @p2} {offset: @f} {trim: @t}}}
Successfully create mesh pattern pg_mesh1.
set_pg_strategy s_mesh1 \
   -pattern {{pattern: pg_mesh1} {nets: {VDD VSS VSS VDD}} \
{offset_start: 5 5} {parameters: 3 40 3 40 5 false}} \
   -core -extension {{stop: outermost_ring}}
Successfully set PG strategy s_mesh1.
compile_pg -strategies s_mesh1
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Updating PG net and connection through connect_pg_net auto-mode for the design.
Successfully updated PG connection.
Update PG connection runtime: 0 seconds.
Updating PG strategies.
Updating strategy s_mesh1.
Loading library and design information.
Number of Standard Cells: 573
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies s_mesh1 .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies s_mesh1 .
Check and fix DRC for 24 wires for strategy s_mesh1.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 12
Checking DRC for 12 wires:15% 30% 50% 65% 80% 100%
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 12
Checking DRC for 12 wires:15% 30% 50% 65% 80% 100%
Creating 24 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies s_mesh1 .
Working on strategy s_mesh1.
Number of detected intersections: 72
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 72 stacked vias for strategy s_mesh1.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 72
Checking DRC for 72 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy s_mesh1: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 48 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 48
Checking DRC for 48 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy s_mesh1.
Checking 72 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 48 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 24 wires.
Committed 120 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
# S T A N D A R D    C E L L    R A I L    I N S E R T I O N
create_pg_std_cell_conn_pattern     std_cell_rail      -layers {M1}     -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
set_pg_strategy rail_strat -core \
    -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
compile_pg -strategies rail_strat    
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Updating PG net and connection through connect_pg_net auto-mode for the design.
Successfully updated PG connection.
Update PG connection runtime: 0 seconds.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 573
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
User specified width 0.0600 um for net VDD at layer M1 is smaller than the layer min width 0.1400, use min width instead for rail creation.
User specified width 0.0600 um for net VSS at layer M1 is smaller than the layer min width 0.1400, use min width instead for rail creation.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 42
Checking DRC for 42 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 42 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 252 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 252
Checking DRC for 252 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 252 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 42 wires.
Committed 1764 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
save_block
Information: Saving block 'Design.dlib:power_plan.design'
copy_block -from_block Design.dlib:power_plan.design -to_block placement
current_block placement.design
report_qor -summary > ./Reports/QOR_PrePlacement_report
report_design -summary > ./Reports/design_report
report_utilization > ./Reports/utilization_PrePlacement_report
check_design -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : i2c_master_top
 Version: V-2023.12
 Date   : Tue May  7 13:46:57 2024
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   156        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   18         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 175 EMS messages : 0 errors, 174 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173    Info   1          There are no relative placement groups in the design.
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024May07134657.log'.
report_lib saed90nm_max_lth
****************************************
Report : library
Library: saed90nm_max_lth
Version: V-2023.12
Date   : Tue May  7 13:46:57 2024
****************************************

Full name: /home/vlsi/Synopsys/Project/I2C/NDM/saed90nm_max_lth.ndm:saed90nm_max_lth
File name: /home/vlsi/Synopsys/Project/I2C/NDM/saed90nm_max_lth.ndm
Design count: 224

--------------------------------------------------------------------------------
** Timing Data:

Power rails:

Index  Name        Type
  0    <default>   power
  1    V           power
  2    VL          power
  3    VSS         ground

Pane count: 1

Pane 0:
  Process label: (none)
  Process number: 1
  Voltage rail count: 4
  Voltage for rail 0 (<default>): 1.08
  Voltage for rail 1 (V): 1.08
  Voltage for rail 2 (VL): 1.08
  Voltage for rail 3 (VSS): 0
  Temperature: -40

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.1/0.9  h/l FallTrans:   0.9/0.1
    TransDerate:    1

  Source .db file:
    /home/ICer/vlsi/Synopsys/I2C/Standard_Cells/saed90nm_max_lth.db




Data Model Existence : 
  nlpm,nldm 


Source .db libraries:
  saed90nm_max_lth.db:saed90nm_max_lth


Operating Conditions:

   Name                 Process   Label                Temp      Voltage   Original DB Name     Original DB Filename Pane#    Status
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------
   WORST                1.00      (none)               -40.00    1.08      saed90nm_max_lth     saed90nm_max_lth.db  0        active



set_voltage 1.08
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
set_parasitic_parameters -early_spec maxTLU -late_spec minTLU
# Run 5 stages of placement : .coarse placement  .initial_drc-HFS .running initial optimization .final_place
#  . final_optomization
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-05-07 13:46:57 / Session:  00:00:30 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 641 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:placement.design'. (TIM-125)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.085674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.096439 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-05-07 13:46:57 / Session:  00:00:30 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 695 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-05-07 13:46:57 / Session:  00:00:30 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 695 MB (FLW-8100)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 669, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 669, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
ORB: Nominal = 0.0448508  Design MT = inf  Target = 0.3222042 (7.184 nominal)  MaxRC = 0.135898
ORB: Fast Target = 0.102543 ( 2.286 nominal )
ORB: stageDelay=0.11706, stageLength=10175687
nplLib: default vr hor dist = 2035
nplLib: default vr ver dist = 2035
nplLib: default vr buf size = 5
nplLib: default vr buf size = 3
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Start transferring placement data.
****** eLpp estimated wire length 
6.52168% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 1.2695e+07
Total net wire length: 1.94659e+08
****** eLpp weights (no caps)
Number of nets: 669, of which 668 non-clock nets
Number of nets with 0 toggle rate: 143
Max toggle rate = 1, average toggle rate = 0.0165014
Max non-clock toggle rate = 0.153033
eLpp weight range = (0, 60.6011)
*** 5 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 669
Amt power = 0.1
Non-default weight range: (0.9, 10.9601)
Information: Automatic repeater spreading is enabled.
Restructuring in 5 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 14 sequential cells for slack balancing.
coarse place 13% done.
coarse place 25% done.
coarse place 38% done.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.00371e+08
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:     15 s ( 0.00 hr) ELAPSE:     34 s ( 0.01 hr) MEM-PEAK:   728 Mb Tue May  7 13:47:01 2024
END_CMD: optimize_dft          CPU:     15 s ( 0.00 hr) ELAPSE:     34 s ( 0.01 hr) MEM-PEAK:   728 Mb Tue May  7 13:47:01 2024
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-05-07 13:47:01 / Session:  00:00:34 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 729 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2024-05-07 13:47:01 / Session:  00:00:34 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 729 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-05-07 13:47:01 / Session:  00:00:34 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 729 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-05-07 13:47:01 / Session:  00:00:34 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 729 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:placement.design'. (TIM-125)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.085708 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.096172 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 669, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 669, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa3461a78): 121
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa3461a78): 121
Total 0.0100 seconds to load 573 cell instances into cellmap, 573 cells are off site row
Moveable cells: 573; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.1965, cell height 2.8800, cell area 14.9659 for total 573 placed and application fixed cells
Information: Current block utilization is '0.60840', effective utilization is '0.60845'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:34     0.000     0.000  8575.488     0.000    26.346         0        67         0     0.000       728 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:34     0.000     0.000  8575.488     0.000    26.346         0        67         0     0.000       730 

min assign layer = M9
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.152332, TNHS = 10.098592, NHVP = 150

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:34     0.000     0.000  8575.488     0.000    26.346         0        67         0     0.000       740    -0.152

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
ORB: Nominal = 0.0448508  Design MT = inf  Target = 0.3222042 (7.184 nominal)  MaxRC = 0.135898
ORB: Fast Target = 0.102543 ( 2.286 nominal )
ORB: stageDelay=0.11706, stageLength=10175687
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 669 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 2 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1777.828369)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [2] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            5
  Inverters:           12            1
------------ ------------ ------------
      Total:           12            6
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: 663 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.13 sec ELAPSE 0 hr : 0 min : 0.13 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 766008 K / inuse 750880 K
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:placement.design'. (TIM-125)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.085708 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.096172 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 663, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 663, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:34     0.000     0.000  8580.096     0.000     0.000         5        56         0     0.000       748 


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:34     0.000     0.000  8580.096     0.000     0.000         5        56         0     0.000       748 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-05-07 13:47:01 / Session:  00:00:34 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 748 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2024-05-07 13:47:01 / Session:  00:00:34 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 748 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-05-07 13:47:01 / Session:  00:00:34 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 748 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-05-07 13:47:01 / Session:  00:00:34 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 748 MB (FLW-8100)

Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:placement.design'. (TIM-125)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.085708 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.096172 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 663, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 663, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:34     0.000     0.000  8580.096     0.000     0.000         5        56         0     0.000       748 

Running initial optimization step.
Place-opt command begin                   CPU:    14 s (  0.00 hr )  ELAPSE:    35 s (  0.01 hr )  MEM-PEAK:   748 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:    14 s (  0.00 hr )  ELAPSE:    35 s (  0.01 hr )  MEM-PEAK:   748 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 4633200.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 4633200.00      8580.10        567          5         56
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 4633200.00      8580.10        567
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:    15 s (  0.00 hr )  ELAPSE:    36 s (  0.01 hr )  MEM-PEAK:   758 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       8580.10  4633200.00         567              0.01       758

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa2cbcab0): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa2cbcab0): 324
Total 0.0100 seconds to load 567 cell instances into cellmap, 561 cells are off site row
Moveable cells: 567; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.2543, cell height 2.8800, cell area 15.1324 for total 567 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       8580.10  4633200.00         567              0.01       758

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       8580.10  4633200.00         567              0.01       758

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       758
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       758
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       758

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5931 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_fix_drc_in_changed_area_only                 :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_backside_max_layer_mode                   :        soft                
common.global_backside_min_layer_mode                   :        soft                
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_backside_max_layer    :        1                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_backside_min_layer   :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_earlygr_flow                               :        auto                
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_area_track_utilization                     :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.net_type_based_blockage_boundary_gcell_enhancement:       false               
global.report_congestion_enable_cell_snapping           :        false               
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
track auto-fill added 2 tracks on M1
track auto-fill added 0 tracks on M2
track auto-fill added 1 tracks on M3
track auto-fill added 1 tracks on M4
track auto-fill added 1 tracks on M5
track auto-fill added 1 tracks on M6
track auto-fill added 1 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell prer_reg_1_ is placed overlapping with other cells at {{18.005 34.309} {28.885 37.189}}. (ZRT-763)
Warning: Cell wb_dat_o_reg_0_ is placed overlapping with other cells at {{99.064 20.241} {107.704 23.121}}. (ZRT-763)
Warning: Cell byte_controller/bit_controller/sub_228/U18 is placed overlapping with other cells at {{18.476 98.237} {21.996 101.117}}. (ZRT-763)
Warning: Cell byte_controller/core_txd_reg is placed overlapping with other cells at {{93.852 101.191} {105.051 104.071}}. (ZRT-763)
Total number of nets = 665, of which 0 are not extracted
Total number of open nets = 664, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   14  Alloctr   14  Proc    0 
[DBIn Done] Total (MB): Used   24  Alloctr   25  Proc 5931 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 5931 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   25  Alloctr   25  Proc 5931 
Net statistics:
Total number of nets     = 665
Number of nets to route  = 664
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 664, Total Half Perimeter Wire Length (HPWL) 16711 microns
HPWL   0 ~   50 microns: Net Count      597     Total HPWL        10213 microns
HPWL  50 ~  100 microns: Net Count       45     Total HPWL         3313 microns
HPWL 100 ~  200 microns: Net Count       19     Total HPWL         2400 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          476 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          309 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   25  Alloctr   26  Proc 5931 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  4.55     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   26  Alloctr   27  Proc 5931 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   26  Alloctr   27  Proc 5931 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   26  Alloctr   27  Proc 5931 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  130  Alloctr  131  Proc 6027 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  131  Alloctr  131  Proc 6027 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     4 (0.07%)
Initial. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.07%)
Initial. V routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     2 (0.07%)
Initial. Both Dirs: Overflow =    71 Max = 4 GRCs =   172 (3.00%)
Initial. H routing: Overflow =    35 Max = 3 (GRCs =  1) GRCs =   121 (4.23%)
Initial. V routing: Overflow =    36 Max = 4 (GRCs =  2) GRCs =    51 (1.78%)
Initial. M1         Overflow =     9 Max = 1 (GRCs = 10) GRCs =    10 (0.35%)
Initial. M2         Overflow =    36 Max = 4 (GRCs =  2) GRCs =    51 (1.78%)
Initial. M3         Overflow =    25 Max = 3 (GRCs =  1) GRCs =   111 (3.88%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 18015.24
Initial. Layer M1 wire length = 846.00
Initial. Layer M2 wire length = 7066.88
Initial. Layer M3 wire length = 7907.82
Initial. Layer M4 wire length = 1134.12
Initial. Layer M5 wire length = 1053.03
Initial. Layer M6 wire length = 2.80
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 4.60
Initial. Total Number of Contacts = 4538
Initial. Via VIA12C count = 2360
Initial. Via VIA23C count = 1947
Initial. Via VIA34C count = 161
Initial. Via VIA45C count = 66
Initial. Via VIA56C count = 1
Initial. Via VIA67C count = 1
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 1
Initial. completed.

Start GR phase 1
Tue May  7 13:47:03 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  131  Alloctr  131  Proc 6027 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.02%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. Both Dirs: Overflow =    22 Max = 3 GRCs =    22 (0.38%)
phase1. H routing: Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.24%)
phase1. V routing: Overflow =    16 Max = 3 (GRCs =  1) GRCs =    15 (0.52%)
phase1. M1         Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.24%)
phase1. M2         Overflow =    16 Max = 3 (GRCs =  1) GRCs =    15 (0.52%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 18408.21
phase1. Layer M1 wire length = 954.88
phase1. Layer M2 wire length = 7182.63
phase1. Layer M3 wire length = 7484.42
phase1. Layer M4 wire length = 1372.90
phase1. Layer M5 wire length = 1405.97
phase1. Layer M6 wire length = 2.80
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 4.60
phase1. Total Number of Contacts = 4686
phase1. Via VIA12C count = 2402
phase1. Via VIA23C count = 1917
phase1. Via VIA34C count = 242
phase1. Via VIA45C count = 121
phase1. Via VIA56C count = 1
phase1. Via VIA67C count = 1
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 1
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  106  Alloctr  106  Proc   96 
[End of Whole Chip Routing] Total (MB): Used  131  Alloctr  131  Proc 6027 

Congestion utilization per direction:
Average vertical track utilization   = 11.44 %
Peak    vertical track utilization   = 125.00 %
Average horizontal track utilization = 12.88 %
Peak    horizontal track utilization = 85.71 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   96 
[End of Global Routing] Total (MB): Used  130  Alloctr  131  Proc 6027 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -17  Alloctr  -17  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6027 
INFO: Derive row count 13 from GR congestion map (53/4)
INFO: Derive col count 13 from GR congestion map (54/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       8598.53  4646066.50         567              0.01       854

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       8588.39  4638090.00         566              0.01       854
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       8588.39  4638090.00         566              0.01       854
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       8547.84  4604448.00         559              0.01       854
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       8546.92  4614687.50         559              0.01       854
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       854
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       854


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-05-07 13:47:05 / Session:  00:00:38 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 854 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       854

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2024-05-07 13:47:05 / Session:  00:00:38 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 854 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-05-07 13:47:05 / Session:  00:00:38 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 854 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-05-07 13:47:05 / Session:  00:00:38 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 854 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       854
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 559 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6027 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell U67 is placed overlapping with other cells at {{79.760 43.920} {83.920 46.800}}. (ZRT-763)
Warning: Cell byte_controller/c_state_reg_2_ is placed overlapping with other cells at {{61.840 98.640} {73.040 101.520}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 6027 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   25  Alloctr   26  Proc 6027 
Net statistics:
Total number of nets     = 657
Number of nets to route  = 655
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 655, Total Half Perimeter Wire Length (HPWL) 16826 microns
HPWL   0 ~   50 microns: Net Count      586     Total HPWL        10198 microns
HPWL  50 ~  100 microns: Net Count       47     Total HPWL         3428 microns
HPWL 100 ~  200 microns: Net Count       19     Total HPWL         2411 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          479 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          309 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   26  Proc 6027 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  5.16     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   26  Alloctr   27  Proc 6027 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   26  Alloctr   27  Proc 6027 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   26  Alloctr   27  Proc 6027 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  130  Alloctr  131  Proc 6107 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  131  Alloctr  131  Proc 6107 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     4 Max = 4 GRCs =     7 (0.12%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.14%)
Initial. V routing: Dmd-Cap  =     3 Max = 4 (GRCs =  1) GRCs =     3 (0.10%)
Initial. Both Dirs: Overflow =    85 Max = 5 GRCs =   160 (2.80%)
Initial. H routing: Overflow =    38 Max = 3 (GRCs =  1) GRCs =   106 (3.70%)
Initial. V routing: Overflow =    46 Max = 5 (GRCs =  1) GRCs =    54 (1.89%)
Initial. M1         Overflow =    15 Max = 1 (GRCs = 15) GRCs =    15 (0.52%)
Initial. M2         Overflow =    46 Max = 5 (GRCs =  1) GRCs =    54 (1.89%)
Initial. M3         Overflow =    23 Max = 3 (GRCs =  1) GRCs =    91 (3.18%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 18390.64
Initial. Layer M1 wire length = 454.70
Initial. Layer M2 wire length = 7347.41
Initial. Layer M3 wire length = 8242.50
Initial. Layer M4 wire length = 1197.90
Initial. Layer M5 wire length = 1140.74
Initial. Layer M6 wire length = 2.80
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 4.60
Initial. Total Number of Contacts = 4732
Initial. Via VIA12C count = 2391
Initial. Via VIA23C count = 2083
Initial. Via VIA34C count = 175
Initial. Via VIA45C count = 79
Initial. Via VIA56C count = 1
Initial. Via VIA67C count = 1
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 1
Initial. completed.

Start GR phase 1
Tue May  7 13:47:05 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  131  Alloctr  131  Proc 6107 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     2 (0.03%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.07%)
phase1. Both Dirs: Overflow =    31 Max = 3 GRCs =    31 (0.54%)
phase1. H routing: Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
phase1. V routing: Overflow =    22 Max = 3 (GRCs =  2) GRCs =    22 (0.77%)
phase1. M1         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
phase1. M2         Overflow =    22 Max = 3 (GRCs =  2) GRCs =    22 (0.77%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 18752.15
phase1. Layer M1 wire length = 655.28
phase1. Layer M2 wire length = 7553.64
phase1. Layer M3 wire length = 7813.90
phase1. Layer M4 wire length = 1349.10
phase1. Layer M5 wire length = 1331.83
phase1. Layer M6 wire length = 2.80
phase1. Layer M7 wire length = 41.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 4.60
phase1. Total Number of Contacts = 4849
phase1. Via VIA12C count = 2444
phase1. Via VIA23C count = 2035
phase1. Via VIA34C count = 237
phase1. Via VIA45C count = 121
phase1. Via VIA56C count = 5
phase1. Via VIA67C count = 5
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 1
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  106  Alloctr  106  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  131  Alloctr  131  Proc 6107 

Congestion utilization per direction:
Average vertical track utilization   = 11.86 %
Peak    vertical track utilization   = 140.00 %
Average horizontal track utilization = 12.35 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   80 
[End of Global Routing] Total (MB): Used  130  Alloctr  131  Proc 6107 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -17  Alloctr  -17  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6107 
Using per-layer congestion maps for congestion reduction.
Information: 22.36% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.09% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 14.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.608 to 0.610. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 655, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 655, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
ORB: Nominal = 0.0448508  Design MT = inf  Target = 0.3222042 (7.184 nominal)  MaxRC = 0.135898
ORB: Fast Target = 0.102543 ( 2.286 nominal )
ORB: stageDelay=0.11706, stageLength=10175687
nplLib: default vr hor dist = 2035
nplLib: default vr ver dist = 2035
nplLib: default vr buf size = 5
nplLib: default vr buf size = 3

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp estimated wire length 
5.73252% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 1.04874e+07
Total net wire length: 1.82946e+08
****** eLpp weights (with caps)
Number of nets: 655, of which 654 non-clock nets
Number of nets with 0 toggle rate: 143
Max toggle rate = 1, average toggle rate = 0.0159863
Max non-clock toggle rate = 0.153033
eLpp weight range = (0, 11.8337)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 655
Amt power = 0.1
Non-default weight range: (0.9, 6.08337)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.27989e+08
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa074c4d0): 121
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa074c4d0): 121
Total 0.0100 seconds to load 559 cell instances into cellmap, 559 cells are off site row
Moveable cells: 559; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3238, cell height 2.8800, cell area 15.3325 for total 559 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 42 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 504 vias out of 1892 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 39 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       14094          559        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    559
number of references:                39
number of site rows:                 41
number of locations attempted:    12782
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         559 (9300 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.870 um ( 0.30 row height)
rms weighted cell displacement:   0.870 um ( 0.30 row height)
max cell displacement:            2.257 um ( 0.78 row height)
avg cell displacement:            0.782 um ( 0.27 row height)
avg weighted cell displacement:   0.782 um ( 0.27 row height)
number of cells moved:              559
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: byte_controller/bit_controller/U120 (AND2X1)
  Input location: (18.0012,105.023)
  Legal location: (18,107.28)
  Displacement:   2.257 um ( 0.78 row height)
Cell: byte_controller/bit_controller/sub_228/U8 (INVX0)
  Input location: (42.0535,96.9409)
  Legal location: (41.04,98.64)
  Displacement:   1.978 um ( 0.69 row height)
Cell: U149 (INVX0)
  Input location: (78.358,19.0721)
  Legal location: (78.48,20.88)
  Displacement:   1.812 um ( 0.63 row height)
Cell: byte_controller/bit_controller/sub_228/U27 (NOR2X0)
  Input location: (50.4692,96.8727)
  Legal location: (50.32,98.64)
  Displacement:   1.774 um ( 0.62 row height)
Cell: byte_controller/U30 (NOR2X0)
  Input location: (112.746,56.1446)
  Legal location: (111.12,55.44)
  Displacement:   1.772 um ( 0.62 row height)
Cell: byte_controller/U19 (NAND2X1)
  Input location: (75.7332,94.2202)
  Legal location: (76.56,95.76)
  Displacement:   1.748 um ( 0.61 row height)
Cell: byte_controller/bit_controller/U22 (INVX0)
  Input location: (92.6598,120.022)
  Legal location: (92.56,121.68)
  Displacement:   1.661 um ( 0.58 row height)
Cell: U119 (INVX0)
  Input location: (35.7144,48.1125)
  Legal location: (36.24,49.68)
  Displacement:   1.653 um ( 0.57 row height)
Cell: HFSINV_1712_1 (INVX0)
  Input location: (32.7603,33.8424)
  Legal location: (32.08,32.4)
  Displacement:   1.595 um ( 0.55 row height)
Cell: byte_controller/U23 (NOR2X0)
  Input location: (84.827,82.6669)
  Legal location: (83.92,81.36)
  Displacement:   1.591 um ( 0.55 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 559 out of 559 cells, ratio = 1.000000
Total displacement = 518.523193(um)
Max displacement = 2.712600(um), byte_controller/bit_controller/sub_228/U8 (43.973499, 96.940903, 6) => (42.959999, 101.519997, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.34(um)
  0 ~  20% cells displacement <=      0.51(um)
  0 ~  30% cells displacement <=      0.66(um)
  0 ~  40% cells displacement <=      0.77(um)
  0 ~  50% cells displacement <=      0.88(um)
  0 ~  60% cells displacement <=      1.00(um)
  0 ~  70% cells displacement <=      1.16(um)
  0 ~  80% cells displacement <=      1.34(um)
  0 ~  90% cells displacement <=      1.50(um)
  0 ~ 100% cells displacement <=      2.71(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:placement.design'. (TIM-125)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.084974 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095288 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 655, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 655, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-05-07 13:47:07 / Session:  00:00:40 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 934 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2024-05-07 13:47:07 / Session:  00:00:40 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 934 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-05-07 13:47:07 / Session:  00:00:40 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 934 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:placement.design'. (TIM-125)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.084974 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095288 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 655, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 655, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-05-07 13:47:07 / Session:  00:00:40 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 934 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa0e1e6c0): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa35518c0): 324
Total 0.0000 seconds to load 559 cell instances into cellmap
Moveable cells: 559; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3238, cell height 2.8800, cell area 15.3325 for total 559 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa3eb1e60): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa0e1efc0): 324
Total 0.0100 seconds to load 559 cell instances into cellmap
Moveable cells: 559; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3238, cell height 2.8800, cell area 15.3325 for total 559 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934

CCL: Total Usage Adjustment : 1
INFO: Derive row count 13 from GR congestion map (53/4)
INFO: Derive col count 13 from GR congestion map (54/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934

CCL: Total Usage Adjustment : 1
INFO: Derive row count 13 from GR congestion map (53/4)
INFO: Derive col count 13 from GR congestion map (54/4)
Convert timing mode ...
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
CCL: Total Usage Adjustment : 1
INFO: Derive row count 13 from GR congestion map (53/4)
INFO: Derive col count 13 from GR congestion map (54/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        476.1          0.0              655              655           0
M2                          479.1         47.6                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0       8570.88  4677729.00         559              0.01       934
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00477434 cumPct:    78.40 estdown: 0.00131506 cumUp:    4 numDown:   35 status= valid
Knee-Processing :  cumEst: 0.00554760 cumPct:    91.10 estdown: 0.00054180 cumUp:   13 numDown:   26 status= valid
Knee-Processing :  cumEst: 0.00594166 cumPct:    97.57 estdown: 0.00014773 cumUp:   25 numDown:   14 status= valid
Knee-Processing :  cumEst: 0.00608940 cumPct:   100.00 estdown: 0.00000000 cumUp:  406 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-05-07 13:47:09 / Session:  00:00:42 / Command:  00:00:11 / CPU:  00:00:11 / Memory: 934 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-05-07 13:47:09 / Session:  00:00:42 / Command:  00:00:11 / CPU:  00:00:11 / Memory: 934 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     21 s ( 0.01 hr) ELAPSE :     42 s ( 0.01 hr) MEM-PEAK :   934 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     21 s ( 0.01 hr) ELAPSE :     42 s ( 0.01 hr) MEM-PEAK :   934 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 42 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 504 vias out of 1892 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 40 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       14094          559        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    559
number of references:                40
number of site rows:                 41
number of locations attempted:    11603
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         559 (9300 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U108 (AND3X1)
  Input location: (84.56,23.76)
  Legal location: (84.56,23.76)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U42 (AND3X1)
  Input location: (71.44,32.4)
  Legal location: (71.44,32.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1)
  Input location: (55.12,26.64)
  Legal location: (55.12,26.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U52 (AND2X1)
  Input location: (87.76,104.4)
  Legal location: (87.76,104.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U37 (AND2X1)
  Input location: (67.28,29.52)
  Legal location: (67.28,29.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U120 (AND2X1)
  Input location: (18,107.28)
  Legal location: (18,107.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U118 (AND2X1)
  Input location: (18.32,113.04)
  Legal location: (18.32,113.04)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/U75 (AND2X1)
  Input location: (84.88,84.24)
  Legal location: (84.88,84.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U114 (AND2X1)
  Input location: (92.24,49.68)
  Legal location: (92.24,49.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (AND3X1)
  Input location: (18.64,20.88)
  Legal location: (18.64,20.88)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:placement.design'. (TIM-125)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.084974 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095288 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 655, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 655, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-05-07 13:47:09 / Session:  00:00:42 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 934 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-05-07 13:47:09 / Session:  00:00:42 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 934 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa5ead440): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xae3c9ef0): 324
Total 0.0000 seconds to load 559 cell instances into cellmap
Moveable cells: 559; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3238, cell height 2.8800, cell area 15.3325 for total 559 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
CCL: Total Usage Adjustment : 1
INFO: Derive row count 13 from GR congestion map (53/4)
INFO: Derive col count 13 from GR congestion map (54/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        476.1          0.0              655              655           0
M2                          479.1         47.6                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934

CCL: Total Usage Adjustment : 1
INFO: Derive row count 13 from GR congestion map (53/4)
INFO: Derive col count 13 from GR congestion map (54/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-05-07 13:47:09 / Session:  00:00:42 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 934 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-05-07 13:47:09 / Session:  00:00:42 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 934 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     21 s ( 0.01 hr) ELAPSE :     42 s ( 0.01 hr) MEM-PEAK :   934 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     21 s ( 0.01 hr) ELAPSE :     42 s ( 0.01 hr) MEM-PEAK :   934 Mb
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 42 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 504 vias out of 1892 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 40 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       14094          559        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    559
number of references:                40
number of site rows:                 41
number of locations attempted:    11603
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         559 (9300 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U108 (AND3X1)
  Input location: (84.56,23.76)
  Legal location: (84.56,23.76)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U42 (AND3X1)
  Input location: (71.44,32.4)
  Legal location: (71.44,32.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1)
  Input location: (55.12,26.64)
  Legal location: (55.12,26.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U52 (AND2X1)
  Input location: (87.76,104.4)
  Legal location: (87.76,104.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U37 (AND2X1)
  Input location: (67.28,29.52)
  Legal location: (67.28,29.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U120 (AND2X1)
  Input location: (18,107.28)
  Legal location: (18,107.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U118 (AND2X1)
  Input location: (18.32,113.04)
  Legal location: (18.32,113.04)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/U75 (AND2X1)
  Input location: (84.88,84.24)
  Legal location: (84.88,84.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U114 (AND2X1)
  Input location: (92.24,49.68)
  Legal location: (92.24,49.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (AND3X1)
  Input location: (18.64,20.88)
  Legal location: (18.64,20.88)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:placement.design'. (TIM-125)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.084974 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095288 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 655, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 655, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-05-07 13:47:09 / Session:  00:00:42 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 934 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa7b26ea0): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa3551d40): 324
Total 0.0100 seconds to load 559 cell instances into cellmap
Moveable cells: 559; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3238, cell height 2.8800, cell area 15.3325 for total 559 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2024-05-07 13:47:09 / Session:  00:00:43 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 934 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0       8570.88  4653009.00         559              0.01       934
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.567990800933  9.863287508321  6.078179664085  2.744208841123  8.318110204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.326054141094  2.700996442351  3.840406764440  3.750206553169  7.663453442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.797756408244  5.867457730192  7.173840085364  9.669819499761  7.591482947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.638314139655  4.570595405895  5.624824508820  7.826857753678  4.759138018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.840647472107  9.584311211588  2.041773087119  3.921160367338  0.650483282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.061799815224  8.244212546399  3.504826405451  1.682716512888  7.173438318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.002121209371  1.017889872575  5.811565266269  5.826730283342  4.349388892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.267922477518  1.265158881262  0.417716913533  1.833872865081  6.448552337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.911533789997  2.300352985509  0.754630930179  1.961421811696  2.781308341418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.769146998619  7.452542897890  1.902872824529  5.623407659547  7.269368008696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.644949674418  7.540258025483  0.000308217956  5.833784956721  4.754582289445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.688998838718  4.029466391120  9.406614996875  2.789964061318  0.723299414657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.413489940238  7.977907080162  5.095842959611  1.512371870128  7.396897720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.645302087880  5.817775300985  2.343584022627  0.037326105045  0.494785240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.995346538167  6.652766995625  4.022440951365  6.796621902757  0.618567611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.906792586014  9.244209287998  4.051646809534  5.907689619704  1.709517091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.094324016996  9.532554439872  6.656217209097  9.409795958072  6.136998113139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.149876982351  9.141475012594  1.286648702201  9.569284660313  2.585849502480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.581997321230  5.316467987640  7.270167230810  7.178452960747  1.109980851474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.009217802020  9.208211974725  1.495162646745  7.734047717127  4.721426981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.513148594424  6.976407500834  5.921032380218  9.647382789440  1.463837453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.777139980093  3.986190937863  1.607867296408  5.274420234112  3.831816560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.453045314109  4.270861821266  1.384090906444  0.375020005316  9.766340884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.790115540824  4.586517950040  2.717334338536  4.966981399976  1.759143734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.584143758965  5.457821642284  3.562432780882  0.782685125367  8.475918341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.105376082210  7.958203223853  6.204127638711  9.392116486733  8.065043868234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.827481226522  4.824293356334  7.350432970545  1.168271001288  8.717348371851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.421604120937  1.101550181239  3.581106866626  9.582673488334  2.434933329243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.647184247751  8.126387082108  0.041721931353  3.183387646508  1.644850773718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.512881898999  7.230807807140  5.075413403017  9.196142541169  6.278135334141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.795291919861  9.745026807598  3.190237692452  9.562340125954  7.726931300869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.383027677441  8.754897181738  5.000080231795  6.583378855672  1.475453728944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.487422593871  8.402718918302  2.940611809687  5.278996866131  8.072324441465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.760971604023  8.797562087206  4.509534605961  1.151237547012  8.739684272051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.883163918788  0.581549819288  7.234308812262  7.003732070504  5.049473024039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.618167363816  7.665048978752  7.402294405136  5.679662550275  7.061851261198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.519202968601  4.924292207989  0.405114090953  4.590768321970  4.170956209159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.628065111699  6.953027722177  4.665671130909  7.940979955807  2.613694311313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.033510308235  1.914919880449  6.128614280220  1.956928826031  3.258589450248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.877722442123  0.531418077954  2.727066133081  0.717845656074  7.110993585147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.629554490202  0.920693476662  7.149566674674  5.773404131712  7.472147198159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.070947569442  4.697412039273  6.592153648021  8.964738638944  0.146388245316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.896346608009  3.398481372976  5.160736139640  8.527442483411  2.383186156049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.064937241410  9.427858461316  8.138459400644  4.037502460531  6.976639588422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.198644264082  4.458423074294  2.271783843853  6.496698599997  6.175919873470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.477047085896  5.545554443418  6.356293688088  2.078268972536  7.847596334182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.039160318221  0.795692601575  5.620462173871  1.939211008673  3.806509886823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  8.701371832652  2.482291614823  6.735093607054  5.116827560128  8.871739337185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  9.461793122093  7.110927397313  1.358160096662  6.958267708833  4.243498832924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.583341134775  1.812400087400  0.004122503135  3.318338124650  8.164480577371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.470811899899  9.723852069904  2.507591750301  7.919614614116  9.627818033414

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.1481    10.1193    150
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.1481    10.1193    150        0     0.0000        0 4653009.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.1481    10.1193    150        0     0.0000        0 4653009.00      8570.88        559          4         50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.1481    10.1193    150        0        0 4653009.00      8570.88        559

Place-opt command complete                CPU:    22 s (  0.01 hr )  ELAPSE:    43 s (  0.01 hr )  MEM-PEAK:   934 MB
Place-opt command statistics  CPU=8 sec (0.00 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=0.912 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2024-05-07 13:47:10 / Session:  00:00:43 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 934 MB (FLW-8100)
#View congestion map
report_congestion -rerun_global_router > ./Reports/congestion_report
# check legalizaation of all cells [no overlapping cells ....]
check_legality -verbose

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 42 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 504 vias out of 1892 total vias.

check_legality for block design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 40 ref cells (0 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design i2c_master_top succeeded!


check_legality succeeded.

**************************

report_utilization > ./Reports/utilization_PostPlacement_report
report_qor > ./Reports/QOR_PostPlacement_report
save_block
Information: Saving block 'Design.dlib:placement.design'
copy_block -from_block Design.dlib:placement.design -to_block CTS
current_block CTS.design
report_clock_qor -type structure > ./Reports/clock_qor_PrePlacement_report
derive_clock_cell_references -output cts_leg_set.tcl > /dev/null
set CTS_CELLS [get_lib_cells "*/NBUFFX2 */NBUFFX4 */NBUFFX8 "]
#NDR
set CTS_NDR_MIN_ROUTING_LAYER "M4"
set CTS_NDR_MAX_ROUTING_LAYER "M5"
set CTS_LEAF_NDR_MIN_ROUTING_LAYER "M1"
set CTS_LEAF_NDR_MAX_ROUTING_LAYER "M5"
set CTS_NDR_RULE_NAME "cts_w2_s2_vlg"
#set CTS_LEAF_NDR_RULE_NAME     "cts_w1_s2"
create_routing_rule $CTS_NDR_RULE_NAME\
                -default_reference_rule \
                -taper_distance 0.4 \
                -driver_taper_distance 0.4 \
                -widths   {M3 0.16 M4 0.32 M5 0.32} \
                -spacings {M3 0.16 M4 0.32 M5 0.32}
set_clock_routing_rules -rules $CTS_NDR_RULE_NAME \
                -min_routing_layer $CTS_NDR_MIN_ROUTING_LAYER \
                -max_routing_layer $CTS_NDR_MAX_ROUTING_LAYER
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
report_routing_rules -verbose > ./Reports/routing_rules_report
report_clock_routing_rules > ./Reports/clock_routing_rules_report
#Sink pins will not follows NDRs
set_clock_routing_rules -net_type sink -default_rule -min_routing_layer M1 -max_routing_layer M2
#DRC 
report_ports -verbose [get_ports *clk*] > ./Reports/ports_report
set_driving_cell -scenarios [all_scenarios] -lib_cell NBUFFX4 [get_ports *clk*]
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
report_clock_settings > ./Reports/clock_settings_report
#
set_clock_tree_options -target_skew 0.5 -clock [get_clocks *]
set_clock_tree_options -target_latency 0.1  -clock [get_clocks *]
clock_opt
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2024-05-07 13:47:11 / Session:  00:00:44 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1014 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.084974 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095288 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-05-07 13:47:11 / Session:  00:00:44 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1014 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-05-07 13:47:11 / Session:  00:00:44 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1014 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 42 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 504 vias out of 1892 total vias.
Total 0.0100 seconds to build cellmap data
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa955a9a0): 121
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa955a9a0): 121
Total 0.0100 seconds to load 559 cell instances into cellmap
Moveable cells: 559; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3238, cell height 2.8800, cell area 15.3325 for total 559 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 153 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Setting target skew for clock: wb_clk_i (mode default corner default) as 0.300000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 655, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = default, mode = default)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (default:default)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ndr: cts_w2_s2_vlg added
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner default
INFO: Using corner default for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner default for worst dynamic corner
Using default layer M4
new cutoff lpd: 3.91115e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.323546 / 0.323546)
ORB: Nominal = 0.0448508  Design MT = 0.475000  Target = 0.3235460 (7.214 nominal)  MaxRC = 0.136539
ORB: Fast Target = 0.103163 ( 2.300 nominal )
ORB: stageDelay=0.11752, stageLength=10175687
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Core Area = 11 X 11 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = wb_clk_i
 Clocks: 
     wb_clk_i (default)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 153
 Number of Gates = 0
 Number of Loads = 153
 Added 5 Repeaters (B: 2 I: 3). Built 2 Repeater Levels for driver wb_clk_i
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
 Phase delay: (max r/f: 0.093963/nan  min r/f: 0.093963/nan) : wb_clk_i
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.72 sec, cpu time is 0 hr : 0 min : 0.72 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
There are 2 buffers and 3 inverters added (total area 73.73) by Clock Tree Synthesis.
Information: 0 out of 5 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 1 out of 153, orientation changed without moving: 3
Clock sink displacement max = 2.880000 um, average = 0.018824 um
Clock sink with large displacement: 0 (Threshold: 8.640000 um)
Largest displacement cells:
Clock sink inst 'byte_controller/bit_controller/cnt_reg_7_' snapped from (30.80, 104.40) (MX) to (30.80, 101.52) (R0) displacement = 2.880000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell byte_controller/ZCTSBUF_1669_578 is placed overlapping with other cells at {{42.640 104.400} {47.760 107.280}}. (ZRT-763)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Total number of global routed clock nets: 6
Information: The run time for clock net global routing is 0 hr : 0 min : 0.23 sec, cpu time is 0 hr : 0 min : 0.23 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 662 nets, 6 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 357, DR 0), data (VR 657, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell byte_controller/ZCTSBUF_1669_578 is placed overlapping with other cells at {{42.640 104.400} {47.760 107.280}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  5.12     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: CTS; type: design; tot_drc_vio: 0; buf_ct: 5; buf_area: 73.728000; cell_area: 73.728000
start cto; name: default:wb_clk_i; type: clock; latency: 0.094595; gskew: 0.025978; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 5; buf_area: 73.728000; cell_area: 73.728000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wb_clk_i mode: default root: wb_clk_i
Clock QoR Before DRC Optimization:
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0260; ID = 0.0946; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 73.7280; ClockCellArea = 73.7280; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.13u 00:00:00.00s 00:00:00.14e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0260; ID = 0.0946; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 73.7280; ClockCellArea = 73.7280; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock wb_clk_i mode default corner:  default  
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: wb_clk_i mode: default root: wb_clk_i
Clock QoR Before Global latency and skew opt:
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0260; ID = 0.0946; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 73.7280; ClockCellArea = 73.7280; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.09u 00:00:00.00s 00:00:00.09e: 
Clock QoR After Global latency and skew opt:
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0260; ID = 0.0946; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 73.7280; ClockCellArea = 73.7280; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
Longest path:
  (0) 0.0175            0.0000          byte_controller/ZCTSBUF_2668_579/INP
  (1) 0.0862            0.0688          byte_controller/ZCTSBUF_2668_579/Z
  (2) 0.0946            0.0084          byte_controller/bit_controller/c_state_reg_4_/CLK
Shortest path:
  (0) 0.0175            0.0000          ZCTSINV_5064_582/INP
  (1) 0.0438            0.0263          ZCTSINV_5064_582/ZN
  (2) 0.0445            0.0007          ZCTSINV_3892_580/INP
  (3) 0.0683            0.0239          ZCTSINV_3892_580/ZN
  (4) 0.0686            0.0003          prer_reg_13_/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock wb_clk_i mode default corner:  default  
-------------------------------------------------------------
Optimizing clock tree area
clock: wb_clk_i mode: default root: wb_clk_i
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         17
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          7
        # Failed main graph committ          =          7
        # Successful main graph commit      =          3
        # Subgraph evaluation success rate in percent =     0.5882
        # Sg2Main acceptance ratio in percent      =     0.3000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        3

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0001
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.0000
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9998
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.0001
        # The rest of flow speed up       =     1.0001

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0154; ID = 0.0940; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 54.3744; ClockCellArea = 54.3744; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.07u 00:00:00.00s 00:00:00.07e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wb_clk_i mode: default root: wb_clk_i
Clock QoR Before DRC Optimization:
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0154; ID = 0.0940; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 54.3744; ClockCellArea = 54.3744; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0009

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0154; ID = 0.0940; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 54.3744; ClockCellArea = 54.3744; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Target latency delay insertion
************************************************************

[cto] Starting TargetLatency.1
 The latency of clock wb_clk_i (default mode) in default corner is 0.078579 (the target is 0.100000)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
ORB: Nominal = 0.0448508  Design MT = inf  Target = 0.3222042 (7.184 nominal)  MaxRC = 0.135898
ORB: Fast Target = 0.102543 ( 2.286 nominal )
ORB: stageDelay=0.11706, stageLength=10175687
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Core Area = 11 X 11 ()

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0002

-------------------------------------------------

 After adding delay, the latency is followings.
 The latency of clock wb_clk_i (default mode) in default corner is 0.078579
Information: The run time for Target latency delay insertion is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
[cto] Finished TargetLatency.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
wb_clk_i     Yes     0.0914  0.0914  0.0895  0.0895   default

Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530831 ohm/um, via_r = 0.872655 ohm/cut, c = 0.085211 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095788 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 660, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 54.3744; ClockCellArea = 54.3744; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells

register reference list:
   saed90nm_max_lth/AODFFARX1
   saed90nm_max_lth/AODFFARX2
   saed90nm_max_lth/AODFFNARX1
   saed90nm_max_lth/AODFFNARX2
   saed90nm_max_lth/DFFARX1
   saed90nm_max_lth/DFFARX2
   saed90nm_max_lth/DFFASRX1
   saed90nm_max_lth/DFFASRX2
   saed90nm_max_lth/DFFASX1
   saed90nm_max_lth/DFFASX2
   saed90nm_max_lth/DFFNARX1
   saed90nm_max_lth/DFFNARX2
   saed90nm_max_lth/DFFNASRNX1
   saed90nm_max_lth/DFFNASRNX2
   saed90nm_max_lth/DFFNASRQX1
   saed90nm_max_lth/DFFNASRQX2
   saed90nm_max_lth/DFFNASRX1
   saed90nm_max_lth/DFFNASRX2
   saed90nm_max_lth/DFFNASX1
   saed90nm_max_lth/DFFNASX2
   saed90nm_max_lth/DFFNX1
   saed90nm_max_lth/DFFNX2
   saed90nm_max_lth/DFFSSRX1
   saed90nm_max_lth/DFFSSRX2
   saed90nm_max_lth/DFFX1
   saed90nm_max_lth/DFFX2
   saed90nm_max_lth/LARX1
   saed90nm_max_lth/LARX2
   saed90nm_max_lth/LASRNX1
   saed90nm_max_lth/LASRNX2
   saed90nm_max_lth/LASRQX1
   saed90nm_max_lth/LASRQX2
   saed90nm_max_lth/LASRX1
   saed90nm_max_lth/LASRX2
   saed90nm_max_lth/LASX1
   saed90nm_max_lth/LASX2
   saed90nm_max_lth/LATCHX1
   saed90nm_max_lth/LATCHX2
   saed90nm_max_lth/LNANDX1
   saed90nm_max_lth/LNANDX2
   saed90nm_max_lth/SDFFARX1
   saed90nm_max_lth/SDFFARX2
   saed90nm_max_lth/SDFFASRSX1
   saed90nm_max_lth/SDFFASRSX2
   saed90nm_max_lth/SDFFASRX1
   saed90nm_max_lth/SDFFASRX2
   saed90nm_max_lth/SDFFASX1
   saed90nm_max_lth/SDFFASX2
   saed90nm_max_lth/SDFFNARX1
   saed90nm_max_lth/SDFFNARX2
   saed90nm_max_lth/SDFFNASRX1
   saed90nm_max_lth/SDFFNASRX2
   saed90nm_max_lth/SDFFNASX1
   saed90nm_max_lth/SDFFNASX2
   saed90nm_max_lth/SDFFNX1
   saed90nm_max_lth/SDFFNX2
   saed90nm_max_lth/SDFFX1
   saed90nm_max_lth/SDFFX2

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.015447, elapsed 0.015447, speed up 1.000000.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 357, DR 0), data (VR 657, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.469089, Leakage = 0.004726, Internal = 0.156882, Switching = 0.307481

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.364666, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.154615, TNHS = -11.074211, NHVP = 150

    Scenario default  WNS = 0.364666, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.154615, TNHS = -11.074211, NHVP = 150
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.365, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.155, TNHS = -11.074, NHVP = 150, UNWEIGHTED_TNHS = -11.074, R2R(wns=0.364666, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.364666, unweighted tns = 0.000000
          isHold: wns = -0.154615, unweighted tns = -11.074211

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000000
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.999865
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999792
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.000016
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.999887
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 40.74%
     Prepare moo/get initial QOR:                15.85%
     Commit/annotate budget:                     0.00%
     Solve runtime: 42.44% of which 24.21% is incremental-LP runtime
     Other:                                      0.97%

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.364666, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.154615, TNHS = -11.074211, NHVP = 150

    Scenario default  WNS = 0.364666, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.154615, TNHS = -11.074211, NHVP = 150
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.365, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.155, TNHS = -11.074, NHVP = 150, UNWEIGHTED_TNHS = -11.074, R2R(wns=0.364666, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              4
  # Valid linear regressions                     3
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000045
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.999925
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999443
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.999970
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.999913
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 52.26%
     Prepare moo/get initial QOR:                13.59%
     Commit/annotate budget:                     0.00%
     Solve runtime: 33.45% of which 19.71% is incremental-LP runtime
     Other:                                      0.70%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.000118
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.000028

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.375168, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.153953, TNHS = -11.017375, NHVP = 150

    Scenario default  WNS = 0.375168, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.153953, TNHS = -11.017375, NHVP = 150
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.375, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.154, TNHS = -11.017, NHVP = 150, UNWEIGHTED_TNHS = -11.017, R2R(wns=0.375168, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.419151, elapsed 0.419147, speed up 1.000010.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 49.7664; ClockCellArea = 49.7664; ClockWireLen = 1624.9400; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.52 sec, cpu time is 0 hr : 0 min : 0.52 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    22 

No. doRoutes           =    47 
No. doUnroutes         =    26 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    45 
No. undoUnroutes       =    25 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell byte_controller/ZCTSBUF_1669_578 is placed overlapping with other cells at {{42.640 104.400} {46.160 107.280}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   21  Alloctr   22  Proc 6755 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   27  Proc 6755 
Net statistics:
Total number of nets     = 662
Number of nets to route  = 6
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 6
5 nets are partially connected,
 of which 0 are detail routed and 5 are global routed.
2 nets are fully connected,
 of which 1 are detail routed and 1 are global routed.
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 5, Total Half Perimeter Wire Length (HPWL) 482 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           39 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           75 microns
HPWL 100 ~  200 microns: Net Count        3     Total HPWL          368 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   27  Alloctr   27  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  5.12     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   27  Alloctr   28  Proc 6755 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   27  Alloctr   28  Proc 6755 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   28  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   95  Alloctr   96  Proc 6755 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   95  Alloctr   96  Proc 6755 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 1 GRCs =    13 (0.23%)
Initial. H routing: Overflow =     7 Max = 1 (GRCs = 12) GRCs =    12 (0.42%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M1         Overflow =     7 Max = 1 (GRCs = 12) GRCs =    12 (0.42%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1572.93
Initial. Layer M1 wire length = 452.07
Initial. Layer M2 wire length = 1006.77
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 57.04
Initial. Layer M5 wire length = 57.05
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 295
Initial. Via VIA12C count = 274
Initial. Via VIA23C count = 6
Initial. Via VIA34C count = 7
Initial. Via VIA45C count = 8
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   95  Alloctr   96  Proc 6755 

Congestion utilization per direction:
Average vertical track utilization   =  1.42 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.64 %
Peak    horizontal track utilization = 36.36 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   70  Proc    0 
[End of Global Routing] Total (MB): Used   95  Alloctr   95  Proc 6755 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   53  Alloctr   54  Proc 6755 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 153 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 6 flat clock tree nets.
There are 5 non-sink instances (total area 49.77) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 3 inverters (total area 49.77).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.37u 00:00:00.05s 00:00:02.43e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-05-07 13:47:14 / Session:  00:00:47 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1577 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 662 nets, 6 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.085197 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095763 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 660, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    26 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:  1577 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    26 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:  1577 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.1536    10.9545    150
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.1536    10.9545    150        0     0.0000        0 4717766.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.1536    10.9545    150        0     0.0000        0 4717766.00      8620.65        564          6         53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.1536    10.9545    150        0        0 4717766.00      8620.65        564
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    27 s (  0.01 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:  1577 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:47     0.000     0.000  8620.646     0.000     0.000         6        53         0     0.000      1577 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xd2ea97a0): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xd2ea97a0): 324
Total 0.0000 seconds to load 564 cell instances into cellmap
Moveable cells: 406; Application fixed cells: 158; Macro cells: 0; User fixed cells: 0
Average cell width 5.3072, cell height 2.8800, cell area 15.2848 for total 564 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Core Area = 11 X 11 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 6 Iter  3          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 12
Layer name: M3, Mask name: metal3, Layer number: 13
Layer name: M4, Mask name: metal4, Layer number: 14
Layer name: M5, Mask name: metal5, Layer number: 15
Layer name: M6, Mask name: metal6, Layer number: 16
Layer name: M7, Mask name: metal7, Layer number: 17
Layer name: M8, Mask name: metal8, Layer number: 18
Layer name: M9, Mask name: metal9, Layer number: 19
CCL: Total Usage Adjustment : 1
INFO: Derive row count 13 from GR congestion map (53/4)
INFO: Derive col count 13 from GR congestion map (54/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter  2          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter  3          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter  4          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Core Area = 11 X 11 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter  6          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter  7          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter  8          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter  9          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 10          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 11          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 12          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 13          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 14          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 15          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 16          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 17          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 18          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Clock-opt optimization Phase 7 Iter 19          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577

Clock-opt optimization Phase 8 Iter  1          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-05-07 13:47:15 / Session:  00:00:48 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1577 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00     10.95         -       8620.65  4717766.00         564              0.01      1577
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 179 total shapes.
Layer M2: cached 0 shapes out of 219 total shapes.
Cached 504 vias out of 2187 total vias.
Total 0.0100 seconds to build cellmap data
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xaca659c8): 121
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xaca659c8): 121
Total 0.0100 seconds to load 564 cell instances into cellmap
Moveable cells: 406; Application fixed cells: 158; Macro cells: 0; User fixed cells: 0
Average cell width 5.3072, cell height 2.8800, cell area 15.2848 for total 564 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell byte_controller/ZCTSBUF_1669_578 is placed overlapping with other cells at {{42.640 104.400} {46.160 107.280}}. (ZRT-763)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: wb_clk_i mode: default root: wb_clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0135; ID = 0.0930; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 49.7664; ClockCellArea = 49.7664; ClockWireLen = 1639.8200; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: wb_clk_i, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0135; ID = 0.0930; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 5; ClockBufArea = 49.7664; ClockCellArea = 49.7664; ClockWireLen = 1639.8200; Clock = wb_clk_i; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 2 buffers added and 3 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 660, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 363, DR 0), data (VR 657, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell byte_controller/ZCTSBUF_1669_578 is placed overlapping with other cells at {{42.640 104.400} {46.160 107.280}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  5.12     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
There is no CTS reference for ICG cells
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.015778, elapsed 0.015778, speed up 1.000000.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 363, DR 0), data (VR 657, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.449872, Leakage = 0.004718, Internal = 0.136470, Switching = 0.308685

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.373931, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.153637, TNHS = -10.954512, NHVP = 150

    Scenario default  WNS = 0.373931, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.153637, TNHS = -10.954512, NHVP = 150
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.374, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.154, TNHS = -10.955, NHVP = 150, UNWEIGHTED_TNHS = -10.955, R2R(wns=0.373931, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.373931, unweighted tns = 0.000000
          isHold: wns = -0.153637, unweighted tns = -10.954512

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              4
  # Valid linear regressions                     4
  # Seeds with valid budget                      4
  # Seeds with accepted implementation           4
  # NumCTCells changed                           0

  # Number of cells sized                        4
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000067
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.999959
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999886
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.000188
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.999875
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 47.29%
     Prepare moo/get initial QOR:                7.76%
     Commit/annotate budget:                     12.31%
     Solve runtime: 32.02% of which 19.23% is incremental-LP runtime
     Other:                                      0.62%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.999983
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.999880

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.391613, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.148055, TNHS = -9.908708, NHVP = 150

    Scenario default  WNS = 0.391613, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.148055, TNHS = -9.908708, NHVP = 150
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.392, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.148, TNHS = -9.909, NHVP = 150, UNWEIGHTED_TNHS = -9.909, R2R(wns=0.391613, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000000
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.999925
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.391613, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.148055, TNHS = -9.908708, NHVP = 150

    Scenario default  WNS = 0.391613, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.148055, TNHS = -9.908708, NHVP = 150
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.392, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.148, TNHS = -9.909, NHVP = 150, UNWEIGHTED_TNHS = -9.909, R2R(wns=0.391613, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.405045, elapsed 0.405032, speed up 1.000032.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     8 

No. doRoutes           =     4 
No. doUnroutes         =     2 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell byte_controller/ZCTSBUF_1669_578 is placed overlapping with other cells at {{42.640 104.400} {47.760 107.280}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   21  Alloctr   22  Proc 6755 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   27  Proc 6755 
Net statistics:
Total number of nets     = 662
Number of nets to route  = 6
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 6
6 nets are partially connected,
 of which 0 are detail routed and 6 are global routed.
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 6, Total Half Perimeter Wire Length (HPWL) 627 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           39 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           73 microns
HPWL 100 ~  200 microns: Net Count        4     Total HPWL          515 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   27  Alloctr   27  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  5.12     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   27  Alloctr   28  Proc 6755 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   27  Alloctr   28  Proc 6755 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   28  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   95  Alloctr   96  Proc 6755 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   95  Alloctr   96  Proc 6755 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     6 Max = 1 GRCs =    13 (0.23%)
Initial. H routing: Overflow =     6 Max = 1 (GRCs = 11) GRCs =    11 (0.38%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
Initial. M1         Overflow =     6 Max = 1 (GRCs = 11) GRCs =    11 (0.38%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1584.05
Initial. Layer M1 wire length = 453.06
Initial. Layer M2 wire length = 1019.96
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 57.04
Initial. Layer M5 wire length = 53.99
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 296
Initial. Via VIA12C count = 276
Initial. Via VIA23C count = 6
Initial. Via VIA34C count = 7
Initial. Via VIA45C count = 7
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   95  Alloctr   96  Proc 6755 

Congestion utilization per direction:
Average vertical track utilization   =  1.44 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.64 %
Peak    horizontal track utilization = 42.86 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   70  Proc    0 
[End of Global Routing] Total (MB): Used   95  Alloctr   95  Proc 6755 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   53  Alloctr   54  Proc 6755 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.94 sec, cpu time is 0 hr : 0 min : 0.94 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 188 total shapes.
Layer M2: cached 0 shapes out of 220 total shapes.
Cached 504 vias out of 2188 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 43 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       14094          564        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    564
number of references:                43
number of site rows:                 41
number of locations attempted:     7618
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         406 (4036 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.426 um ( 0.15 row height)
rms weighted cell displacement:   0.426 um ( 0.15 row height)
max cell displacement:            3.295 um ( 1.14 row height)
avg cell displacement:            0.076 um ( 0.03 row height)
avg weighted cell displacement:   0.076 um ( 0.03 row height)
number of cells moved:               15
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U76 (AO22X1)
  Input location: (32.72,46.8)
  Legal location: (34.32,49.68)
  Displacement:   3.295 um ( 1.14 row height)
Cell: U92 (OA222X1)
  Input location: (38.16,46.8)
  Legal location: (39.12,43.92)
  Displacement:   3.036 um ( 1.05 row height)
Cell: byte_controller/bit_controller/U126 (NAND4X0)
  Input location: (35.28,101.52)
  Legal location: (34.64,104.4)
  Displacement:   2.950 um ( 1.02 row height)
Cell: byte_controller/bit_controller/sub_228/U36 (NOR2X0)
  Input location: (42,104.4)
  Legal location: (42.32,107.28)
  Displacement:   2.898 um ( 1.01 row height)
Cell: byte_controller/bit_controller/sub_228/U16 (AO21X1)
  Input location: (43.92,104.4)
  Legal location: (44.24,107.28)
  Displacement:   2.898 um ( 1.01 row height)
Cell: U119 (INVX0)
  Input location: (36.24,49.68)
  Legal location: (36.24,52.56)
  Displacement:   2.880 um ( 1.00 row height)
Cell: byte_controller/bit_controller/sub_228/U32 (AO21X1)
  Input location: (42.96,75.6)
  Legal location: (44.88,75.6)
  Displacement:   1.920 um ( 0.67 row height)
Cell: U77 (AO22X1)
  Input location: (32.08,49.68)
  Legal location: (30.16,49.68)
  Displacement:   1.920 um ( 0.67 row height)
Cell: byte_controller/bit_controller/sub_228/U7 (INVX0)
  Input location: (40.08,101.52)
  Legal location: (42,101.52)
  Displacement:   1.920 um ( 0.67 row height)
Cell: U57 (AO221X1)
  Input location: (48.08,46.8)
  Legal location: (49.36,46.8)
  Displacement:   1.280 um ( 0.44 row height)

 Successfully legalize placement.
Info: 153 sinks and boundary insts are collected
Info: 153 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 6 flat clock tree nets.
There are 5 non-sink instances (total area 56.22) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 3 inverters (total area 56.22).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.18u 00:00:00.03s 00:00:01.20e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 662 nets, 6 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa935f080): 121
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa935f080): 121
Total 0.0000 seconds to load 564 cell instances into cellmap
Moveable cells: 559; Application fixed cells: 5; Macro cells: 0; User fixed cells: 0
Average cell width 5.3112, cell height 2.8800, cell area 15.2963 for total 564 placed and application fixed cells
Information: Current block utilization is '0.61210', effective utilization is '0.61211'. (OPT-055)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.085197 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095763 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 660, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:49     0.000     0.000  8627.098     0.000     0.000         6        53         0     0.000      1577 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-05-07 13:47:16 / Session:  00:00:49 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1577 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00     10.95         -       8627.10  4707258.50         564              0.01      1577

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00     10.95         -       8627.10  4707258.50         564              0.01      1577
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050014167  3.179566844617  5.567229754587  2.894454387461  6.565921217863  9.017937505874  3.569970700933  9.863286586739  6.078178864085  2.744208741123  8.318110604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429411923  0.968753774315  6.613195723294  4.146578793224  7.876358918112  2.191135103696  0.334400741094  2.700900407429  3.840406464440  3.750206653169  7.663453142299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.705102008244  5.867461795260  7.173840785364  9.669819599761  7.591482647087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.645484189655  4.570508617601  5.624824208820  7.826857853678  4.759138718263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.857717422107  9.584324423394  2.041773787119  3.921160467338  0.650483982345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.078869865224  8.244225758105  3.504826105451  1.682716612888  7.173438018510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.019047059371  1.017893742279  5.811565066269  5.826730483342  4.349388592435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.274848227518  1.265162751966  0.417716713533  1.833872065081  6.448552037188
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 662 nets, 6 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.085197 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095763 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 660, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.1479     9.8807    150
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.1479     9.8807    150        0     0.0000        0 4707258.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.1479     9.8807    150        0     0.0000        0 4707258.50      8627.10        564          6         53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.1479     9.8807    150        0        0 4707258.50      8627.10        564

Clock-opt command complete                CPU:    29 s (  0.01 hr )  ELAPSE:    50 s (  0.01 hr )  MEM-PEAK:  1577 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.540 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2024-05-07 13:47:16 / Session:  00:00:49 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1577 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-05-07 13:47:16 / Session:  00:00:49 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1577 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-05-07 13:47:16 / Session:  00:00:49 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1577 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   21  Alloctr   22  Proc 6755 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   27  Proc 6755 
Net statistics:
Total number of nets     = 662
Number of nets to route  = 6
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 6
7 nets are fully connected,
 of which 1 are detail routed and 6 are global routed.
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   27  Alloctr   27  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  5.10     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   27  Alloctr   28  Proc 6755 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   27  Alloctr   28  Proc 6755 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   28  Proc 6755 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   27  Alloctr   28  Proc 6755 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  203  Alloctr  204  Proc 6755 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     8 Max = 1 GRCs =    15 (0.26%)
Initial. H routing: Overflow =     8 Max = 1 (GRCs = 13) GRCs =    13 (0.45%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
Initial. M1         Overflow =     8 Max = 1 (GRCs = 13) GRCs =    13 (0.45%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1584.05
Initial. Layer M1 wire length = 453.06
Initial. Layer M2 wire length = 1019.96
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 57.04
Initial. Layer M5 wire length = 53.99
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 296
Initial. Via VIA12C count = 276
Initial. Via VIA23C count = 6
Initial. Via VIA34C count = 7
Initial. Via VIA45C count = 7
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 13:47:16 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  203  Alloctr  204  Proc 6755 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     5 Max = 1 GRCs =    11 (0.19%)
phase1. H routing: Overflow =     5 Max = 1 (GRCs = 10) GRCs =    10 (0.35%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M1         Overflow =     5 Max = 1 (GRCs = 10) GRCs =    10 (0.35%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1570.16
phase1. Layer M1 wire length = 449.09
phase1. Layer M2 wire length = 1010.05
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 57.04
phase1. Layer M5 wire length = 53.99
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 291
phase1. Via VIA12C count = 271
phase1. Via VIA23C count = 6
phase1. Via VIA34C count = 7
phase1. Via VIA45C count = 7
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Tue May  7 13:47:16 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  203  Alloctr  204  Proc 6755 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     5 Max = 1 GRCs =    10 (0.17%)
phase2. H routing: Overflow =     5 Max = 1 (GRCs = 10) GRCs =    10 (0.35%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     5 Max = 1 (GRCs = 10) GRCs =    10 (0.35%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1570.53
phase2. Layer M1 wire length = 449.09
phase2. Layer M2 wire length = 1010.41
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 57.04
phase2. Layer M5 wire length = 53.99
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 291
phase2. Via VIA12C count = 271
phase2. Via VIA23C count = 6
phase2. Via VIA34C count = 7
phase2. Via VIA45C count = 7
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  203  Alloctr  204  Proc 6755 

Congestion utilization per direction:
Average vertical track utilization   =  1.07 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  0.62 %
Peak    horizontal track utilization = 28.57 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  203  Alloctr  203  Proc 6755 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   53  Alloctr   54  Proc 6755 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   17  Alloctr   18  Proc 6755 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 368 of 713


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   18  Alloctr   18  Proc 6755 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   18  Alloctr   18  Proc 6755 

Number of wires with overlap after iteration 1 = 107 of 491


Wire length and via report:
---------------------------
Number of M1 wires: 162                  POLYCON: 0
Number of M2 wires: 314                  VIA12C: 341
Number of M3 wires: 6            VIA23C: 6
Number of M4 wires: 5            VIA34C: 7
Number of M5 wires: 4            VIA45C: 7
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 491               vias: 361

Total M1 wire length: 496.5
Total M2 wire length: 1035.7
Total M3 wire length: 2.0
Total M4 wire length: 59.5
Total M5 wire length: 52.5
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 1646.1

Longest M1 wire length: 39.0
Longest M2 wire length: 32.3
Longest M3 wire length: 0.4
Longest M4 wire length: 29.4
Longest M5 wire length: 37.1
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   17  Alloctr   18  Proc 6755 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   27  Alloctr   28  Proc 6755 
Total number of nets = 662, of which 0 are not extracted
Total number of open nets = 655, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  12/36 Partitions, Violations =  2
Routed  13/36 Partitions, Violations =  2
Routed  14/36 Partitions, Violations =  2
Routed  15/36 Partitions, Violations =  8
Routed  16/36 Partitions, Violations =  8
Routed  17/36 Partitions, Violations =  4
Routed  18/36 Partitions, Violations =  4
Routed  19/36 Partitions, Violations =  8
Routed  20/36 Partitions, Violations =  8
Routed  21/36 Partitions, Violations =  8
Routed  22/36 Partitions, Violations =  8
Routed  23/36 Partitions, Violations =  10
Routed  24/36 Partitions, Violations =  10
Routed  25/36 Partitions, Violations =  6
Routed  26/36 Partitions, Violations =  6
Routed  27/36 Partitions, Violations =  6
Routed  28/36 Partitions, Violations =  6
Routed  29/36 Partitions, Violations =  8
Routed  30/36 Partitions, Violations =  10
Routed  31/36 Partitions, Violations =  10
Routed  32/36 Partitions, Violations =  10
Routed  33/36 Partitions, Violations =  10
Routed  34/36 Partitions, Violations =  10
Routed  35/36 Partitions, Violations =  10
Routed  36/36 Partitions, Violations =  10

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      10
        Diff net spacing : 6
        Short : 4

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   88  Alloctr   89  Proc 6755 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    8
Routed  2/3 Partitions, Violations =    6
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   88  Alloctr   89  Proc 6755 

End DR iteration 1 with 3 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   17  Alloctr   18  Proc 6755 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   17  Alloctr   18  Proc 6755 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1603 micron
Total Number of Contacts =             331
Total Number of Wires =                466
Total Number of PtConns =              7
Total Number of Routed Wires =       466
Total Routed Wire Length =           1601 micron
Total Number of Routed Contacts =       331
        Layer          M1 :        444 micron
        Layer          M2 :       1043 micron
        Layer          M3 :          2 micron
        Layer          M4 :         60 micron
        Layer          M5 :         52 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :          7
        Via        VIA34C :          1
        Via   VIA34C(rot) :          6
        Via        VIA23C :          6
        Via   VIA12C(rot) :        292
        Via   VIA12B(rot) :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 331 vias)
 
    Layer VIA1       =  0.00% (0      / 311     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (311     vias)
    Layer VIA2       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA3       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
 
  Total double via conversion rate    =  0.00% (0 / 331 vias)
 
    Layer VIA1       =  0.00% (0      / 311     vias)
    Layer VIA2       =  0.00% (0      / 6       vias)
    Layer VIA3       =  0.00% (0      / 7       vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 331 vias)
 
    Layer VIA1       =  0.00% (0      / 311     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (311     vias)
    Layer VIA2       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA3       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
 

Total number of nets = 662
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-05-07 13:47:17 / Session:  00:00:50 / Command:  00:00:06 / CPU:  00:00:05 / Memory: 1577 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2024-05-07 13:47:17 / Session:  00:00:50 / Command:  00:00:06 / CPU:  00:00:05 / Memory: 1577 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-05-07 13:47:17 / Session:  00:00:50 / Command:  00:00:06 / CPU:  00:00:05 / Memory: 1577 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 662 nets, 0 global routed, 6 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530850 ohm/um, via_r = 0.872657 ohm/cut, c = 0.085197 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.095763 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 660, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 660, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    30 s (  0.01 hr )  ELAPSE:    51 s (  0.01 hr )  MEM-PEAK:  1577 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 800 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
[Non-Incremental Power-Update] SCENE[default_late] PROP[late] InstanceSize[564]
Info: update em.

Clock-opt timing update complete          CPU:    30 s (  0.01 hr )  ELAPSE:    51 s (  0.01 hr )  MEM-PEAK:  1577 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.1480     9.9830    150
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.1480     9.9830    150        0     0.0000        0 4707258.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.1480     9.9830    150        0     0.0000        0 4707258.50      8627.10        564          6         53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.1480     9.9830    150        0        0 4707258.50      8627.10        564
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:    30 s (  0.01 hr )  ELAPSE:    51 s (  0.01 hr )  MEM-PEAK:  1577 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xd3e13320): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa816d5f0): 324
Total 0.0000 seconds to load 564 cell instances into cellmap
Moveable cells: 559; Application fixed cells: 5; Macro cells: 0; User fixed cells: 0
0 out of 654 data nets is detail routed, 6 out of 6 clock nets are detail routed and total 660 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.3112, cell height 2.8800, cell area 15.2963 for total 564 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Activity for scenario default was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 4 Iter  1          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577

CCL: Total Usage Adjustment : 1
INFO: Derive row count 13 from GR congestion map (53/4)
INFO: Derive col count 13 from GR congestion map (54/4)
Convert timing mode ...
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      9.88         -       8627.10  4707258.50         564              0.01      1577
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      9.88         -       8633.55  4675715.50         566              0.01      1577
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      9.88         -       8633.55  4675715.50         566              0.01      1577
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00477434 cumPct:    94.82 estdown: 0.00026100 cumUp:    4 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.00501962 cumPct:    99.69 estdown: 0.00001572 cumUp:   13 numDown:    9 status= valid
Knee-Processing :  cumEst: 0.00503281 cumPct:    99.95 estdown: 0.00000253 cumUp:   20 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00503534 cumPct:   100.00 estdown: 0.00000000 cumUp:  408 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.03907815 cumPct:    99.34 estdown: 0.00026100 cumUp:    4 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.03932343 cumPct:    99.96 estdown: 0.00001572 cumUp:   13 numDown:    9 status= valid
Knee-Processing :  cumEst: 0.03933662 cumPct:    99.99 estdown: 0.00000253 cumUp:   20 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.03933915 cumPct:   100.00 estdown: 0.00000000 cumUp:  408 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      9.88         -       8633.55  4675715.50         566              0.01      1577
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00477434 cumPct:    94.82 estdown: 0.00026100 cumUp:    4 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.00501962 cumPct:    99.69 estdown: 0.00001572 cumUp:   13 numDown:    9 status= valid
Knee-Processing :  cumEst: 0.00503281 cumPct:    99.95 estdown: 0.00000253 cumUp:   20 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00503534 cumPct:   100.00 estdown: 0.00000000 cumUp:  408 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      9.88         -       8638.16  4678157.00         566              0.01      1577
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      9.88         -       8638.16  4678157.00         566              0.01      1577
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      9.88         -       8638.16  4678157.00         566              0.01      1577

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      9.97         -       8638.16  4678157.00         566              0.01      1577
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      9.97         -       8638.16  4678157.00         566              0.01      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      9.97         -       8638.16  4678157.00         566              0.01      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      9.97         -       8638.16  4678157.00         566              0.01      1577
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.300000

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -      11134.77  4764608.50         761              0.01      1577
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa2eed398): 121
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa2eed398): 121
Total 0.0100 seconds to load 761 cell instances into cellmap
Moveable cells: 756; Application fixed cells: 5; Macro cells: 0; User fixed cells: 0
0 out of 856 data nets is detail routed, 6 out of 6 clock nets are detail routed and total 862 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0805, cell height 2.8800, cell area 14.6318 for total 761 placed and application fixed cells
Information: Current block utilization is '0.79000', effective utilization is '0.79003'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Snapped 756 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6755 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell U48 is placed overlapping with other cells at {{32.080 41.040} {36.560 43.920}}. (ZRT-763)
Warning: Cell wb_dat_o_reg_7_ is placed overlapping with other cells at {{115.600 46.800} {124.240 49.680}}. (ZRT-763)
Warning: Cell byte_controller/bit_controller/cnt_reg_5_ is placed overlapping with other cells at {{29.200 92.880} {41.040 95.760}}. (ZRT-763)
Warning: Cell byte_controller/U15 is placed overlapping with other cells at {{78.160 78.480} {83.280 81.360}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Read DB] Total (MB): Used   25  Alloctr   25  Proc 6755 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   27  Proc 6755 
Net statistics:
Total number of nets     = 859
Number of nets to route  = 851
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 6
8 nets are fully connected,
 of which 8 are detail routed and 0 are global routed.
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 851, Total Half Perimeter Wire Length (HPWL) 16768 microns
HPWL   0 ~   50 microns: Net Count      793     Total HPWL        11382 microns
HPWL  50 ~  100 microns: Net Count       45     Total HPWL         3397 microns
HPWL 100 ~  200 microns: Net Count       11     Total HPWL         1450 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          229 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          309 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   27  Alloctr   27  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  4.90     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   27  Alloctr   28  Proc 6755 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   27  Alloctr   28  Proc 6755 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   28  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  131  Alloctr  132  Proc 6755 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  132  Proc 6755 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     6 Max = 2 GRCs =     9 (0.16%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. V routing: Dmd-Cap  =     6 Max = 2 (GRCs =  2) GRCs =     8 (0.28%)
Initial. Both Dirs: Overflow =   123 Max = 6 GRCs =   205 (3.58%)
Initial. H routing: Overflow =    42 Max = 3 (GRCs =  1) GRCs =   136 (4.75%)
Initial. V routing: Overflow =    80 Max = 6 (GRCs =  1) GRCs =    69 (2.41%)
Initial. M1         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.38%)
Initial. M2         Overflow =    80 Max = 6 (GRCs =  1) GRCs =    69 (2.41%)
Initial. M3         Overflow =    31 Max = 3 (GRCs =  1) GRCs =   125 (4.37%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 16903.50
Initial. Layer M1 wire length = 248.68
Initial. Layer M2 wire length = 6471.77
Initial. Layer M3 wire length = 7634.30
Initial. Layer M4 wire length = 1485.83
Initial. Layer M5 wire length = 1055.52
Initial. Layer M6 wire length = 2.80
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 4.60
Initial. Total Number of Contacts = 5023
Initial. Via VIA12C count = 2538
Initial. Via VIA23C count = 2154
Initial. Via VIA34C count = 235
Initial. Via VIA45C count = 92
Initial. Via VIA56C count = 1
Initial. Via VIA67C count = 1
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 1
Initial. completed.

Start GR phase 1
Tue May  7 13:47:21 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  133  Proc 6755 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     1 Max = 2 GRCs =     1 (0.02%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.03%)
phase1. Both Dirs: Overflow =    49 Max = 5 GRCs =    43 (0.75%)
phase1. H routing: Overflow =    11 Max = 1 (GRCs = 12) GRCs =    12 (0.42%)
phase1. V routing: Overflow =    37 Max = 5 (GRCs =  1) GRCs =    31 (1.08%)
phase1. M1         Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
phase1. M2         Overflow =    37 Max = 5 (GRCs =  1) GRCs =    31 (1.08%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.10%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 17265.78
phase1. Layer M1 wire length = 315.68
phase1. Layer M2 wire length = 6556.18
phase1. Layer M3 wire length = 7218.36
phase1. Layer M4 wire length = 1775.09
phase1. Layer M5 wire length = 1387.60
phase1. Layer M6 wire length = 8.28
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 4.60
phase1. Total Number of Contacts = 5179
phase1. Via VIA12C count = 2564
phase1. Via VIA23C count = 2122
phase1. Via VIA34C count = 326
phase1. Via VIA45C count = 161
phase1. Via VIA56C count = 3
phase1. Via VIA67C count = 1
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 1
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  107  Alloctr  107  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  132  Proc 6755 

Congestion utilization per direction:
Average vertical track utilization   = 12.96 %
Peak    vertical track utilization   = 133.33 %
Average horizontal track utilization = 12.50 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  106  Alloctr  106  Proc    0 
[End of Global Routing] Total (MB): Used  131  Alloctr  132  Proc 6755 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -17  Alloctr  -17  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6755 
Using per-layer congestion maps for congestion reduction.
Information: 24.35% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.93% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 9.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.790 to 0.793. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
ORB: Nominal = 0.0448508  Design MT = inf  Target = 0.3222042 (7.184 nominal)  MaxRC = 0.135898
ORB: Fast Target = 0.102543 ( 2.286 nominal )
ORB: stageDelay=0.11706, stageLength=10175687
nplLib: default vr hor dist = 2035
nplLib: default vr ver dist = 2035
nplLib: default vr buf size = 5
nplLib: default vr buf size = 3

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

****** eLpp estimated wire length 
6.50221% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 1.17027e+07
Total net wire length: 1.79981e+08
****** eLpp weights (with caps)
Number of nets: 857, of which 851 non-clock nets
Number of nets with 0 toggle rate: 232
Max toggle rate = 1, average toggle rate = 0.0204431
Max non-clock toggle rate = 0.153102
eLpp weight range = (0, 8.85091)
*** 10 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 857
Amt power = 0.1
Non-default weight range: (0.9, 7.13509)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=default
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.55586e+08
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 603 out of 761 cells, ratio = 0.792378
Total displacement = 3211.821289(um)
Max displacement = 23.846001(um), U126 (45.200001, 32.400002, 6) => (31.899599, 19.934401, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      1.55(um)
  0 ~  20% cells displacement <=      2.11(um)
  0 ~  30% cells displacement <=      2.65(um)
  0 ~  40% cells displacement <=      3.34(um)
  0 ~  50% cells displacement <=      4.20(um)
  0 ~  60% cells displacement <=      5.39(um)
  0 ~  70% cells displacement <=      6.33(um)
  0 ~  80% cells displacement <=      8.09(um)
  0 ~  90% cells displacement <=     10.62(um)
  0 ~ 100% cells displacement <=     23.85(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 859 nets, 0 global routed, 6 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530527 ohm/um, via_r = 0.872616 ohm/cut, c = 0.086314 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.097496 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 857, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 857, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         -      11134.77  4764608.50         761              0.02      1577
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         -      11134.77  4764608.50         761              0.02      1577
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa7d54750): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xaf20a120): 324
Total 0.0100 seconds to load 761 cell instances into cellmap, 603 cells are off site row
Moveable cells: 756; Application fixed cells: 5; Macro cells: 0; User fixed cells: 0
0 out of 856 data nets is detail routed, 6 out of 6 clock nets are detail routed and total 862 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0805, cell height 2.8800, cell area 14.6318 for total 761 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         -      11134.77  4764608.50         761              0.02      1577
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         -      11134.77  4764608.50         761              0.02      1577
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa26dbc88): 121
INFO: creating 11(r) x 11(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa26dbc88): 121
Total 0.0000 seconds to load 761 cell instances into cellmap, 603 cells are off site row
Moveable cells: 756; Application fixed cells: 5; Macro cells: 0; User fixed cells: 0
0 out of 856 data nets is detail routed, 6 out of 6 clock nets are detail routed and total 862 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0805, cell height 2.8800, cell area 14.6318 for total 761 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 157 total shapes.
Layer M2: cached 0 shapes out of 340 total shapes.
Cached 504 vias out of 2223 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       14094          761        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    761
number of references:                45
number of site rows:                 41
number of locations attempted:    16996
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         756 (12021 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.645 um ( 0.22 row height)
rms weighted cell displacement:   0.645 um ( 0.22 row height)
max cell displacement:            3.236 um ( 1.12 row height)
avg cell displacement:            0.409 um ( 0.14 row height)
avg weighted cell displacement:   0.409 um ( 0.14 row height)
number of cells moved:              616
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U120 (INVX0)
  Input location: (39.3044,47.4823)
  Legal location: (41.68,49.68)
  Displacement:   3.236 um ( 1.12 row height)
Cell: byte_controller/copt_h_inst_912 (DELLN1X2)
  Input location: (132.237,52.56)
  Legal location: (132.24,55.44)
  Displacement:   2.880 um ( 1.00 row height)
Cell: byte_controller/bit_controller/U67 (AO22X1)
  Input location: (133.198,124.064)
  Legal location: (133.2,121.68)
  Displacement:   2.384 um ( 0.83 row height)
Cell: byte_controller/bit_controller/copt_h_inst_924 (NBUFFX2)
  Input location: (124.7,68.5458)
  Legal location: (122.96,66.96)
  Displacement:   2.354 um ( 0.82 row height)
Cell: byte_controller/bit_controller/U118 (AND2X1)
  Input location: (18.9454,114.544)
  Legal location: (20.56,113.04)
  Displacement:   2.207 um ( 0.77 row height)
Cell: byte_controller/bit_controller/U127 (OR3X1)
  Input location: (62.6108,113.004)
  Legal location: (64.72,113.04)
  Displacement:   2.110 um ( 0.73 row height)
Cell: byte_controller/bit_controller/copt_h_inst_879 (DELLN1X2)
  Input location: (27.1806,80.5595)
  Legal location: (27.28,78.48)
  Displacement:   2.082 um ( 0.72 row height)
Cell: U106 (NOR3X0)
  Input location: (86.213,19.3882)
  Legal location: (84.88,18)
  Displacement:   1.925 um ( 0.67 row height)
Cell: byte_controller/bit_controller/copt_h_inst_752 (DELLN1X2)
  Input location: (62.3313,108.461)
  Legal location: (61.84,110.16)
  Displacement:   1.768 um ( 0.61 row height)
Cell: byte_controller/bit_controller/sub_228/U26 (AO21X1)
  Input location: (48.09,94.6088)
  Legal location: (48.4,92.88)
  Displacement:   1.756 um ( 0.61 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 616 out of 761 cells, ratio = 0.809461
Total displacement = 497.138702(um)
Max displacement = 4.573300(um), U120 (41.224400, 47.482300, 6) => (43.599998, 49.680000, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.29(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.54(um)
  0 ~  50% cells displacement <=      0.70(um)
  0 ~  60% cells displacement <=      0.88(um)
  0 ~  70% cells displacement <=      1.07(um)
  0 ~  80% cells displacement <=      1.31(um)
  0 ~  90% cells displacement <=      1.52(um)
  0 ~ 100% cells displacement <=      4.57(um)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 859 nets, 0 global routed, 6 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530527 ohm/um, via_r = 0.872616 ohm/cut, c = 0.086559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.097981 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 857, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 857, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa7d83710): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xb15dad80): 324
Total 0.0000 seconds to load 761 cell instances into cellmap
Moveable cells: 756; Application fixed cells: 5; Macro cells: 0; User fixed cells: 0
0 out of 856 data nets is detail routed, 6 out of 6 clock nets are detail routed and total 862 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0805, cell height 2.8800, cell area 14.6318 for total 761 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -      11134.77  4764608.50         761              0.02      1577

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.0800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.0800
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.0800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -      11134.77  4764608.50         761              0.02      1577
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6755 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Read DB] Total (MB): Used   25  Alloctr   26  Proc 6755 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   27  Alloctr   27  Proc 6755 
Net statistics:
Total number of nets     = 859
Number of nets to route  = 856
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 6
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 856, Total Half Perimeter Wire Length (HPWL) 18542 microns
HPWL   0 ~   50 microns: Net Count      786     Total HPWL        11956 microns
HPWL  50 ~  100 microns: Net Count       48     Total HPWL         3503 microns
HPWL 100 ~  200 microns: Net Count       20     Total HPWL         2536 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          238 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          309 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   27  Alloctr   28  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  4.05     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   28  Alloctr   29  Proc 6755 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   28  Alloctr   29  Proc 6755 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   28  Alloctr   29  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  204  Alloctr  205  Proc 6755 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     5 (0.09%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.17%)
Initial. Both Dirs: Overflow =    97 Max = 3 GRCs =   175 (3.06%)
Initial. H routing: Overflow =    42 Max = 2 (GRCs = 11) GRCs =   115 (4.02%)
Initial. V routing: Overflow =    54 Max = 3 (GRCs =  7) GRCs =    60 (2.10%)
Initial. M1         Overflow =    16 Max = 1 (GRCs = 18) GRCs =    18 (0.63%)
Initial. M2         Overflow =    54 Max = 3 (GRCs =  7) GRCs =    60 (2.10%)
Initial. M3         Overflow =    26 Max = 2 (GRCs = 11) GRCs =    97 (3.39%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 18273.95
Initial. Layer M1 wire length = 232.21
Initial. Layer M2 wire length = 7172.45
Initial. Layer M3 wire length = 8277.94
Initial. Layer M4 wire length = 1431.57
Initial. Layer M5 wire length = 1152.37
Initial. Layer M6 wire length = 2.80
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 4.60
Initial. Total Number of Contacts = 5149
Initial. Via VIA12C count = 2577
Initial. Via VIA23C count = 2277
Initial. Via VIA34C count = 208
Initial. Via VIA45C count = 83
Initial. Via VIA56C count = 1
Initial. Via VIA67C count = 1
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 1
Initial. completed.

Start GR phase 1
Tue May  7 13:47:22 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     6 Max = 3 GRCs =     5 (0.09%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     6 Max = 3 (GRCs =  1) GRCs =     5 (0.17%)
phase1. Both Dirs: Overflow =    61 Max = 5 GRCs =    82 (1.43%)
phase1. H routing: Overflow =    10 Max = 2 (GRCs =  1) GRCs =    35 (1.22%)
phase1. V routing: Overflow =    50 Max = 5 (GRCs =  1) GRCs =    47 (1.64%)
phase1. M1         Overflow =     8 Max = 1 (GRCs = 10) GRCs =    10 (0.35%)
phase1. M2         Overflow =    50 Max = 5 (GRCs =  1) GRCs =    47 (1.64%)
phase1. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =    25 (0.87%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 18548.63
phase1. Layer M1 wire length = 223.73
phase1. Layer M2 wire length = 7165.63
phase1. Layer M3 wire length = 8135.11
phase1. Layer M4 wire length = 1711.95
phase1. Layer M5 wire length = 1304.80
phase1. Layer M6 wire length = 2.80
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 4.60
phase1. Total Number of Contacts = 5248
phase1. Via VIA12C count = 2581
phase1. Via VIA23C count = 2283
phase1. Via VIA34C count = 270
phase1. Via VIA45C count = 110
phase1. Via VIA56C count = 1
phase1. Via VIA67C count = 1
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 1
phase1. completed.

Start GR phase 2
Tue May  7 13:47:22 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    19 Max = 2 GRCs =    24 (0.42%)
phase2. H routing: Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
phase2. V routing: Overflow =    12 Max = 2 (GRCs =  2) GRCs =    15 (0.52%)
phase2. M1         Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
phase2. M2         Overflow =    12 Max = 2 (GRCs =  2) GRCs =    15 (0.52%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 18636.28
phase2. Layer M1 wire length = 223.48
phase2. Layer M2 wire length = 7132.33
phase2. Layer M3 wire length = 8017.53
phase2. Layer M4 wire length = 1796.20
phase2. Layer M5 wire length = 1427.38
phase2. Layer M6 wire length = 34.76
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 4.60
phase2. Total Number of Contacts = 5310
phase2. Via VIA12C count = 2583
phase2. Via VIA23C count = 2290
phase2. Via VIA34C count = 303
phase2. Via VIA45C count = 128
phase2. Via VIA56C count = 3
phase2. Via VIA67C count = 1
phase2. Via VIA78C count = 1
phase2. Via VIA89C count = 1
phase2. completed.

Start GR phase 3
Tue May  7 13:47:22 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    19 Max = 2 GRCs =    23 (0.40%)
phase3. H routing: Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
phase3. V routing: Overflow =    11 Max = 2 (GRCs =  2) GRCs =    14 (0.49%)
phase3. M1         Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
phase3. M2         Overflow =    11 Max = 2 (GRCs =  2) GRCs =    14 (0.49%)
phase3. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 18633.18
phase3. Layer M1 wire length = 223.48
phase3. Layer M2 wire length = 7140.18
phase3. Layer M3 wire length = 8014.78
phase3. Layer M4 wire length = 1788.00
phase3. Layer M5 wire length = 1427.38
phase3. Layer M6 wire length = 34.76
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 4.60
phase3. Total Number of Contacts = 5310
phase3. Via VIA12C count = 2583
phase3. Via VIA23C count = 2292
phase3. Via VIA34C count = 301
phase3. Via VIA45C count = 128
phase3. Via VIA56C count = 3
phase3. Via VIA67C count = 1
phase3. Via VIA78C count = 1
phase3. Via VIA89C count = 1
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 

Congestion utilization per direction:
Average vertical track utilization   = 13.64 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 13.88 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -17  Alloctr  -18  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6755 
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 859 nets, 855 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 857, routed nets = 857, across physical hierarchy nets = 0, parasitics cached nets = 857, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0080     0.0242      8
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0080     0.0242      8        0     0.0000        0 4764608.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0080     0.0242      8        0     0.0000        0 4764608.50     11134.77        761        201         53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0080     0.0242      8        0        0 4764608.50     11134.77        761

Clock-opt Global-routing complete         CPU:    35 s (  0.01 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:  1577 MB

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  4.05     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.02         0      11134.77  4764608.50         761              0.02      1577

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530726 ohm/um, via_r = 0.872780 ohm/cut, c = 0.086560 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.097991 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells

register reference list:
   saed90nm_max_lth/AODFFARX1
   saed90nm_max_lth/AODFFARX2
   saed90nm_max_lth/AODFFNARX1
   saed90nm_max_lth/AODFFNARX2
   saed90nm_max_lth/DFFARX1
   saed90nm_max_lth/DFFARX2
   saed90nm_max_lth/DFFASRX1
   saed90nm_max_lth/DFFASRX2
   saed90nm_max_lth/DFFASX1
   saed90nm_max_lth/DFFASX2
   saed90nm_max_lth/DFFNARX1
   saed90nm_max_lth/DFFNARX2
   saed90nm_max_lth/DFFNASRNX1
   saed90nm_max_lth/DFFNASRNX2
   saed90nm_max_lth/DFFNASRQX1
   saed90nm_max_lth/DFFNASRQX2
   saed90nm_max_lth/DFFNASRX1
   saed90nm_max_lth/DFFNASRX2
   saed90nm_max_lth/DFFNASX1
   saed90nm_max_lth/DFFNASX2
   saed90nm_max_lth/DFFNX1
   saed90nm_max_lth/DFFNX2
   saed90nm_max_lth/DFFSSRX1
   saed90nm_max_lth/DFFSSRX2
   saed90nm_max_lth/DFFX1
   saed90nm_max_lth/DFFX2
   saed90nm_max_lth/LARX1
   saed90nm_max_lth/LARX2
   saed90nm_max_lth/LASRNX1
   saed90nm_max_lth/LASRNX2
   saed90nm_max_lth/LASRQX1
   saed90nm_max_lth/LASRQX2
   saed90nm_max_lth/LASRX1
   saed90nm_max_lth/LASRX2
   saed90nm_max_lth/LASX1
   saed90nm_max_lth/LASX2
   saed90nm_max_lth/LATCHX1
   saed90nm_max_lth/LATCHX2
   saed90nm_max_lth/LNANDX1
   saed90nm_max_lth/LNANDX2
   saed90nm_max_lth/SDFFARX1
   saed90nm_max_lth/SDFFARX2
   saed90nm_max_lth/SDFFASRSX1
   saed90nm_max_lth/SDFFASRSX2
   saed90nm_max_lth/SDFFASRX1
   saed90nm_max_lth/SDFFASRX2
   saed90nm_max_lth/SDFFASX1
   saed90nm_max_lth/SDFFASX2
   saed90nm_max_lth/SDFFNARX1
   saed90nm_max_lth/SDFFNARX2
   saed90nm_max_lth/SDFFNASRX1
   saed90nm_max_lth/SDFFNASRX2
   saed90nm_max_lth/SDFFNASX1
   saed90nm_max_lth/SDFFNASX2
   saed90nm_max_lth/SDFFNX1
   saed90nm_max_lth/SDFFNX2
   saed90nm_max_lth/SDFFX1
   saed90nm_max_lth/SDFFX2

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.005851, elapsed 0.005851, speed up 1.000000.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 14, DR 473), data (VR 4, GR 3879, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 778 total shapes.
Layer M2: cached 0 shapes out of 2015 total shapes.
Cached 504 vias out of 7535 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Total power = 0.433039, Leakage = 0.004760, Internal = 0.135787, Switching = 0.292492

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.424165, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.008040, TNHS = -0.024219, NHVP = 8

    Scenario default  WNS = 0.424165, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.008040, TNHS = -0.024219, NHVP = 8
    Scenario default
       Path Group wb_clk_i  WNS = 0.424165, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group wb_clk_i  WNHS = -0.008040, TNHS = -0.024219, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.424, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.008, TNHS = -0.024, NHVP = 8, UNWEIGHTED_TNHS = -0.024, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9993

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.424165, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.008040, TNHS = -0.024219, NHVP = 8

    Scenario default  WNS = 0.424165, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.008040, TNHS = -0.024219, NHVP = 8
    Scenario default
       Path Group wb_clk_i  WNS = 0.424165, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group wb_clk_i  WNHS = -0.008040, TNHS = -0.024219, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.424, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.008, TNHS = -0.024, NHVP = 8, UNWEIGHTED_TNHS = -0.024, R2R(wns=nan, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0029

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.424165, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.008040, TNHS = -0.024219, NHVP = 8

    Scenario default  WNS = 0.424165, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.008040, TNHS = -0.024219, NHVP = 8
    Scenario default
       Path Group wb_clk_i  WNS = 0.424165, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group wb_clk_i  WNHS = -0.008040, TNHS = -0.024219, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.424, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.008, TNHS = -0.024, NHVP = 8, UNWEIGHTED_TNHS = -0.024, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.066035, elapsed 0.066039, speed up 0.999939.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.02         0      11120.03  4759613.50         760              0.02      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.02         0      11159.65  4767771.50         760              0.02      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.299000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.02         0      11159.65  4767771.50         762              0.02      1577
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells

register reference list:
   saed90nm_max_lth/AODFFARX1
   saed90nm_max_lth/AODFFARX2
   saed90nm_max_lth/AODFFNARX1
   saed90nm_max_lth/AODFFNARX2
   saed90nm_max_lth/DFFARX1
   saed90nm_max_lth/DFFARX2
   saed90nm_max_lth/DFFASRX1
   saed90nm_max_lth/DFFASRX2
   saed90nm_max_lth/DFFASX1
   saed90nm_max_lth/DFFASX2
   saed90nm_max_lth/DFFNARX1
   saed90nm_max_lth/DFFNARX2
   saed90nm_max_lth/DFFNASRNX1
   saed90nm_max_lth/DFFNASRNX2
   saed90nm_max_lth/DFFNASRQX1
   saed90nm_max_lth/DFFNASRQX2
   saed90nm_max_lth/DFFNASRX1
   saed90nm_max_lth/DFFNASRX2
   saed90nm_max_lth/DFFNASX1
   saed90nm_max_lth/DFFNASX2
   saed90nm_max_lth/DFFNX1
   saed90nm_max_lth/DFFNX2
   saed90nm_max_lth/DFFSSRX1
   saed90nm_max_lth/DFFSSRX2
   saed90nm_max_lth/DFFX1
   saed90nm_max_lth/DFFX2
   saed90nm_max_lth/LARX1
   saed90nm_max_lth/LARX2
   saed90nm_max_lth/LASRNX1
   saed90nm_max_lth/LASRNX2
   saed90nm_max_lth/LASRQX1
   saed90nm_max_lth/LASRQX2
   saed90nm_max_lth/LASRX1
   saed90nm_max_lth/LASRX2
   saed90nm_max_lth/LASX1
   saed90nm_max_lth/LASX2
   saed90nm_max_lth/LATCHX1
   saed90nm_max_lth/LATCHX2
   saed90nm_max_lth/LNANDX1
   saed90nm_max_lth/LNANDX2
   saed90nm_max_lth/SDFFARX1
   saed90nm_max_lth/SDFFARX2
   saed90nm_max_lth/SDFFASRSX1
   saed90nm_max_lth/SDFFASRSX2
   saed90nm_max_lth/SDFFASRX1
   saed90nm_max_lth/SDFFASRX2
   saed90nm_max_lth/SDFFASX1
   saed90nm_max_lth/SDFFASX2
   saed90nm_max_lth/SDFFNARX1
   saed90nm_max_lth/SDFFNARX2
   saed90nm_max_lth/SDFFNASRX1
   saed90nm_max_lth/SDFFNASRX2
   saed90nm_max_lth/SDFFNASX1
   saed90nm_max_lth/SDFFNASX2
   saed90nm_max_lth/SDFFNX1
   saed90nm_max_lth/SDFFNX2
   saed90nm_max_lth/SDFFX1
   saed90nm_max_lth/SDFFX2

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 1 engines
    Engine NONE_POWER has 1 objectives, 0 enabled moves, iterationLimit = 4, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 100, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
        Moves enabled: 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.006106, elapsed 0.006107, speed up 0.999836.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 14, DR 473), data (VR 3, GR 3890, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Total power = 0.433080, Leakage = 0.004768, Internal = 0.135816, Switching = 0.292496

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.424165, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.000001, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.424165, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.000001, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group wb_clk_i  WNS = 0.424165, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group wb_clk_i  WNHS = 0.000001, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.424, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.000, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.424165, unweighted tns = 0.000000
          isHold: wns = 0.000001, unweighted tns = 0.000000

Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Timer-derived activity data is cached on scenario default (POW-052)
1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          1
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9997
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Filter CPU time                 = 00h:00m:00s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     1.0001
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.0000
        # The rest of flow speed up       =     1.0001

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.424188, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.000020, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.424188, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.000020, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group wb_clk_i  WNS = 0.424188, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group wb_clk_i  WNHS = 0.000020, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.424, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.000, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.099985, elapsed 0.099986, speed up 0.999990.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.02         0      11161.50  4775635.50         762              0.02      1577
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.02         0      11161.50  4775635.50         762              0.02      1577
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.08136820 cumPct:    96.50 estdown: 0.00294974 cumUp:   53 numDown:  155 status= valid
Knee-Processing :  cumEst: 0.08339106 cumPct:    98.90 estdown: 0.00092688 cumUp:  120 numDown:   88 status= valid
Knee-Processing :  cumEst: 0.08431794 cumPct:   100.00 estdown: 0.00000000 cumUp:  604 numDown:    0 status= valid
Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.02         0      11061.96  4584850.50         762              0.02      1577
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00740086 cumPct:    96.02 estdown: 0.00030652 cumUp:   14 numDown:   83 status= valid
Knee-Processing :  cumEst: 0.00768278 cumPct:    99.68 estdown: 0.00002461 cumUp:   83 numDown:   14 status= valid
Knee-Processing :  cumEst: 0.00770738 cumPct:   100.00 estdown: 0.00000000 cumUp:  561 numDown:    0 status= valid

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.02         0      11117.26  4580269.50         743              0.02      1577
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.270000


Clock-opt route preserve complete         CPU:    39 s (  0.01 hr )  ELAPSE:    60 s (  0.02 hr )  MEM-PEAK:  1577 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 886 total shapes.
Layer M2: cached 0 shapes out of 2048 total shapes.
Cached 504 vias out of 7601 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 46 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       14094          742        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    742
number of references:                46
number of site rows:                 41
number of locations attempted:    18090
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         737 (11986 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.270 um ( 0.09 row height)
rms weighted cell displacement:   0.270 um ( 0.09 row height)
max cell displacement:            3.036 um ( 1.05 row height)
avg cell displacement:            0.054 um ( 0.02 row height)
avg weighted cell displacement:   0.054 um ( 0.02 row height)
number of cells moved:               46
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: byte_controller/U50 (AO221X1)
  Input location: (124.88,66.96)
  Legal location: (125.84,64.08)
  Displacement:   3.036 um ( 1.05 row height)
Cell: byte_controller/bit_controller/copt_gre_h_inst_938 (NBUFFX2)
  Input location: (33.36,78.48)
  Legal location: (32.4,81.36)
  Displacement:   3.036 um ( 1.05 row height)
Cell: copt_h_inst_851 (DELLN1X2)
  Input location: (72.4,55.44)
  Legal location: (74.96,55.44)
  Displacement:   2.560 um ( 0.89 row height)
Cell: byte_controller/copt_h_inst_826 (DELLN1X2)
  Input location: (77.84,107.28)
  Legal location: (80.08,107.28)
  Displacement:   2.240 um ( 0.78 row height)
Cell: byte_controller/U14 (NOR2X0)
  Input location: (74.32,75.6)
  Legal location: (72.4,75.6)
  Displacement:   1.920 um ( 0.67 row height)
Cell: byte_controller/U72 (NAND4X0)
  Input location: (76.24,75.6)
  Legal location: (74.32,75.6)
  Displacement:   1.920 um ( 0.67 row height)
Cell: byte_controller/bit_controller/sub_228/U10 (INVX0)
  Input location: (33.68,75.6)
  Legal location: (35.28,75.6)
  Displacement:   1.600 um ( 0.56 row height)
Cell: copt_h_inst_812 (DELLN1X2)
  Input location: (73.04,61.2)
  Legal location: (74.64,61.2)
  Displacement:   1.600 um ( 0.56 row height)
Cell: byte_controller/bit_controller/copt_h_inst_925 (NBUFFX4)
  Input location: (128.08,78.48)
  Legal location: (126.48,78.48)
  Displacement:   1.600 um ( 0.56 row height)
Cell: byte_controller/bit_controller/sub_228/U43 (INVX0)
  Input location: (26.32,66.96)
  Legal location: (27.6,66.96)
  Displacement:   1.280 um ( 0.44 row height)

Legalization succeeded.
Total Legalizer CPU: 0.266
Total Legalizer Wall Time: 0.267
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    40 s (  0.01 hr )  ELAPSE:    60 s (  0.02 hr )  MEM-PEAK:  1577 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =   540 

No. doRoutes           =     1 
No. doUnroutes         =     1 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     1 
No. undoUnroutes       =     1 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6755 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Read DB] Total (MB): Used   25  Alloctr   26  Proc 6755 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   27  Alloctr   28  Proc 6755 
Net statistics:
Total number of nets     = 840
Number of nets to route  = 837
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 6
796 nets are fully connected,
 of which 3 are detail routed and 789 are global routed.
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 132, Total Half Perimeter Wire Length (HPWL) 4178 microns
HPWL   0 ~   50 microns: Net Count      105     Total HPWL         1725 microns
HPWL  50 ~  100 microns: Net Count       18     Total HPWL         1294 microns
HPWL 100 ~  200 microns: Net Count        9     Total HPWL         1159 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   28  Alloctr   28  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  4.09     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   28  Alloctr   29  Proc 6755 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   28  Alloctr   29  Proc 6755 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   28  Alloctr   29  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  204  Alloctr  205  Proc 6755 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.02%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. Both Dirs: Overflow =    26 Max = 4 GRCs =    28 (0.49%)
Initial. H routing: Overflow =    10 Max = 1 (GRCs = 12) GRCs =    12 (0.42%)
Initial. V routing: Overflow =    15 Max = 4 (GRCs =  1) GRCs =    16 (0.56%)
Initial. M1         Overflow =     8 Max = 1 (GRCs = 10) GRCs =    10 (0.35%)
Initial. M2         Overflow =    15 Max = 4 (GRCs =  1) GRCs =    16 (0.56%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 18708.50
Initial. Layer M1 wire length = 224.78
Initial. Layer M2 wire length = 7187.09
Initial. Layer M3 wire length = 8065.29
Initial. Layer M4 wire length = 1777.48
Initial. Layer M5 wire length = 1414.34
Initial. Layer M6 wire length = 34.76
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 4.76
Initial. Total Number of Contacts = 5301
Initial. Via VIA12C count = 2561
Initial. Via VIA23C count = 2304
Initial. Via VIA34C count = 302
Initial. Via VIA45C count = 128
Initial. Via VIA56C count = 3
Initial. Via VIA67C count = 1
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 1
Initial. completed.

Start GR phase 1
Tue May  7 13:47:27 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    20 Max = 2 GRCs =    25 (0.44%)
phase1. H routing: Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
phase1. V routing: Overflow =    13 Max = 2 (GRCs =  3) GRCs =    16 (0.56%)
phase1. M1         Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
phase1. M2         Overflow =    13 Max = 2 (GRCs =  3) GRCs =    16 (0.56%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 18713.98
phase1. Layer M1 wire length = 216.64
phase1. Layer M2 wire length = 7182.62
phase1. Layer M3 wire length = 8070.30
phase1. Layer M4 wire length = 1783.02
phase1. Layer M5 wire length = 1421.88
phase1. Layer M6 wire length = 34.76
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 4.76
phase1. Total Number of Contacts = 5306
phase1. Via VIA12C count = 2560
phase1. Via VIA23C count = 2306
phase1. Via VIA34C count = 304
phase1. Via VIA45C count = 130
phase1. Via VIA56C count = 3
phase1. Via VIA67C count = 1
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 1
phase1. completed.

Start GR phase 2
Tue May  7 13:47:27 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    20 Max = 2 GRCs =    25 (0.44%)
phase2. H routing: Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
phase2. V routing: Overflow =    13 Max = 2 (GRCs =  3) GRCs =    16 (0.56%)
phase2. M1         Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
phase2. M2         Overflow =    13 Max = 2 (GRCs =  3) GRCs =    16 (0.56%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 18721.85
phase2. Layer M1 wire length = 216.64
phase2. Layer M2 wire length = 7187.60
phase2. Layer M3 wire length = 8070.30
phase2. Layer M4 wire length = 1785.90
phase2. Layer M5 wire length = 1421.88
phase2. Layer M6 wire length = 34.76
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 4.76
phase2. Total Number of Contacts = 5307
phase2. Via VIA12C count = 2560
phase2. Via VIA23C count = 2305
phase2. Via VIA34C count = 306
phase2. Via VIA45C count = 130
phase2. Via VIA56C count = 3
phase2. Via VIA67C count = 1
phase2. Via VIA78C count = 1
phase2. Via VIA89C count = 1
phase2. completed.

Start GR phase 3
Tue May  7 13:47:27 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    20 Max = 2 GRCs =    25 (0.44%)
phase3. H routing: Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
phase3. V routing: Overflow =    13 Max = 2 (GRCs =  3) GRCs =    16 (0.56%)
phase3. M1         Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
phase3. M2         Overflow =    13 Max = 2 (GRCs =  3) GRCs =    16 (0.56%)
phase3. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 18721.85
phase3. Layer M1 wire length = 216.64
phase3. Layer M2 wire length = 7187.60
phase3. Layer M3 wire length = 8070.30
phase3. Layer M4 wire length = 1785.90
phase3. Layer M5 wire length = 1421.88
phase3. Layer M6 wire length = 34.76
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 4.76
phase3. Total Number of Contacts = 5307
phase3. Via VIA12C count = 2560
phase3. Via VIA23C count = 2305
phase3. Via VIA34C count = 306
phase3. Via VIA45C count = 130
phase3. Via VIA56C count = 3
phase3. Via VIA67C count = 1
phase3. Via VIA78C count = 1
phase3. Via VIA89C count = 1
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 

Congestion utilization per direction:
Average vertical track utilization   = 13.70 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 13.93 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -17  Alloctr  -18  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6755 

Clock-opt Incremental Global-routing complete  CPU:    40 s (  0.01 hr )  ELAPSE:    61 s (  0.02 hr )  MEM-PEAK:  1577 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 840 nets, 833 global routed, 5 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 838, routed nets = 838, across physical hierarchy nets = 0, parasitics cached nets = 838, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa7d83a70): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xa477bdd0): 324
Total 0.0100 seconds to load 742 cell instances into cellmap
Moveable cells: 737; Application fixed cells: 5; Macro cells: 0; User fixed cells: 0
0 out of 832 data nets is detail routed, 6 out of 6 clock nets are detail routed and total 838 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.1955, cell height 2.8800, cell area 14.9630 for total 742 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (180000 180000) (1373600 1360800)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.0800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.0800
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.0800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  4.09     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.530726 ohm/um, via_r = 0.872780 ohm/cut, c = 0.086315 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.879781 ohm/cut, c = 0.097506 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.274000


Clock-opt route preserve complete         CPU:    41 s (  0.01 hr )  ELAPSE:    62 s (  0.02 hr )  MEM-PEAK:  1577 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2024-05-07 13:47:28 / Session:  00:01:01 / Command:  00:00:17 / CPU:  00:00:16 / Memory: 1577 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.02         0      11102.52  4573834.00         742              0.02      1577
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 755 total shapes.
Layer M2: cached 0 shapes out of 1999 total shapes.
Cached 504 vias out of 7525 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 46 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       14094          742        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    742
number of references:                46
number of site rows:                 41
number of locations attempted:    15222
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         737 (11986 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U42 (AND3X1)
  Input location: (68.56,29.52)
  Legal location: (68.56,29.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1)
  Input location: (49.68,26.64)
  Legal location: (49.68,26.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U52 (AND2X1)
  Input location: (88.4,104.4)
  Legal location: (88.4,104.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_741 (AND2X1)
  Input location: (81.36,20.88)
  Legal location: (81.36,20.88)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U37 (AND2X1)
  Input location: (66.64,26.64)
  Legal location: (66.64,26.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U120 (AND2X1)
  Input location: (18,113.04)
  Legal location: (18,113.04)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U118 (AND2X1)
  Input location: (20.56,113.04)
  Legal location: (20.56,113.04)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/U75 (AND2X1)
  Input location: (89.68,87.12)
  Legal location: (89.68,87.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U114 (AND2X1)
  Input location: (94.48,55.44)
  Legal location: (94.48,55.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U108 (AND3X1)
  Input location: (81.36,23.76)
  Legal location: (81.36,23.76)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.259
Total Legalizer Wall Time: 0.259
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    41 s (  0.01 hr )  ELAPSE:    62 s (  0.02 hr )  MEM-PEAK:  1577 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6755 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Read DB] Total (MB): Used   25  Alloctr   26  Proc 6755 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   27  Alloctr   28  Proc 6755 
Net statistics:
Total number of nets     = 840
Number of nets to route  = 837
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 6
840 nets are fully connected,
 of which 3 are detail routed and 833 are global routed.
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   28  Alloctr   28  Proc 6755 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  4.09     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   28  Alloctr   29  Proc 6755 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   28  Alloctr   29  Proc 6755 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   28  Alloctr   29  Proc 6755 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   28  Alloctr   29  Proc 6755 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    20 Max = 2 GRCs =    24 (0.42%)
Initial. H routing: Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.31%)
Initial. V routing: Overflow =    12 Max = 2 (GRCs =  3) GRCs =    15 (0.52%)
Initial. M1         Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
Initial. M2         Overflow =    12 Max = 2 (GRCs =  3) GRCs =    15 (0.52%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 18721.85
Initial. Layer M1 wire length = 216.64
Initial. Layer M2 wire length = 7187.60
Initial. Layer M3 wire length = 8070.30
Initial. Layer M4 wire length = 1785.90
Initial. Layer M5 wire length = 1421.88
Initial. Layer M6 wire length = 34.76
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 4.76
Initial. Total Number of Contacts = 5307
Initial. Via VIA12C count = 2560
Initial. Via VIA23C count = 2305
Initial. Via VIA34C count = 306
Initial. Via VIA45C count = 130
Initial. Via VIA56C count = 3
Initial. Via VIA67C count = 1
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 1
Initial. completed.

Start GR phase 1
Tue May  7 13:47:29 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    19 Max = 2 GRCs =    23 (0.40%)
phase1. H routing: Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
phase1. V routing: Overflow =    12 Max = 2 (GRCs =  3) GRCs =    15 (0.52%)
phase1. M1         Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.24%)
phase1. M2         Overflow =    12 Max = 2 (GRCs =  3) GRCs =    15 (0.52%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 18721.60
phase1. Layer M1 wire length = 215.39
phase1. Layer M2 wire length = 7187.14
phase1. Layer M3 wire length = 8071.77
phase1. Layer M4 wire length = 1785.90
phase1. Layer M5 wire length = 1421.88
phase1. Layer M6 wire length = 34.76
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 4.76
phase1. Total Number of Contacts = 5309
phase1. Via VIA12C count = 2560
phase1. Via VIA23C count = 2307
phase1. Via VIA34C count = 306
phase1. Via VIA45C count = 130
phase1. Via VIA56C count = 3
phase1. Via VIA67C count = 1
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 1
phase1. completed.

Start GR phase 2
Tue May  7 13:47:29 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    19 Max = 2 GRCs =    23 (0.40%)
phase2. H routing: Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
phase2. V routing: Overflow =    12 Max = 2 (GRCs =  3) GRCs =    15 (0.52%)
phase2. M1         Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.24%)
phase2. M2         Overflow =    12 Max = 2 (GRCs =  3) GRCs =    15 (0.52%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 18728.32
phase2. Layer M1 wire length = 215.39
phase2. Layer M2 wire length = 7193.22
phase2. Layer M3 wire length = 8072.41
phase2. Layer M4 wire length = 1785.90
phase2. Layer M5 wire length = 1421.88
phase2. Layer M6 wire length = 34.76
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 4.76
phase2. Total Number of Contacts = 5309
phase2. Via VIA12C count = 2560
phase2. Via VIA23C count = 2307
phase2. Via VIA34C count = 306
phase2. Via VIA45C count = 130
phase2. Via VIA56C count = 3
phase2. Via VIA67C count = 1
phase2. Via VIA78C count = 1
phase2. Via VIA89C count = 1
phase2. completed.

Start GR phase 3
Tue May  7 13:47:29 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    19 Max = 2 GRCs =    23 (0.40%)
phase3. H routing: Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.28%)
phase3. V routing: Overflow =    12 Max = 2 (GRCs =  3) GRCs =    15 (0.52%)
phase3. M1         Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.24%)
phase3. M2         Overflow =    12 Max = 2 (GRCs =  3) GRCs =    15 (0.52%)
phase3. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 18728.32
phase3. Layer M1 wire length = 215.39
phase3. Layer M2 wire length = 7193.22
phase3. Layer M3 wire length = 8072.41
phase3. Layer M4 wire length = 1785.90
phase3. Layer M5 wire length = 1421.88
phase3. Layer M6 wire length = 34.76
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 4.76
phase3. Total Number of Contacts = 5309
phase3. Via VIA12C count = 2560
phase3. Via VIA23C count = 2307
phase3. Via VIA34C count = 306
phase3. Via VIA45C count = 130
phase3. Via VIA56C count = 3
phase3. Via VIA67C count = 1
phase3. Via VIA78C count = 1
phase3. Via VIA89C count = 1
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 

Congestion utilization per direction:
Average vertical track utilization   = 13.71 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 13.93 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  204  Alloctr  205  Proc 6755 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -17  Alloctr  -18  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6755 

Clock-opt Incremental Global-routing complete  CPU:    42 s (  0.01 hr )  ELAPSE:    62 s (  0.02 hr )  MEM-PEAK:  1577 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050014039  3.179565711756  5.567229754587  2.894454387461  6.565921217863  9.017937505874  3.574395650933  9.863291208517  6.078179364085  2.744208941123  8.318110904907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429410345  0.968752667936  6.613195723294  4.146578793224  7.876358918112  2.191135103696  0.333459991094  2.700900142547  3.840406464440  3.750206653169  7.663453142299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845009573  0.596111490343  4.701292396892  7.205135512169  8.278351398268  1.183725190997  3.704151258244  5.867461430388  7.173840785364  9.669819599761  7.591482647087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072357215  1.226270915398  7.050465494780  2.403928173631  6.139852544054  4.100210066110  1.644433339655  4.570508352729  5.624824208820  7.826857853678  4.759138718263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.856766672107  9.584324168412  2.041773787119  3.921160467338  0.650483982345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.077818015224  8.244225493223  3.504826105451  1.682716612888  7.173438018510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.019047059371  1.017893742279  5.811565066269  5.826730483342  4.349388592435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161290382  8.022019457479  2.603147585844  5.024802551363  1.359359521353  5.407563451201  2.274848227518  1.265162751966  0.417716713533  1.833872065081  6.448552037188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.921814739997  2.300360901381  0.754631430179  1.961421011696  2.781308641418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.779635948619  7.452550905869  1.902873324529  5.623407859547  7.269368308696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.657992524418  7.540263747261  0.000309717956  5.833784156721  4.754582589445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.691941788718  4.029471013908  9.406615496875  2.789964261318  0.723299714657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.413288590238  7.977913357067  5.095843659611  1.512371070128  7.396897020513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622721078  4.385364853746  9.999776759148  7.347087763210  6.393266767907  8.063326983131  4.645101637880  5.817781677880  2.343585722627  0.037326305045  0.494785540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.995489338167  6.652772723460  4.022441651365  6.796621102757  0.618567911981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.906835386014  9.244215015733  4.051647509534  5.907689819704  1.709517391590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567364176  0.705451055405  6.012893717343  3.718510993956  2.708373361785  2.772683894677  2.094467816996  9.532560267617  6.656218909097  9.409795158072  6.136998413139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581156  9.666269582679  0.883342634938  3.292435021621  6.918317961214  2.422527731115  6.158564832351  9.142731402754  1.286669902201  9.569204360313  2.585849802480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.590685271230  5.317723377800  7.270188430810  7.178472660747  1.109980151474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.018905752020  9.209577364985  1.495183846745  7.734067417127  4.721426281592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190086  7.924529564762  7.259547526936  3.008696336740  3.103784709364  1.515702741133  6.522836444424  6.977763990094  5.921053580218  9.647302489440  1.463837753161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000839  3.317956585790  4.556721275458  7.289445438746  1.656592121786  3.901793750587  4.786827830093  3.987456327023  1.607888496408  5.274440934112  3.831816860490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940460  9.096875270318  4.661318872329  4.414657879322  4.787635891811  2.219113510369  6.461234764109  4.271126846817  1.384011006444  0.375040605316  9.766340184229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.708304990824  4.587872975691  2.717355438536  4.966901999976  1.759143034708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.592332108965  5.458186667835  3.562453880882  0.782605725367  8.475918641826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402043  5.051365671084  1.502757861856  2.611981344610  3.618147231210  7.158167536577  6.113565432210  7.959568248404  6.204148738711  9.392136086733  8.065043168234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.835670676522  4.825558371985  7.350453070545  1.168291601288  8.717348671851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.439893570937  1.102815106880  3.581127966626  9.582693088334  2.434933629243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128463  3.802201958340  4.260313058584  4.502480255136  3.135935952135  3.540756345120  1.655373697751  8.127642007759  0.041742031353  3.183307246508  1.644850073718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.521886048999  7.231165785692  5.075434703017  9.196162341169  6.278135634141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.707454569861  9.746385969415  3.190258992452  9.562360925954  7.726931600869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.395280227441  8.755156243655  5.000001531795  6.583398655672  1.475453028944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.470148543871  8.403072657498  2.940630209687  5.278904766131  8.072324741465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.752954104023  8.798825251880  4.509553905961  1.151245347012  8.739684572051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.875146418788  0.582802083862  7.234327112262  7.003740870504  5.049473324039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.600140863816  7.666301142336  7.402213705136  5.679670350275  7.061851561198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.501285468601  4.925555471563  0.405133390953  4.590776121970  4.170956509159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.610048611699  6.954380996751  4.665690430909  7.940987755807  2.613694611313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.025593808235  1.915272054023  6.128633580220  1.956936626031  3.258589750248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.869705942123  0.532771241538  2.727085433081  0.717853456074  7.110993885147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.611537990202  0.921956640246  7.149585974674  5.773412931712  7.472147498159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.062920069442  4.698775203857  6.592172948021  8.964746438944  0.146388545316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.888329108009  3.399744546550  5.160755439640  8.527450283411  2.383186456049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.056910741410  9.428111635990  8.138478700644  4.037510260531  6.976639888422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.180627764082  4.459786248878  2.271702143853  6.496606399997  6.175919173470
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 840 nets, 832 global routed, 6 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 838, routed nets = 838, across physical hierarchy nets = 0, parasitics cached nets = 838, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 4573834.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 4573834.00     11102.52        742        182         53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 4573834.00     11102.52        742

Clock-opt command complete                CPU:    42 s (  0.01 hr )  ELAPSE:    63 s (  0.02 hr )  MEM-PEAK:  1577 MB
Clock-opt command statistics  CPU=12 sec (0.00 hr) ELAPSED=12 sec (0.00 hr) MEM-PEAK=1.540 GB
TEST: runCore final-init
TEST: runCore final-end
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
[Non-Incremental Power-Update] SCENE[default_late] PROP[late] InstanceSize[742]
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2024-05-07 13:47:29 / Session:  00:01:02 / Command:  00:00:18 / CPU:  00:00:18 / Memory: 1577 MB (FLW-8100)
report_qor -summary > ./Reports/CTS/QOR_PostCTS_report
report_clock_qor -type summary > ./Reports/CTS/report_clock_qor.rpt
report_clock_qor -clock wb_clk_i -type latency > ./Reports/CTS/latency.rpt
report_clock_qor -clock wb_clk_i -type local_skew -largest 100 > ./Reports/CTS/local_skew.rpt
report_constraints -max_transition  -all_violators -significant_digits 3 -verbose > ./Reports/CTS/report_constraints_max_transition.rpt
report_constraints -max_capacitance -all_violators -significant_digits 3 -verbose >> ./Reports/CTS/report_constraints_max_capacitance.rpt
check_legality -verbose > ./Reports/CTS/check_legality.rpt
check_pg_drc > ./Reports/CTS/DRC.rpt
save_block
Information: Saving block 'Design.dlib:CTS.design'
Information: 710 out of 720 POW-005 messages were not printed due to limit 10 (after 'source' at Routing_6.tcl:3) (MSG-3913)
Information: 1 out of 11 POW-052 messages were not printed due to limit 10 (after 'source' at Routing_6.tcl:3) (MSG-3913)
Information: 12 out of 22 POW-080 messages were not printed due to limit 10 (after 'source' at Routing_6.tcl:3) (MSG-3913)
1
copy_block -from_block Design.dlib:CTS.design -to_block routing
{Design.dlib:routing.design}
current_block routing.design
{Design.dlib:routing.design}
#  check for any issues that might cause problems during routing
check_design -checks pre_route_stage > ./Reports/Routing/design_check.rpt
#antenna rules (change the directory according to your project)
source   ../Antenna_rules/saed90nm_1p9m_antenna.tcl
1
## Routing  (Performs all routing stages in one step the command runs global routing, track assignment, and detail routing )
route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-05-07 13:47:31 / Session:  00:01:04 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1577 MB (FLW-8100)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 210 900} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   19  Alloctr   20  Proc 6759 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 3170 of 7917


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   19  Alloctr   20  Proc 6759 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   19  Alloctr   20  Proc 6759 

Number of wires with overlap after iteration 1 = 1180 of 5487


Wire length and via report:
---------------------------
Number of M1 wires: 352                  POLYCON: 0
Number of M2 wires: 2993                 VIA12C: 2613
Number of M3 wires: 1836                 VIA23C: 2877
Number of M4 wires: 227                  VIA34C: 342
Number of M5 wires: 73           VIA45C: 131
Number of M6 wires: 3            VIA56C: 5
Number of M7 wires: 1            VIA67C: 1
Number of M8 wires: 1            VIA78C: 1
Number of M9 wires: 1            VIA89C: 3
Total number of wires: 5487              vias: 5973

Total M1 wire length: 385.6
Total M2 wire length: 7480.8
Total M3 wire length: 8326.0
Total M4 wire length: 1885.9
Total M5 wire length: 1471.4
Total M6 wire length: 37.1
Total M7 wire length: 1.3
Total M8 wire length: 1.0
Total M9 wire length: 4.1
Total wire length: 19593.2

Longest M1 wire length: 45.4
Longest M2 wire length: 40.3
Longest M3 wire length: 61.4
Longest M4 wire length: 53.8
Longest M5 wire length: 75.5
Longest M6 wire length: 30.7
Longest M7 wire length: 1.3
Longest M8 wire length: 1.0
Longest M9 wire length: 4.1


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   18  Alloctr   19  Proc 6759 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   28  Alloctr   29  Proc 6759 
Total number of nets = 840, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net wb_clk_i. The pin wb_clk_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_rst_i. The pin wb_rst_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net arst_i. The pin arst_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_adr_i[2]. The pin wb_adr_i[2] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_adr_i[1]. The pin wb_adr_i[1] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_adr_i[0]. The pin wb_adr_i[0] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[7]. The pin wb_dat_i[7] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[6]. The pin wb_dat_i[6] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[5]. The pin wb_dat_i[5] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[4]. The pin wb_dat_i[4] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[3]. The pin wb_dat_i[3] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[2]. The pin wb_dat_i[2] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[1]. The pin wb_dat_i[1] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[0]. The pin wb_dat_i[0] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_we_i. The pin wb_we_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_stb_i. The pin wb_stb_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_cyc_i. The pin wb_cyc_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net scl_pad_i. The pin scl_pad_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net sda_pad_i. The pin sda_pad_i on cell routing does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 19 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed  10/36 Partitions, Violations =  17
Routed  11/36 Partitions, Violations =  20
Routed  12/36 Partitions, Violations =  51
Routed  13/36 Partitions, Violations =  55
Routed  14/36 Partitions, Violations =  81
Routed  15/36 Partitions, Violations =  73
Routed  16/36 Partitions, Violations =  81
Routed  17/36 Partitions, Violations =  78
Routed  18/36 Partitions, Violations =  76
Routed  19/36 Partitions, Violations =  65
Routed  20/36 Partitions, Violations =  60
Routed  21/36 Partitions, Violations =  59
Routed  22/36 Partitions, Violations =  62
Routed  23/36 Partitions, Violations =  70
Routed  24/36 Partitions, Violations =  72
Routed  25/36 Partitions, Violations =  82
Routed  26/36 Partitions, Violations =  81
Routed  27/36 Partitions, Violations =  79
Routed  28/36 Partitions, Violations =  78
Routed  29/36 Partitions, Violations =  73
Routed  30/36 Partitions, Violations =  72
Routed  31/36 Partitions, Violations =  70
Routed  32/36 Partitions, Violations =  74
Routed  33/36 Partitions, Violations =  72
Routed  34/36 Partitions, Violations =  72
Routed  35/36 Partitions, Violations =  72
Routed  36/36 Partitions, Violations =  65

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      65
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 43
        Less than minimum area : 1
        Same net spacing : 2
        Short : 19

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   90  Alloctr   91  Proc 6759 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/21 Partitions, Violations =   61
Routed  2/21 Partitions, Violations =   58
Routed  3/21 Partitions, Violations =   55
Routed  4/21 Partitions, Violations =   50
Routed  5/21 Partitions, Violations =   49
Routed  6/21 Partitions, Violations =   49
Routed  7/21 Partitions, Violations =   46
Routed  8/21 Partitions, Violations =   43
Routed  9/21 Partitions, Violations =   33
Routed  10/21 Partitions, Violations =  29
Routed  11/21 Partitions, Violations =  26
Routed  12/21 Partitions, Violations =  25
Routed  13/21 Partitions, Violations =  23
Routed  14/21 Partitions, Violations =  21
Routed  15/21 Partitions, Violations =  19
Routed  16/21 Partitions, Violations =  18
Routed  17/21 Partitions, Violations =  12
Routed  18/21 Partitions, Violations =  7
Routed  19/21 Partitions, Violations =  6
Routed  20/21 Partitions, Violations =  4
Routed  21/21 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Short : 1

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   90  Alloctr   91  Proc 6759 

End DR iteration 1 with 21 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 2] Total (MB): Used   90  Alloctr   91  Proc 6759 

End DR iteration 2 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   18  Alloctr   19  Proc 6759 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   18  Alloctr   19  Proc 6759 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    21182 micron
Total Number of Contacts =             6044
Total Number of Wires =                6287
Total Number of PtConns =              454
Total Number of Routed Wires =       6213
Total Routed Wire Length =           21065 micron
Total Number of Routed Contacts =       6044
        Layer          M1 :        598 micron
        Layer          M2 :       8632 micron
        Layer          M3 :       8189 micron
        Layer          M4 :       2122 micron
        Layer          M5 :       1487 micron
        Layer          M6 :         36 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via   VIA78C(rot) :          1
        Via        VIA67C :          1
        Via   VIA56C(rot) :          5
        Via        VIA45C :        130
        Via        VIA34C :          1
        Via   VIA34C(rot) :        381
        Via        VIA23C :       2701
        Via        VIA12C :          4
        Via   VIA12C(rot) :       2415
        Via        VIA12B :         23
        Via   VIA12B(rot) :        382

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6044 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2824    vias)
    Layer VIA2       =  0.00% (0      / 2701    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2701    vias)
    Layer VIA3       =  0.00% (0      / 382     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (382     vias)
    Layer VIA4       =  0.00% (0      / 130     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (130     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 6044 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
    Layer VIA2       =  0.00% (0      / 2701    vias)
    Layer VIA3       =  0.00% (0      / 382     vias)
    Layer VIA4       =  0.00% (0      / 130     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6044 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2824    vias)
    Layer VIA2       =  0.00% (0      / 2701    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2701    vias)
    Layer VIA3       =  0.00% (0      / 382     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (382     vias)
    Layer VIA4       =  0.00% (0      / 130     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (130     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 840
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
rtapiOptAttrInterf: set attribute check_routability_called=1715078853 
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2024-05-07 13:47:33 / Session:  00:01:06 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1577 MB (FLW-8100)
# Routing Optimization
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-05-07 13:47:33 / Session:  00:01:06 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1577 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:    46 s (  0.01 hr )  ELAPSE:    67 s (  0.02 hr )  MEM-PEAK:  1577 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:routing.design'. (TIM-125)
Information: Design routing has 840 nets, 0 global routed, 838 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'i2c_master_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 838 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 838, routed nets = 838, across physical hierarchy nets = 0, parasitics cached nets = 838, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
[Non-Incremental Power-Update] SCENE[default_late] PROP[late] InstanceSize[742]
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Route-opt timing update complete          CPU:    46 s (  0.01 hr )  ELAPSE:    67 s (  0.02 hr )  MEM-PEAK:  1577 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0064     0.0088      2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0064     0.0088      2        0     0.0000        0 6840896.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0064     0.0088      2        0     0.0000        0 6840896.00     11102.52        742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0064     0.0088      2        0        0 6840896.00     11102.52        742
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Route-opt initialization complete         CPU:    47 s (  0.01 hr )  ELAPSE:    67 s (  0.02 hr )  MEM-PEAK:  1577 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 580 total shapes.
Layer M2: cached 0 shapes out of 4033 total shapes.
Cached 504 vias out of 7936 total vias.
Total 0.0100 seconds to build cellmap data
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xd3741200): 324
INFO: creating 18(r) x 18(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xd3741200): 324
Total 0.0100 seconds to load 742 cell instances into cellmap
Moveable cells: 737; Application fixed cells: 5; Macro cells: 0; User fixed cells: 0
832 out of 832 data nets are detail routed, 6 out of 6 clock nets are detail routed and total 838 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 5.1955, cell height 2.8800, cell area 14.9630 for total 742 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Information: Activity for scenario default was cached, no propagation required. (POW-005)
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.01         -      11102.52  6840896.00         742              0.02      1577

Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.01         -      11102.52  6840896.00         742              0.02      1577
INFO: New Levelizer turned on
Information: Activity for scenario default was cached, no propagation required. (POW-005)

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.01         0      11102.52  6825180.50         742              0.02      1577
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.01         0      11188.22  6789194.00         742              0.02      1577

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.01         0      11153.20  6762239.00         739              0.02      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.01         0      11163.34  6771504.00         739              0.02      1577
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:    48 s (  0.01 hr )  ELAPSE:    69 s (  0.02 hr )  MEM-PEAK:  1577 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/routing_15434_881757952.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 594 total shapes.
Layer M2: cached 0 shapes out of 4038 total shapes.
Cached 504 vias out of 7946 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 44 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       14094          740        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    740
number of references:                44
number of site rows:                 41
number of locations attempted:    15382
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         735 (12052 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.190 um ( 0.07 row height)
rms weighted cell displacement:   0.190 um ( 0.07 row height)
max cell displacement:            2.898 um ( 1.01 row height)
avg cell displacement:            0.032 um ( 0.01 row height)
avg weighted cell displacement:   0.032 um ( 0.01 row height)
number of cells moved:               34
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: byte_controller/bit_controller/sub_260/U37 (INVX0)
  Input location: (104.72,84.24)
  Legal location: (104.4,87.12)
  Displacement:   2.898 um ( 1.01 row height)
Cell: byte_controller/bit_controller/copt_gre_h_inst_938 (DELLN1X2)
  Input location: (32.4,81.36)
  Legal location: (30.16,81.36)
  Displacement:   2.240 um ( 0.78 row height)
Cell: byte_controller/copt_h_inst_828 (DELLN1X2)
  Input location: (67.28,69.84)
  Legal location: (69.2,69.84)
  Displacement:   1.920 um ( 0.67 row height)
Cell: byte_controller/ropt_h_inst_939 (NBUFFX2)
  Input location: (90,61.2)
  Legal location: (88.4,61.2)
  Displacement:   1.600 um ( 0.56 row height)
Cell: byte_controller/ack_out_reg (DFFARX1)
  Input location: (89.04,61.2)
  Legal location: (90.32,61.2)
  Displacement:   1.280 um ( 0.44 row height)
Cell: byte_controller/bit_controller/copt_h_inst_915 (DELLN1X2)
  Input location: (119.76,90)
  Legal location: (118.48,90)
  Displacement:   1.280 um ( 0.44 row height)
Cell: byte_controller/U43 (AO21X1)
  Input location: (73.04,69.84)
  Legal location: (74.32,69.84)
  Displacement:   1.280 um ( 0.44 row height)
Cell: byte_controller/c_state_reg_0_ (DFFARX1)
  Input location: (58.96,69.84)
  Legal location: (58,69.84)
  Displacement:   0.960 um ( 0.33 row height)
Cell: byte_controller/bit_controller/sub_228/U34 (NOR2X0)
  Input location: (34.32,81.36)
  Legal location: (35.28,81.36)
  Displacement:   0.960 um ( 0.33 row height)
Cell: byte_controller/U81 (NOR2X0)
  Input location: (85.52,61.2)
  Legal location: (86.48,61.2)
  Displacement:   0.960 um ( 0.33 row height)

Legalization succeeded.
Total Legalizer CPU: 0.245
Total Legalizer Wall Time: 0.245
----------------------------------------------------------------

Route-opt legalization complete           CPU:    48 s (  0.01 hr )  ELAPSE:    69 s (  0.02 hr )  MEM-PEAK:  1577 MB
INFO: Router Max Iterations set to : 5 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 210 900} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   15  Alloctr   15  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   18  Alloctr   18  Proc 6759 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   15  Alloctr   15  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   18  Alloctr   18  Proc 6759 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   15  Alloctr   15  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   18  Alloctr   19  Proc 6759 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   15  Alloctr   15  Proc    0 
[ECO: Analysis] Total (MB): Used   18  Alloctr   19  Proc 6759 
Num of eco nets = 838
Num of open eco nets = 86
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   15  Alloctr   15  Proc    0 
[ECO: Init] Total (MB): Used   18  Alloctr   19  Proc 6759 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   23  Alloctr   23  Proc 6759 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,155.36um,154.08um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   28  Alloctr   28  Proc 6759 
Net statistics:
Total number of nets     = 838
Number of nets to route  = 86
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 6
86 nets are partially connected,
 of which 85 are detail routed and 3 are global routed.
752 nets are fully connected,
 of which 750 are detail routed and 0 are global routed.
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 86, Total Half Perimeter Wire Length (HPWL) 2842 microns
HPWL   0 ~   50 microns: Net Count       67     Total HPWL         1021 microns
HPWL  50 ~  100 microns: Net Count       11     Total HPWL          791 microns
HPWL 100 ~  200 microns: Net Count        8     Total HPWL         1030 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   28  Alloctr   29  Proc 6759 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Average gCell capacity  4.09     on layer (1)    M1
Average gCell capacity  8.28     on layer (2)    M2
Average gCell capacity  4.25     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.11     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.30     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.57  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.30  on layer (5)    M5
Average number of tracks per gCell 2.28  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 25758
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   29  Alloctr   29  Proc 6759 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   29  Alloctr   29  Proc 6759 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   29  Alloctr   29  Proc 6759 
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  205  Alloctr  205  Proc 6759 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  205  Alloctr  205  Proc 6759 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    18 Max =  8 GRCs =     8 (0.14%)
Initial. H routing: Dmd-Cap  =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. V routing: Dmd-Cap  =    18 Max =  8 (GRCs =  2) GRCs =     7 (0.24%)
Initial. Both Dirs: Overflow =   280 Max = 14 GRCs =   198 (3.46%)
Initial. H routing: Overflow =    59 Max =  2 (GRCs =  9) GRCs =    71 (2.48%)
Initial. V routing: Overflow =   220 Max = 14 (GRCs =  1) GRCs =   127 (4.44%)
Initial. M1         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.10%)
Initial. M2         Overflow =   219 Max = 14 (GRCs =  1) GRCs =   126 (4.40%)
Initial. M3         Overflow =    55 Max =  2 (GRCs =  9) GRCs =    67 (2.34%)
Initial. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M5         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 53.54
Initial. Layer M1 wire length = 4.46
Initial. Layer M2 wire length = 17.11
Initial. Layer M3 wire length = 29.25
Initial. Layer M4 wire length = 2.72
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 57
Initial. Via VIA12C count = 30
Initial. Via VIA23C count = 25
Initial. Via VIA34C count = 1
Initial. Via VIA45C count = 1
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 13:47:36 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  205  Alloctr  205  Proc 6759 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    18 Max =  8 GRCs =     7 (0.12%)
phase1. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =    18 Max =  8 (GRCs =  2) GRCs =     7 (0.24%)
phase1. Both Dirs: Overflow =   273 Max = 14 GRCs =   195 (3.41%)
phase1. H routing: Overflow =    52 Max =  2 (GRCs =  5) GRCs =    68 (2.38%)
phase1. V routing: Overflow =   220 Max = 14 (GRCs =  1) GRCs =   127 (4.44%)
phase1. M1         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.10%)
phase1. M2         Overflow =   219 Max = 14 (GRCs =  1) GRCs =   126 (4.40%)
phase1. M3         Overflow =    48 Max =  2 (GRCs =  5) GRCs =    64 (2.24%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M5         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 90.06
phase1. Layer M1 wire length = 4.46
phase1. Layer M2 wire length = 45.80
phase1. Layer M3 wire length = 31.96
phase1. Layer M4 wire length = 6.22
phase1. Layer M5 wire length = 1.62
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 69
phase1. Via VIA12C count = 30
phase1. Via VIA23C count = 30
phase1. Via VIA34C count = 6
phase1. Via VIA45C count = 3
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Tue May  7 13:47:36 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 54 gCells x 53 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  205  Alloctr  205  Proc 6759 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    18 Max =  8 GRCs =     7 (0.12%)
phase2. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =    18 Max =  8 (GRCs =  2) GRCs =     7 (0.24%)
phase2. Both Dirs: Overflow =   273 Max = 14 GRCs =   192 (3.35%)
phase2. H routing: Overflow =    52 Max =  2 (GRCs =  5) GRCs =    65 (2.27%)
phase2. V routing: Overflow =   220 Max = 14 (GRCs =  1) GRCs =   127 (4.44%)
phase2. M1         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.10%)
phase2. M2         Overflow =   219 Max = 14 (GRCs =  1) GRCs =   126 (4.40%)
phase2. M3         Overflow =    48 Max =  2 (GRCs =  5) GRCs =    61 (2.13%)
phase2. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M5         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 109.41
phase2. Layer M1 wire length = 4.46
phase2. Layer M2 wire length = 51.88
phase2. Layer M3 wire length = 27.79
phase2. Layer M4 wire length = 14.86
phase2. Layer M5 wire length = 10.42
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 74
phase2. Via VIA12C count = 30
phase2. Via VIA23C count = 29
phase2. Via VIA34C count = 8
phase2. Via VIA45C count = 7
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  205  Alloctr  205  Proc 6759 

Congestion utilization per direction:
Average vertical track utilization   = 16.00 %
Peak    vertical track utilization   = 172.73 %
Average horizontal track utilization = 14.34 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  204  Alloctr  205  Proc 6759 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   55  Proc 6759 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   55  Alloctr   55  Proc 6759 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   19  Alloctr   20  Proc 6759 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 194 of 368


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   19  Alloctr   20  Proc 6759 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   19  Alloctr   20  Proc 6759 

Number of wires with overlap after iteration 1 = 112 of 250


Wire length and via report:
---------------------------
Number of M1 wires: 89           POLYCON: 0
Number of M2 wires: 100                  VIA12C: 94
Number of M3 wires: 52           VIA23C: 77
Number of M4 wires: 5            VIA34C: 10
Number of M5 wires: 4            VIA45C: 5
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 250               vias: 186

Total M1 wire length: 35.9
Total M2 wire length: 77.9
Total M3 wire length: 58.5
Total M4 wire length: 19.8
Total M5 wire length: 9.1
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 201.3

Longest M1 wire length: 3.5
Longest M2 wire length: 2.9
Longest M3 wire length: 4.8
Longest M4 wire length: 5.1
Longest M5 wire length: 3.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   18  Alloctr   19  Proc 6759 
[ECO: CDR] Elapsed real time: 0:00:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: CDR] Stage (MB): Used   15  Alloctr   15  Proc    0 
[ECO: CDR] Total (MB): Used   18  Alloctr   19  Proc 6759 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 838, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net wb_clk_i. The pin wb_clk_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_rst_i. The pin wb_rst_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net arst_i. The pin arst_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_adr_i[2]. The pin wb_adr_i[2] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_adr_i[1]. The pin wb_adr_i[1] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_adr_i[0]. The pin wb_adr_i[0] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[7]. The pin wb_dat_i[7] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[6]. The pin wb_dat_i[6] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[5]. The pin wb_dat_i[5] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[4]. The pin wb_dat_i[4] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[3]. The pin wb_dat_i[3] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[2]. The pin wb_dat_i[2] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[1]. The pin wb_dat_i[1] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_dat_i[0]. The pin wb_dat_i[0] on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_we_i. The pin wb_we_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_stb_i. The pin wb_stb_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net wb_cyc_i. The pin wb_cyc_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net scl_pad_i. The pin scl_pad_i on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net sda_pad_i. The pin sda_pad_i on cell routing does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 19 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed  10/36 Partitions, Violations =  0
Routed  11/36 Partitions, Violations =  1
Routed  12/36 Partitions, Violations =  3
Routed  13/36 Partitions, Violations =  3
Routed  14/36 Partitions, Violations =  8
Routed  15/36 Partitions, Violations =  8
Routed  16/36 Partitions, Violations =  8
Routed  17/36 Partitions, Violations =  8
Routed  18/36 Partitions, Violations =  8
Routed  19/36 Partitions, Violations =  5
Routed  20/36 Partitions, Violations =  5
Routed  21/36 Partitions, Violations =  5
Routed  22/36 Partitions, Violations =  5
Routed  23/36 Partitions, Violations =  6
Routed  24/36 Partitions, Violations =  6
Routed  25/36 Partitions, Violations =  11
Routed  26/36 Partitions, Violations =  11
Routed  27/36 Partitions, Violations =  11
Routed  28/36 Partitions, Violations =  8
Routed  29/36 Partitions, Violations =  8
Routed  30/36 Partitions, Violations =  8
Routed  31/36 Partitions, Violations =  8
Routed  32/36 Partitions, Violations =  8
Routed  33/36 Partitions, Violations =  8
Routed  34/36 Partitions, Violations =  8
Routed  35/36 Partitions, Violations =  8
Routed  36/36 Partitions, Violations =  8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 4
        Less than minimum area : 1
        Same net spacing : 1
        Short : 2

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   90  Alloctr   91  Proc 6759 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/4 Partitions, Violations =    7
Routed  2/4 Partitions, Violations =    5
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   90  Alloctr   91  Proc 6759 

End DR iteration 1 with 4 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = byte_controller/bit_controller/copt_net_204
Net 2 = arst_i
Net 3 = N44
Net 4 = i2c_al
Net 5 = n25
Net 6 = n42
Net 7 = n91
Net 8 = n97
Net 9 = n104
Net 10 = prer[10]
Net 11 = prer[3]
Net 12 = cr[5]
Net 13 = byte_controller/HFSNET_1
Net 14 = byte_controller/aps_rename_2_
Net 15 = byte_controller/core_ack
Net 16 = byte_controller/n13
Net 17 = byte_controller/n18
Net 18 = byte_controller/n30
Net 19 = byte_controller/n35
Net 20 = byte_controller/n36
Net 21 = byte_controller/n46
Net 22 = byte_controller/n50
Net 23 = byte_controller/n60
Net 24 = byte_controller/n68
Net 25 = byte_controller/n69
Net 26 = byte_controller/HFSNET_2
Net 27 = HFSNET_2
Net 28 = byte_controller/n8
Net 29 = byte_controller/c_state[0]
Net 30 = VSS
Net 31 = HFSNET_3
Net 32 = byte_controller/bit_controller/N36
Net 33 = byte_controller/bit_controller/N45
Net 34 = byte_controller/bit_controller/N50
Net 35 = byte_controller/bit_controller/N67
Net 36 = byte_controller/bit_controller/N79
Net 37 = byte_controller/bit_controller/N80
Net 38 = byte_controller/bit_controller/N81
Net 39 = byte_controller/bit_controller/N82
Net 40 = byte_controller/bit_controller/N83
Net 41 = byte_controller/bit_controller/N90
Net 42 = byte_controller/bit_controller/N98
Net 43 = byte_controller/bit_controller/N101
Net 44 = byte_controller/bit_controller/N104
Net 45 = byte_controller/bit_controller/n13
Net 46 = byte_controller/bit_controller/n15
Net 47 = byte_controller/bit_controller/n360
Net 48 = byte_controller/bit_controller/n460
Net 49 = byte_controller/bit_controller/n490
Net 50 = ZCTSNET_0
Net 51 = byte_controller/bit_controller/n710
Net 52 = byte_controller/bit_controller/n830
Net 53 = byte_controller/bit_controller/n840
Net 54 = byte_controller/bit_controller/copt_gre_net_206
Net 55 = byte_controller/ropt_net_219
Net 56 = byte_controller/bit_controller/n1000
Net 57 = byte_controller/bit_controller/n107
Net 58 = byte_controller/bit_controller/n108_CDR1
Net 59 = byte_controller/bit_controller/n109_CDR1
Net 60 = byte_controller/bit_controller/n110_CDR1
Net 61 = byte_controller/bit_controller/n111
Net 62 = byte_controller/bit_controller/n112
Net 63 = byte_controller/bit_controller/n127
Net 64 = byte_controller/bit_controller/n128
Net 65 = byte_controller/bit_controller/n167
Net 66 = byte_controller/bit_controller/n172
Net 67 = byte_controller/bit_controller/n179
Net 68 = byte_controller/bit_controller/n184
Net 69 = byte_controller/bit_controller/n188
Net 70 = ZCTSNET_1
Net 71 = byte_controller/bit_controller/n390
Net 72 = byte_controller/bit_controller/n76
Net 73 = byte_controller/bit_controller/n920
Net 74 = byte_controller/bit_controller/n940
Net 75 = byte_controller/bit_controller/filter_cnt[12]
Net 76 = byte_controller/bit_controller/filter_cnt[5]
Net 77 = byte_controller/bit_controller/filter_cnt[4]
Net 78 = byte_controller/bit_controller/filter_cnt[3]
Net 79 = byte_controller/bit_controller/filter_cnt[1]
Net 80 = byte_controller/bit_controller/filter_cnt[0]
Net 81 = byte_controller/bit_controller/sub_260/n10
Net 82 = byte_controller/bit_controller/sub_260/n18
Net 83 = byte_controller/bit_controller/sub_228/n6
Net 84 = byte_controller/bit_controller/sub_228/n14
Net 85 = byte_controller/bit_controller/copt_net_16
Net 86 = byte_controller/bit_controller/copt_net_30
Net 87 = byte_controller/bit_controller/copt_net_43
Net 88 = byte_controller/bit_controller/copt_net_47
Net 89 = copt_net_67
Net 90 = byte_controller/copt_net_68
Net 91 = byte_controller/copt_net_96
Net 92 = byte_controller/bit_controller/copt_net_101
Net 93 = byte_controller/bit_controller/copt_net_109
Net 94 = copt_net_119
Net 95 = byte_controller/bit_controller/copt_net_142
Net 96 = byte_controller/bit_controller/copt_net_147
Net 97 = byte_controller/copt_net_149
Net 98 = byte_controller/bit_controller/copt_net_154
Net 99 = byte_controller/bit_controller/copt_net_156
Net 100 = byte_controller/bit_controller/copt_net_160
.... and 6 other nets
Total number of changed nets = 106 (out of 838)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   18  Alloctr   19  Proc 6759 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DR] Stage (MB): Used   15  Alloctr   15  Proc    0 
[ECO: DR] Total (MB): Used   18  Alloctr   19  Proc 6759 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    21252 micron
Total Number of Contacts =             6068
Total Number of Wires =                6358
Total Number of PtConns =              474
Total Number of Routed Wires =       6289
Total Routed Wire Length =           21131 micron
Total Number of Routed Contacts =       6068
        Layer          M1 :        613 micron
        Layer          M2 :       8648 micron
        Layer          M3 :       8206 micron
        Layer          M4 :       2135 micron
        Layer          M5 :       1492 micron
        Layer          M6 :         36 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via   VIA78C(rot) :          1
        Via        VIA67C :          1
        Via   VIA56C(rot) :          5
        Via        VIA45C :        132
        Via        VIA34C :          1
        Via   VIA34C(rot) :        388
        Via        VIA23C :       2716
        Via        VIA12C :          5
        Via   VIA12C(rot) :       2407
        Via        VIA12B :         21
        Via   VIA12B(rot) :        391

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6068 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2824    vias)
    Layer VIA2       =  0.00% (0      / 2716    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2716    vias)
    Layer VIA3       =  0.00% (0      / 389     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (389     vias)
    Layer VIA4       =  0.00% (0      / 132     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 6068 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
    Layer VIA2       =  0.00% (0      / 2716    vias)
    Layer VIA3       =  0.00% (0      / 389     vias)
    Layer VIA4       =  0.00% (0      / 132     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6068 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2824    vias)
    Layer VIA2       =  0.00% (0      / 2716    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2716    vias)
    Layer VIA3       =  0.00% (0      / 389     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (389     vias)
    Layer VIA4       =  0.00% (0      / 132     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 838
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    21252 micron
Total Number of Contacts =             6068
Total Number of Wires =                6358
Total Number of PtConns =              474
Total Number of Routed Wires =       6289
Total Routed Wire Length =           21131 micron
Total Number of Routed Contacts =       6068
        Layer          M1 :        613 micron
        Layer          M2 :       8648 micron
        Layer          M3 :       8206 micron
        Layer          M4 :       2135 micron
        Layer          M5 :       1492 micron
        Layer          M6 :         36 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via   VIA78C(rot) :          1
        Via        VIA67C :          1
        Via   VIA56C(rot) :          5
        Via        VIA45C :        132
        Via        VIA34C :          1
        Via   VIA34C(rot) :        388
        Via        VIA23C :       2716
        Via        VIA12C :          5
        Via   VIA12C(rot) :       2407
        Via        VIA12B :         21
        Via   VIA12B(rot) :        391

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6068 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2824    vias)
    Layer VIA2       =  0.00% (0      / 2716    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2716    vias)
    Layer VIA3       =  0.00% (0      / 389     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (389     vias)
    Layer VIA4       =  0.00% (0      / 132     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 6068 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
    Layer VIA2       =  0.00% (0      / 2716    vias)
    Layer VIA3       =  0.00% (0      / 389     vias)
    Layer VIA4       =  0.00% (0      / 132     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6068 vias)
 
    Layer VIA1       =  0.00% (0      / 2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2824    vias)
    Layer VIA2       =  0.00% (0      / 2716    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2716    vias)
    Layer VIA3       =  0.00% (0      / 389     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (389     vias)
    Layer VIA4       =  0.00% (0      / 132     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132     vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 106 nets with eco mode
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 6759 

Route-opt ECO routing complete            CPU:    50 s (  0.01 hr )  ELAPSE:    70 s (  0.02 hr )  MEM-PEAK:  1577 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.551953200933  9.864549750313  6.078197164085  2.744216541123  8.318110904907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406209  0.968752789732  6.613180923294  4.146578793224  7.876358918112  2.191135103696  0.547713741094  2.701258694343  3.840424264440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.852330998268  1.184835341459  3.334400608244
5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393806  7.679078063194  9.831314488630  1.878805817928  3.230072343539  1.226270037326  7.634439094780  2.404038324193  6.139826744054
4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.769982072495  0.514766947183  5.027544818562
6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.479629599020  6.861259495914  2.000178251691
9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.511070758373  3.618962923145  8.946746837652
1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.408248833342  4.340493443997  0.216280118317
9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.847818002200  0.418870564095  1.833846665081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.906724988770  1.552209130459  2.300572402625
0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.497438790044  4.332524888690  0.413598184361
3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.484697697382  3.895511614394  4.531684619342
1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.478842386343  9.500969429175  3.964059474420
8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938358  4.029619314010  9.406669296875  2.789964661318  0.723294414657  8.793224787635  8.584335119113  5.104701316685  4.141067170014
8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775507  8.473967786092  3.056717240238  7.977150003284  5.095897059611  1.512371470128  7.962015620513  5.513274147147  1.398231018372
5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.910689522627  0.038432039027  0.494754240392
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:routing.design'. (TIM-125)
Information: Design routing has 838 nets, 0 global routed, 836 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'i2c_master_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 836 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 836, routed nets = 836, across physical hierarchy nets = 0, parasitics cached nets = 836, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6771504.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6771504.00     11163.34        740
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6771504.00     11163.34        740

Route-opt optimization complete                 0.00        0.00      0.01         0      11163.34  6771504.00         740              0.02      1577

Route-opt command complete                CPU:    50 s (  0.01 hr )  ELAPSE:    70 s (  0.02 hr )  MEM-PEAK:  1577 MB
Route-opt command statistics  CPU=4 sec (0.00 hr) ELAPSED=4 sec (0.00 hr) MEM-PEAK=1.540 GB
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
[Non-Incremental Power-Update] SCENE[default_late] PROP[late] InstanceSize[740]
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2024-05-07 13:47:37 / Session:  00:01:10 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1577 MB (FLW-8100)
1
#Final Check
check_routes > ./Reports/Routing/check_routes.rpt
#Routing is Finished 
# 2.Filler Cells Insertion
set FillerCells {*/SHFILL128 */SHFILL64 */SHFILL3 */SHFILL2 */SHFILL1}
*/SHFILL128 */SHFILL64 */SHFILL3 */SHFILL2 */SHFILL1
create_stdcell_fillers -lib_cells $FillerCells
CHF: Filler insertion auto mode id 0, current filler mode 0, M0M1Routing = 0 
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128 has site unit
master SHFILL64 has site unit
master SHFILL3 has site unit
master SHFILL2 has site unit
master SHFILL1 has site unit
 Use site unit (3200)
Warning: filler ref cell SHFILL128 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL64 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL3 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL2 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL1 not marked filler type. (CHF-011)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 627 total shapes.
Layer M2: cached 0 shapes out of 4062 total shapes.
Cached 504 vias out of 7960 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128 (128 x 1), SHFILL64 (64 x 1), SHFILL3 (3 x 1), SHFILL2 (2 x 1), SHFILL1 (1 x 1), 
        30% complete ...
        50% complete ...
        60% complete ...
        80% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 0 of regular filler SHFILL128 inserted
... 0 of regular filler SHFILL64 inserted
... 886 of regular filler SHFILL3 inserted
... 159 of regular filler SHFILL2 inserted
... 204 of regular filler SHFILL1 inserted
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : i2c_master_top
Version: V-2023.12
Date   : Tue May  7 13:47:37 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 740/1989
Ground net VSS                740/1989
--------------------------------------------------------------------------------
Information: connections of 2498 power/ground pin(s) are created or changed.
1
remove_stdcell_fillers_with_violation
Information: The command 'remove_stdcell_fillers_with_violation' cleared the undo history. (UNDO-016)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 11.25 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 11.25 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        false               
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   27  Alloctr   28  Proc 6759 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 4, Fillers with Violations = 3
Partition 2, Fillers with Violations = 14
Partition 3, Fillers with Violations = 14
Partition 1, Fillers with Violations = 91
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used   51  Alloctr   51  Proc    0 
[End Removing Filler Cells] Total (MB): Used   79  Alloctr   80  Proc 6759 
Updating the database ...
Delete xofiller!SHFILL2!x279200y180000 due to Short violation
Delete xofiller!SHFILL3!x208800y208800 due to Short violation
Delete xofiller!SHFILL3!x218400y208800 due to Short violation
Delete xofiller!SHFILL2!x356000y208800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x1191200y208800 due to Diff net spacing violation
Delete xofiller!SHFILL2!x1210400y208800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x442400y266400 due to Short violation
Delete xofiller!SHFILL3!x452000y266400 due to Short violation
Delete xofiller!SHFILL3!x461600y266400 due to Short violation
Delete xofiller!SHFILL3!x471200y266400 due to Short violation
Delete xofiller!SHFILL3!x660000y324000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x324000y381600 due to Diff net spacing violation
Delete xofiller!SHFILL3!x333600y381600 due to Short violation
Delete xofiller!SHFILL3!x343200y381600 due to Short violation
Delete xofiller!SHFILL3!x352800y381600 due to Short violation
Delete xofiller!SHFILL3!x362400y381600 due to Short violation
Delete xofiller!SHFILL2!x372000y381600 due to Short violation
Delete xofiller!SHFILL3!x535200y381600 due to Short violation
Delete xofiller!SHFILL2!x544800y381600 due to Short violation
Delete xofiller!SHFILL3!x960800y381600 due to Short violation
Delete xofiller!SHFILL3!x970400y381600 due to Short violation
Delete xofiller!SHFILL3!x980000y381600 due to Short violation
Delete xofiller!SHFILL3!x989600y381600 due to Short violation
Delete xofiller!SHFILL3!x999200y381600 due to Short violation
Delete xofiller!SHFILL2!x1008800y381600 due to Short violation
Delete xofiller!SHFILL3!x1175200y381600 due to Diff net spacing violation
Delete xofiller!SHFILL3!x1184800y381600 due to Short violation
Delete xofiller!SHFILL3!x1194400y381600 due to Short violation
Delete xofiller!SHFILL3!x1012000y410400 due to Diff net spacing violation
Delete xofiller!SHFILL3!x1258400y410400 due to Short violation
Delete xofiller!SHFILL3!x1088800y468000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x1098400y468000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x1328800y496800 due to Short violation
Delete xofiller!SHFILL3!x1338400y496800 due to Short violation
Delete xofiller!SHFILL3!x324000y525600 due to Short violation
Delete xofiller!SHFILL3!x333600y525600 due to Short violation
Delete xofiller!SHFILL3!x1156000y525600 due to Short violation
Delete xofiller!SHFILL3!x1165600y525600 due to Short violation
Delete xofiller!SHFILL3!x516000y554400 due to Short violation
Delete xofiller!SHFILL2!x525600y554400 due to Short violation
Delete xofiller!SHFILL3!x800800y554400 due to Short violation
Delete xofiller!SHFILL3!x810400y554400 due to Short violation
Delete xofiller!SHFILL3!x820000y554400 due to Short violation
Delete xofiller!SHFILL3!x829600y554400 due to Short violation
Delete xofiller!SHFILL3!x970400y554400 due to Short violation
Delete xofiller!SHFILL2!x980000y554400 due to Short violation
Delete xofiller!SHFILL3!x548000y583200 due to Short violation
Delete xofiller!SHFILL3!x557600y583200 due to Short violation
Delete xofiller!SHFILL2!x567200y583200 due to Short violation
Delete xofiller!SHFILL3!x298400y612000 due to Diff net spacing violation
Reporting for the first 50 deleted cells
Deleted 122 cell instances
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
check_legality > ./Reports/Routing/check_legality.rpt
# 3.Checks & Output
# First Create new directory called output in pnr folder
set DESIGN_NAME i2c_master_top
i2c_master_top
# Netlist after physical synthesis
write_verilog  ./Outputs/${DESIGN_NAME}.v
1
#SDC_OUT
write_sdc -output ./Outputs/${DESIGN_NAME}.out.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
# SPEF_OUT
write_parasitics -format SPEF -output ./Outputs/${DESIGN_NAME}.out.spef
Information: Design routing has 838 nets, 0 global routed, 836 detail routed. (NEX-024)
NEX: extract design i2c_master_top
Information: The RC mode used is DR for design 'i2c_master_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 836 nets are successfully extracted. (NEX-028)
Information: batch extract takes 0.18 seconds, elapse 0.18 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'Design.dlib:routing.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./Outputs/i2c_master_top.out.spef.minTLU_-40.spef 
spefName ./Outputs/i2c_master_top.out.spef.minTLU_-40.spef, corner name default 
NEX: write corner ID 1 parasitics to ./Outputs/i2c_master_top.out.spef.maxTLU_-40.spef 
spefName ./Outputs/i2c_master_top.out.spef.maxTLU_-40.spef, corner name default 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
######DEF_OUT
write_def ./Outputs/${DESIGN_NAME}.out.def
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Tue May  7 13:47:38 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 41
TRACKS                         : 18
VIAS                           : 11
NONDEFAULTRULES                : 1
COMPONENTS                     : 1867
PINS                           : 35
PINPROPERTIES                  : 35
SPECIALNETS                    : 166
NETS                           : 837
1
##########GDS_OUT
set GDS_MAP_FILE  ../GDS_files/saed90nm.gdsout.map
../GDS_files/saed90nm.gdsout.map
set STD_CELL_GDS  ../GDS_files/saed90nm.gds
../GDS_files/saed90nm.gds
write_gds \
-view design \
-lib_cell_view frame \
-output_pin all \
-fill include \
-exclude_empty_block \
-long_names \
-layer_map "$GDS_MAP_FILE" \
-keep_data_type \
-merge_files "$STD_CELL_GDS" \
./Outputs/${DESIGN_NAME}.gds
1
save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'Design.dlib:routing.design'
1
Information: 161 out of 171 POW-005 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> set_virtual_pad -net VDD -coordinate {0 85}
icc2_shell> set_virtual_pad -net VDD -coordinate {85 154}
icc2_shell> set_virtual_pad -net VDD -coordinate {155.4 80}
Warning: This virtual pad is outside of block boundary. Coordinate of the virtual pad :(155.400, 80.000). (PNA-508)
icc2_shell> set_virtual_pad -net VDD -coordinate {85 0}
icc2_shell> set_virtual_pad -net VSS -coordinate {0 80}
icc2_shell> set_virtual_pad -net VSS -coordinate {80 154}
icc2_shell> set_virtual_pad -net VSS -coordinate {155.4 75}
Warning: This virtual pad is outside of block boundary. Coordinate of the virtual pad :(155.400, 75.000). (PNA-508)
icc2_shell> set_virtual_pad -net VSS -coordinate {80 0}
icc2_shell> analyze_power_plan -nets {VDD VSS} -power_budget 100
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 1867
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Loading P/G wires and vias...
Percentage of routing tracks used by P/G nets 
=============================================
       layer |    Shape |  Spacing |    Total
=============================================
          PO |   0.000% |   0.000% |   0.000% 
          M1 |  13.029% |   0.000% |  13.029% 
          M2 |   1.198% |   0.205% |   1.404% 
          M3 |   1.632% |   3.264% |   4.896% 
          M4 |   1.210% |   0.183% |   1.392% 
          M5 |   1.700% |   3.246% |   4.947% 
          M6 |   1.181% |   0.182% |   1.362% 
          M7 |   1.835% |   3.365% |   5.200% 
          M8 |  28.125% |   3.125% |  31.250% 
          M9 |  37.500% |  12.500% |  50.000% 
Number of VDD Wires: 37
Number of VDD Vias: 946
Number of VSS Wires: 44
Number of VSS Vias: 952
Loading RC extraction...
Power Supply Voltage : 1.500V
PNA: begin analyzing net VDD...
PNA: calculating cell instance power...
Total Power Consumption of Net VDD : 100.000mW
PNA: connecting instances...
Total std cells port current : 66.667 mA
Total hard macro port current : 0.000 mA
PNA: loading power taps...
Use virtual power tap at (0.000 85.000) on layer M9.
Use virtual power tap at (85.000 154.000) on layer M8.
Use virtual power tap at (155.400 80.000) on layer M9.
Use virtual power tap at (85.000 0.000) on layer M8.
PNA: constructing virtual grid...
Total virtual grid current : 0.000 mA
Total current: 66.667 mA
PNA: extracting wires...
PNA: retrieving RC values...
PNA: simulating power network...
Total assigned port current : 66.667 mA
Total assigned virtual grid current : 0.000 mA
Network information of net: VDD 
Number of extracted resistors: 3184 
Number of all nodes: 3017 
Number of pad nodes: 4 
Number of current sink nodes: 1865 
Number of internal nodes: 3013 
Pad (0.000 85.000) on Layer M9 Supplies 19.404 mA Current
Pad (85.000 0.000) on Layer M8 Supplies 12.941 mA Current
Pad (155.400 80.000) on Layer M9 Supplies 22.686 mA Current
Pad (85.000 154.000) on Layer M8 Supplies 11.637 mA Current
Maximum IR Drop for Net VDD: 10.006 mV at (18.480 35.280) on layer M1
Power Supply Voltage : 1.500V
PNA: begin analyzing net VSS...
PNA: calculating cell instance power...
Total Power Consumption of Net VSS : 100.000mW
PNA: connecting instances...
Total std cells port current : 66.667 mA
Total hard macro port current : 0.000 mA
PNA: loading power taps...
Use virtual power tap at (0.000 80.000) on layer M9.
Use virtual power tap at (80.000 154.000) on layer M8.
Use virtual power tap at (155.400 75.000) on layer M9.
Use virtual power tap at (80.000 0.000) on layer M8.
PNA: constructing virtual grid...
Total virtual grid current : 0.000 mA
Total current: 66.667 mA
PNA: extracting wires...
PNA: retrieving RC values...
PNA: simulating power network...
Total assigned port current : 66.667 mA
Total assigned virtual grid current : 0.000 mA
Network information of net: VSS 
Number of extracted resistors: 3198 
Number of all nodes: 3032 
Number of pad nodes: 4 
Number of current sink nodes: 1868 
Number of internal nodes: 3028 
Pad (0.000 80.000) on Layer M9 Supplies 18.210 mA Current
Pad (80.000 0.000) on Layer M8 Supplies 15.079 mA Current
Pad (155.400 75.000) on Layer M9 Supplies 18.349 mA Current
Pad (80.000 154.000) on Layer M8 Supplies 15.029 mA Current
Maximum IR Drop for Net VSS: 12.434 mV at (137.200 90.000) on layer M1
icc2_shell> set_working_design_stack Design.dlib:CTS.design
icc2_shell> set_working_design_stack Design.dlib:placement.design
icc2_shell> set_working_design_stack Design.dlib:CTS.design
icc2_shell> set_working_design_stack Design.dlib:i2c_master_top.design
icc2_shell> set_working_design_stack Design.dlib:CTS.design
icc2_shell> 