#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 07 21:29:30 2016
# Process ID: 3992
# Current directory: C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6844 C:\Users\dilsizk\Desktop\ece491\ece491labs\Project\FinalProjectTransmitter\FinalProjectTransmitter\FinalProjectTransmitter.xpr
# Log file: C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter'
INFO: [Project 1-313] Project file moved from 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 08 06:12:44 2016...
ojectTransmitter/extras/single_pulser.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:185]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xsim.dir/trans_control_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 07 21:58:29 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "trans_control_test_behav -key {Behavioral:sim_1:Functional:trans_control_test} -tclbatch {trans_control_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source trans_control_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'trans_control_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 887.301 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.301 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 893.320 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 893.320 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 893.738 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run all
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 893.738 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
ERROR: [VRFC 10-1412] syntax error near BUFFER [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:111]
ERROR: [VRFC 10-91] IDLE is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:124]
ERROR: [VRFC 10-91] IDLE is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
ERROR: [VRFC 10-91] DEST is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:150]
ERROR: [VRFC 10-91] DEST is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:154]
ERROR: [VRFC 10-91] SOURCE is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:158]
ERROR: [VRFC 10-91] SOURCE is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:164]
ERROR: [VRFC 10-91] TYPE is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:168]
ERROR: [VRFC 10-91] TYPE is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:174]
ERROR: [VRFC 10-91] DATARCVR is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:178]
ERROR: [VRFC 10-91] DATARCVR is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:184]
ERROR: [VRFC 10-91] DATARCVR is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:190]
ERROR: [VRFC 10-91] PREAMBLE1 is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:196]
ERROR: [VRFC 10-91] BUFFER is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
ERROR: [VRFC 10-91] PREAMBLE1 is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:212]
ERROR: [VRFC 10-91] PREAMBLE1 is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:216]
ERROR: [VRFC 10-91] PREAMBLE2 is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:227]
ERROR: [VRFC 10-91] PREAMBLE2 is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:231]
ERROR: [VRFC 10-91] SFD is not declared [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:242]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-583] duplicate member values in enum definition for enum literal DATATRANS [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 893.738 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 898.574 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 898.574 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 898.574 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 898.574 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 898.574 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 898.574 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 898.574 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 898.574 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 898.574 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 898.574 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 926.813 ; gain = 0.035
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 936.375 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 936.500 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 941.426 ; gain = 0.000
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv:38]
ERROR: [VRFC 10-1040] module single_pulser ignored due to previous errors [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv:40]
ERROR: [VRFC 10-1040] module single_pulser ignored due to previous errors [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 941.426 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:191]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:197]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:221]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:221]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 941.426 ; gain = 0.000
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:221]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:231]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:221]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:231]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:248]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 941.426 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 941.426 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 960.949 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:284]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 960.949 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 965.598 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 27.121
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:285]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:285]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:285]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run all
run 18000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:304]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 992.719 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1007.906 ; gain = 0.000
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.906 ; gain = 0.000
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.906 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.906 ; gain = 0.000
run 18000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.906 ; gain = 0.000
run 18000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
