
Nucleo-F401_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006600  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004e34  080067a0  080067a0  000167a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5d4  0800b5d4  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5d4  0800b5d4  0001b5d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5dc  0800b5dc  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5dc  0800b5dc  0001b5dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5e0  0800b5e0  0001b5e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800b5e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000088  0800b66c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  0800b66c  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003389e  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e41  00000000  00000000  00053956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001228  00000000  00000000  00057798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001060  00000000  00000000  000589c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f44  00000000  00000000  00059a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015565  00000000  00000000  00072964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099253  00000000  00000000  00087ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012111c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c88  00000000  00000000  00121170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006788 	.word	0x08006788

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	08006788 	.word	0x08006788

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b96e 	b.w	8000d50 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	468c      	mov	ip, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	f040 8083 	bne.w	8000ba2 <__udivmoddi4+0x116>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d947      	bls.n	8000b32 <__udivmoddi4+0xa6>
 8000aa2:	fab2 f282 	clz	r2, r2
 8000aa6:	b142      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa8:	f1c2 0020 	rsb	r0, r2, #32
 8000aac:	fa24 f000 	lsr.w	r0, r4, r0
 8000ab0:	4091      	lsls	r1, r2
 8000ab2:	4097      	lsls	r7, r2
 8000ab4:	ea40 0c01 	orr.w	ip, r0, r1
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbbc f6f8 	udiv	r6, ip, r8
 8000ac4:	fa1f fe87 	uxth.w	lr, r7
 8000ac8:	fb08 c116 	mls	r1, r8, r6, ip
 8000acc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ad0:	fb06 f10e 	mul.w	r1, r6, lr
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18fb      	adds	r3, r7, r3
 8000ada:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ade:	f080 8119 	bcs.w	8000d14 <__udivmoddi4+0x288>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8116 	bls.w	8000d14 <__udivmoddi4+0x288>
 8000ae8:	3e02      	subs	r6, #2
 8000aea:	443b      	add	r3, r7
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000af4:	fb08 3310 	mls	r3, r8, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b00:	45a6      	cmp	lr, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	193c      	adds	r4, r7, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8105 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000b0e:	45a6      	cmp	lr, r4
 8000b10:	f240 8102 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000b14:	3802      	subs	r0, #2
 8000b16:	443c      	add	r4, r7
 8000b18:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b1c:	eba4 040e 	sub.w	r4, r4, lr
 8000b20:	2600      	movs	r6, #0
 8000b22:	b11d      	cbz	r5, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c5 4300 	strd	r4, r3, [r5]
 8000b2c:	4631      	mov	r1, r6
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	b902      	cbnz	r2, 8000b36 <__udivmoddi4+0xaa>
 8000b34:	deff      	udf	#255	; 0xff
 8000b36:	fab2 f282 	clz	r2, r2
 8000b3a:	2a00      	cmp	r2, #0
 8000b3c:	d150      	bne.n	8000be0 <__udivmoddi4+0x154>
 8000b3e:	1bcb      	subs	r3, r1, r7
 8000b40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b44:	fa1f f887 	uxth.w	r8, r7
 8000b48:	2601      	movs	r6, #1
 8000b4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b4e:	0c21      	lsrs	r1, r4, #16
 8000b50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b58:	fb08 f30c 	mul.w	r3, r8, ip
 8000b5c:	428b      	cmp	r3, r1
 8000b5e:	d907      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000b60:	1879      	adds	r1, r7, r1
 8000b62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b66:	d202      	bcs.n	8000b6e <__udivmoddi4+0xe2>
 8000b68:	428b      	cmp	r3, r1
 8000b6a:	f200 80e9 	bhi.w	8000d40 <__udivmoddi4+0x2b4>
 8000b6e:	4684      	mov	ip, r0
 8000b70:	1ac9      	subs	r1, r1, r3
 8000b72:	b2a3      	uxth	r3, r4
 8000b74:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b78:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b7c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b80:	fb08 f800 	mul.w	r8, r8, r0
 8000b84:	45a0      	cmp	r8, r4
 8000b86:	d907      	bls.n	8000b98 <__udivmoddi4+0x10c>
 8000b88:	193c      	adds	r4, r7, r4
 8000b8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b8e:	d202      	bcs.n	8000b96 <__udivmoddi4+0x10a>
 8000b90:	45a0      	cmp	r8, r4
 8000b92:	f200 80d9 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000b96:	4618      	mov	r0, r3
 8000b98:	eba4 0408 	sub.w	r4, r4, r8
 8000b9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ba0:	e7bf      	b.n	8000b22 <__udivmoddi4+0x96>
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x12e>
 8000ba6:	2d00      	cmp	r5, #0
 8000ba8:	f000 80b1 	beq.w	8000d0e <__udivmoddi4+0x282>
 8000bac:	2600      	movs	r6, #0
 8000bae:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb2:	4630      	mov	r0, r6
 8000bb4:	4631      	mov	r1, r6
 8000bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bba:	fab3 f683 	clz	r6, r3
 8000bbe:	2e00      	cmp	r6, #0
 8000bc0:	d14a      	bne.n	8000c58 <__udivmoddi4+0x1cc>
 8000bc2:	428b      	cmp	r3, r1
 8000bc4:	d302      	bcc.n	8000bcc <__udivmoddi4+0x140>
 8000bc6:	4282      	cmp	r2, r0
 8000bc8:	f200 80b8 	bhi.w	8000d3c <__udivmoddi4+0x2b0>
 8000bcc:	1a84      	subs	r4, r0, r2
 8000bce:	eb61 0103 	sbc.w	r1, r1, r3
 8000bd2:	2001      	movs	r0, #1
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	2d00      	cmp	r5, #0
 8000bd8:	d0a8      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000bda:	e9c5 4c00 	strd	r4, ip, [r5]
 8000bde:	e7a5      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000be0:	f1c2 0320 	rsb	r3, r2, #32
 8000be4:	fa20 f603 	lsr.w	r6, r0, r3
 8000be8:	4097      	lsls	r7, r2
 8000bea:	fa01 f002 	lsl.w	r0, r1, r2
 8000bee:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf2:	40d9      	lsrs	r1, r3
 8000bf4:	4330      	orrs	r0, r6
 8000bf6:	0c03      	lsrs	r3, r0, #16
 8000bf8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bfc:	fa1f f887 	uxth.w	r8, r7
 8000c00:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c08:	fb06 f108 	mul.w	r1, r6, r8
 8000c0c:	4299      	cmp	r1, r3
 8000c0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x19c>
 8000c14:	18fb      	adds	r3, r7, r3
 8000c16:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c1a:	f080 808d 	bcs.w	8000d38 <__udivmoddi4+0x2ac>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 808a 	bls.w	8000d38 <__udivmoddi4+0x2ac>
 8000c24:	3e02      	subs	r6, #2
 8000c26:	443b      	add	r3, r7
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b281      	uxth	r1, r0
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c38:	fb00 f308 	mul.w	r3, r0, r8
 8000c3c:	428b      	cmp	r3, r1
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x1c4>
 8000c40:	1879      	adds	r1, r7, r1
 8000c42:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c46:	d273      	bcs.n	8000d30 <__udivmoddi4+0x2a4>
 8000c48:	428b      	cmp	r3, r1
 8000c4a:	d971      	bls.n	8000d30 <__udivmoddi4+0x2a4>
 8000c4c:	3802      	subs	r0, #2
 8000c4e:	4439      	add	r1, r7
 8000c50:	1acb      	subs	r3, r1, r3
 8000c52:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c56:	e778      	b.n	8000b4a <__udivmoddi4+0xbe>
 8000c58:	f1c6 0c20 	rsb	ip, r6, #32
 8000c5c:	fa03 f406 	lsl.w	r4, r3, r6
 8000c60:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c64:	431c      	orrs	r4, r3
 8000c66:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c6e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c72:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c76:	431f      	orrs	r7, r3
 8000c78:	0c3b      	lsrs	r3, r7, #16
 8000c7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c7e:	fa1f f884 	uxth.w	r8, r4
 8000c82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c86:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c8a:	fb09 fa08 	mul.w	sl, r9, r8
 8000c8e:	458a      	cmp	sl, r1
 8000c90:	fa02 f206 	lsl.w	r2, r2, r6
 8000c94:	fa00 f306 	lsl.w	r3, r0, r6
 8000c98:	d908      	bls.n	8000cac <__udivmoddi4+0x220>
 8000c9a:	1861      	adds	r1, r4, r1
 8000c9c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ca0:	d248      	bcs.n	8000d34 <__udivmoddi4+0x2a8>
 8000ca2:	458a      	cmp	sl, r1
 8000ca4:	d946      	bls.n	8000d34 <__udivmoddi4+0x2a8>
 8000ca6:	f1a9 0902 	sub.w	r9, r9, #2
 8000caa:	4421      	add	r1, r4
 8000cac:	eba1 010a 	sub.w	r1, r1, sl
 8000cb0:	b2bf      	uxth	r7, r7
 8000cb2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cb6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cba:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cbe:	fb00 f808 	mul.w	r8, r0, r8
 8000cc2:	45b8      	cmp	r8, r7
 8000cc4:	d907      	bls.n	8000cd6 <__udivmoddi4+0x24a>
 8000cc6:	19e7      	adds	r7, r4, r7
 8000cc8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ccc:	d22e      	bcs.n	8000d2c <__udivmoddi4+0x2a0>
 8000cce:	45b8      	cmp	r8, r7
 8000cd0:	d92c      	bls.n	8000d2c <__udivmoddi4+0x2a0>
 8000cd2:	3802      	subs	r0, #2
 8000cd4:	4427      	add	r7, r4
 8000cd6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cda:	eba7 0708 	sub.w	r7, r7, r8
 8000cde:	fba0 8902 	umull	r8, r9, r0, r2
 8000ce2:	454f      	cmp	r7, r9
 8000ce4:	46c6      	mov	lr, r8
 8000ce6:	4649      	mov	r1, r9
 8000ce8:	d31a      	bcc.n	8000d20 <__udivmoddi4+0x294>
 8000cea:	d017      	beq.n	8000d1c <__udivmoddi4+0x290>
 8000cec:	b15d      	cbz	r5, 8000d06 <__udivmoddi4+0x27a>
 8000cee:	ebb3 020e 	subs.w	r2, r3, lr
 8000cf2:	eb67 0701 	sbc.w	r7, r7, r1
 8000cf6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000cfa:	40f2      	lsrs	r2, r6
 8000cfc:	ea4c 0202 	orr.w	r2, ip, r2
 8000d00:	40f7      	lsrs	r7, r6
 8000d02:	e9c5 2700 	strd	r2, r7, [r5]
 8000d06:	2600      	movs	r6, #0
 8000d08:	4631      	mov	r1, r6
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	462e      	mov	r6, r5
 8000d10:	4628      	mov	r0, r5
 8000d12:	e70b      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d14:	4606      	mov	r6, r0
 8000d16:	e6e9      	b.n	8000aec <__udivmoddi4+0x60>
 8000d18:	4618      	mov	r0, r3
 8000d1a:	e6fd      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d1c:	4543      	cmp	r3, r8
 8000d1e:	d2e5      	bcs.n	8000cec <__udivmoddi4+0x260>
 8000d20:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d24:	eb69 0104 	sbc.w	r1, r9, r4
 8000d28:	3801      	subs	r0, #1
 8000d2a:	e7df      	b.n	8000cec <__udivmoddi4+0x260>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	e7d2      	b.n	8000cd6 <__udivmoddi4+0x24a>
 8000d30:	4660      	mov	r0, ip
 8000d32:	e78d      	b.n	8000c50 <__udivmoddi4+0x1c4>
 8000d34:	4681      	mov	r9, r0
 8000d36:	e7b9      	b.n	8000cac <__udivmoddi4+0x220>
 8000d38:	4666      	mov	r6, ip
 8000d3a:	e775      	b.n	8000c28 <__udivmoddi4+0x19c>
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	e74a      	b.n	8000bd6 <__udivmoddi4+0x14a>
 8000d40:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d44:	4439      	add	r1, r7
 8000d46:	e713      	b.n	8000b70 <__udivmoddi4+0xe4>
 8000d48:	3802      	subs	r0, #2
 8000d4a:	443c      	add	r4, r7
 8000d4c:	e724      	b.n	8000b98 <__udivmoddi4+0x10c>
 8000d4e:	bf00      	nop

08000d50 <__aeabi_idiv0>:
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop

08000d54 <I2C_LCD1602_Send_Command>:
#define LCD1_address 		0x4E // A0,A1,A2 OPEN->E

extern I2C_HandleTypeDef hi2c1;

void I2C_LCD1602_Send_Command(unsigned char command)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af02      	add	r7, sp, #8
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
	char command_MSB, command_LSB;
	uint8_t I2C_cmd[4];
	command_MSB = ( command & 0xf0 );
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	f023 030f 	bic.w	r3, r3, #15
 8000d64:	73fb      	strb	r3, [r7, #15]
	command_LSB = ( (command << 4) & 0xf0 ) ;
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	011b      	lsls	r3, r3, #4
 8000d6a:	73bb      	strb	r3, [r7, #14]

	I2C_cmd[ 0 ] = command_MSB | 0x0c ; // P3(lcd on) =1, enable = 1, rs = 0
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	f043 030c 	orr.w	r3, r3, #12
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	723b      	strb	r3, [r7, #8]
	I2C_cmd[ 1 ] = command_MSB | 0x08 ; // P3(lcd on) =1, enable = 0, rs = 0
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	f043 0308 	orr.w	r3, r3, #8
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	727b      	strb	r3, [r7, #9]
	I2C_cmd[ 2 ] = command_LSB | 0x0c ; // P3(lcd on) =1, enable = 1, rs = 0
 8000d80:	7bbb      	ldrb	r3, [r7, #14]
 8000d82:	f043 030c 	orr.w	r3, r3, #12
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	72bb      	strb	r3, [r7, #10]
	I2C_cmd[ 3 ] = command_LSB | 0x08 ; // P3(lcd on) =1, enable = 0, rs = 0
 8000d8a:	7bbb      	ldrb	r3, [r7, #14]
 8000d8c:	f043 0308 	orr.w	r3, r3, #8
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit( &hi2c1, LCD1_address, (uint8_t *) I2C_cmd, 4, 100 );
 8000d94:	f107 0208 	add.w	r2, r7, #8
 8000d98:	2364      	movs	r3, #100	; 0x64
 8000d9a:	9300      	str	r3, [sp, #0]
 8000d9c:	2304      	movs	r3, #4
 8000d9e:	214e      	movs	r1, #78	; 0x4e
 8000da0:	4803      	ldr	r0, [pc, #12]	; (8000db0 <I2C_LCD1602_Send_Command+0x5c>)
 8000da2:	f003 ff01 	bl	8004ba8 <HAL_I2C_Master_Transmit>
}
 8000da6:	bf00      	nop
 8000da8:	3710      	adds	r7, #16
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000220 	.word	0x20000220

08000db4 <I2C_LCD1602_Send_Data>:

void I2C_LCD1602_Send_Data(unsigned char data)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af02      	add	r7, sp, #8
 8000dba:	4603      	mov	r3, r0
 8000dbc:	71fb      	strb	r3, [r7, #7]
	char data_MSB, data_LSB;
	uint8_t I2C_data[4];
	data_MSB = ( data & 0xf0 ) ;
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	f023 030f 	bic.w	r3, r3, #15
 8000dc4:	73fb      	strb	r3, [r7, #15]
	data_LSB =  ( (data << 4) & 0xf0 ) ;
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	011b      	lsls	r3, r3, #4
 8000dca:	73bb      	strb	r3, [r7, #14]

	I2C_data[ 0 ] = data_MSB | 0x0d ; // P3(lcd on) =1, enable = 1, rs = 1
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	f043 030d 	orr.w	r3, r3, #13
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	723b      	strb	r3, [r7, #8]
	I2C_data[ 1 ] = data_MSB | 0x09 ; // P3(lcd on) =1, enable = 0, rs = 1
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	f043 0309 	orr.w	r3, r3, #9
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	727b      	strb	r3, [r7, #9]
	I2C_data[ 2 ] = data_LSB | 0x0d ; // P3(lcd on) =1, enable = 1, rs = 1
 8000de0:	7bbb      	ldrb	r3, [r7, #14]
 8000de2:	f043 030d 	orr.w	r3, r3, #13
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	72bb      	strb	r3, [r7, #10]
	I2C_data[ 3 ] = data_LSB | 0x09 ; // P3(lcd on) =1, enable = 0, rs = 1
 8000dea:	7bbb      	ldrb	r3, [r7, #14]
 8000dec:	f043 0309 	orr.w	r3, r3, #9
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit( &hi2c1, LCD1_address, (uint8_t *) I2C_data, 4, 100 );
 8000df4:	f107 0208 	add.w	r2, r7, #8
 8000df8:	2364      	movs	r3, #100	; 0x64
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	2304      	movs	r3, #4
 8000dfe:	214e      	movs	r1, #78	; 0x4e
 8000e00:	4803      	ldr	r0, [pc, #12]	; (8000e10 <I2C_LCD1602_Send_Data+0x5c>)
 8000e02:	f003 fed1 	bl	8004ba8 <HAL_I2C_Master_Transmit>
}
 8000e06:	bf00      	nop
 8000e08:	3710      	adds	r7, #16
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	20000220 	.word	0x20000220

08000e14 <I2C_LCD1602_Init>:

void I2C_LCD1602_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8000e18:	2032      	movs	r0, #50	; 0x32
 8000e1a:	f002 fb4b 	bl	80034b4 <HAL_Delay>

	I2C_LCD1602_Send_Command( INTERFACE8BIT ); HAL_Delay(5);
 8000e1e:	2030      	movs	r0, #48	; 0x30
 8000e20:	f7ff ff98 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000e24:	2005      	movs	r0, #5
 8000e26:	f002 fb45 	bl	80034b4 <HAL_Delay>
	I2C_LCD1602_Send_Command( INTERFACE8BIT ); HAL_Delay(5);
 8000e2a:	2030      	movs	r0, #48	; 0x30
 8000e2c:	f7ff ff92 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000e30:	2005      	movs	r0, #5
 8000e32:	f002 fb3f 	bl	80034b4 <HAL_Delay>
	I2C_LCD1602_Send_Command( INTERFACE8BIT ); HAL_Delay(5);
 8000e36:	2030      	movs	r0, #48	; 0x30
 8000e38:	f7ff ff8c 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000e3c:	2005      	movs	r0, #5
 8000e3e:	f002 fb39 	bl	80034b4 <HAL_Delay>
	I2C_LCD1602_Send_Command( MODE4bit ); HAL_Delay(5);
 8000e42:	2020      	movs	r0, #32
 8000e44:	f7ff ff86 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000e48:	2005      	movs	r0, #5
 8000e4a:	f002 fb33 	bl	80034b4 <HAL_Delay>

	I2C_LCD1602_Send_Command(FUNCTIONSET ); HAL_Delay(5); // 4bit 2line font5x10
 8000e4e:	202c      	movs	r0, #44	; 0x2c
 8000e50:	f7ff ff80 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000e54:	2005      	movs	r0, #5
 8000e56:	f002 fb2d 	bl	80034b4 <HAL_Delay>
	I2C_LCD1602_Send_Command( DISPLAYON ); HAL_Delay(5);
 8000e5a:	200c      	movs	r0, #12
 8000e5c:	f7ff ff7a 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000e60:	2005      	movs	r0, #5
 8000e62:	f002 fb27 	bl	80034b4 <HAL_Delay>
	I2C_LCD1602_Send_Command( ALLCLR ); HAL_Delay(5);
 8000e66:	2001      	movs	r0, #1
 8000e68:	f7ff ff74 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000e6c:	2005      	movs	r0, #5
 8000e6e:	f002 fb21 	bl	80034b4 <HAL_Delay>
	I2C_LCD1602_Send_Command( ENTMODE ); HAL_Delay(5);
 8000e72:	2006      	movs	r0, #6
 8000e74:	f7ff ff6e 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000e78:	2005      	movs	r0, #5
 8000e7a:	f002 fb1b 	bl	80034b4 <HAL_Delay>
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <I2C_LCD1602_Send_string>:

void I2C_LCD1602_Send_string( char *string)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
	while( * string ) I2C_LCD1602_Send_Data( *string++ );
 8000e8a:	e006      	b.n	8000e9a <I2C_LCD1602_Send_string+0x18>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	1c5a      	adds	r2, r3, #1
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff ff8d 	bl	8000db4 <I2C_LCD1602_Send_Data>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d1f4      	bne.n	8000e8c <I2C_LCD1602_Send_string+0xa>
}
 8000ea2:	bf00      	nop
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <I2C_LCD1602_GotoXY>:
void I2C_LCD1602_GotoXY(char x, char y)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	460a      	mov	r2, r1
 8000eb6:	71fb      	strb	r3, [r7, #7]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	71bb      	strb	r3, [r7, #6]
	if( !y ) I2C_LCD1602_Send_Command( 0x80 | x );
 8000ebc:	79bb      	ldrb	r3, [r7, #6]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d107      	bne.n	8000ed2 <I2C_LCD1602_GotoXY+0x26>
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff ff42 	bl	8000d54 <I2C_LCD1602_Send_Command>
	else I2C_LCD1602_Send_Command( 0xC0 | x );
}
 8000ed0:	e006      	b.n	8000ee0 <I2C_LCD1602_GotoXY+0x34>
	else I2C_LCD1602_Send_Command( 0xC0 | x );
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ff3a 	bl	8000d54 <I2C_LCD1602_Send_Command>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <I2C_LCD1602_Send_String_XY>:

void I2C_LCD1602_Send_String_XY( char x, char y, char *string )
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	603a      	str	r2, [r7, #0]
 8000ef2:	71fb      	strb	r3, [r7, #7]
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	71bb      	strb	r3, [r7, #6]
	I2C_LCD1602_GotoXY( x , y );
 8000ef8:	79ba      	ldrb	r2, [r7, #6]
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4611      	mov	r1, r2
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff ffd4 	bl	8000eac <I2C_LCD1602_GotoXY>
	I2C_LCD1602_Send_string( string );
 8000f04:	6838      	ldr	r0, [r7, #0]
 8000f06:	f7ff ffbc 	bl	8000e82 <I2C_LCD1602_Send_string>
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <I2C_LCD1602_Clear>:
void I2C_LCD1602_BlinkOff(void) 	{ I2C_LCD1602_Send_Command( DISPLAYON & ~0x01); }
void I2C_LCD1602_CursorOn(void) 	{ I2C_LCD1602_Send_Command( DISPLAYON | 0x02); }
void I2C_LCD1602_CursorOff(void) 	{ I2C_LCD1602_Send_Command( DISPLAYON & ~0x02); }

void I2C_LCD1602_Clear()
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	af00      	add	r7, sp, #0
/*	I2C_LCD1602_Send_Command (0x80);
	for (int i=0; i<70; i++)
	{
		I2C_LCD1602_Send_Data (' ');
	}*/
	I2C_LCD1602_Send_Command(ALLCLR); HAL_Delay(1);
 8000f16:	2001      	movs	r0, #1
 8000f18:	f7ff ff1c 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	f002 fac9 	bl	80034b4 <HAL_Delay>
	I2C_LCD1602_Send_Command(0x80); HAL_Delay(1);
 8000f22:	2080      	movs	r0, #128	; 0x80
 8000f24:	f7ff ff16 	bl	8000d54 <I2C_LCD1602_Send_Command>
 8000f28:	2001      	movs	r0, #1
 8000f2a:	f002 fac3 	bl	80034b4 <HAL_Delay>
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <Buzzer_OnOff>:
	return (status == HAL_OK ? len : 0);
}

// =================  Buzzer function ======================
void Buzzer_OnOff(int times)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	for(int i=0;i< times ; i++)
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	e012      	b.n	8000f68 <Buzzer_OnOff+0x34>
	{
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET); HAL_Delay(10);
 8000f42:	2201      	movs	r2, #1
 8000f44:	2102      	movs	r1, #2
 8000f46:	480d      	ldr	r0, [pc, #52]	; (8000f7c <Buzzer_OnOff+0x48>)
 8000f48:	f003 fcd0 	bl	80048ec <HAL_GPIO_WritePin>
 8000f4c:	200a      	movs	r0, #10
 8000f4e:	f002 fab1 	bl	80034b4 <HAL_Delay>
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET); HAL_Delay(10);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2102      	movs	r1, #2
 8000f56:	4809      	ldr	r0, [pc, #36]	; (8000f7c <Buzzer_OnOff+0x48>)
 8000f58:	f003 fcc8 	bl	80048ec <HAL_GPIO_WritePin>
 8000f5c:	200a      	movs	r0, #10
 8000f5e:	f002 faa9 	bl	80034b4 <HAL_Delay>
	for(int i=0;i< times ; i++)
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	3301      	adds	r3, #1
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fa      	ldr	r2, [r7, #12]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	dbe8      	blt.n	8000f42 <Buzzer_OnOff+0xe>
	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40020400 	.word	0x40020400

08000f80 <Key_input>:


unsigned char key_flag = 0;

unsigned char Key_input(void)			// input key KEY1~KEY4
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
  unsigned char key;

  key = GPIOB->IDR & 0x000000F0;		// any key pressed ?
 8000f86:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <Key_input+0x58>)
 8000f88:	691b      	ldr	r3, [r3, #16]
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	f023 030f 	bic.w	r3, r3, #15
 8000f90:	71fb      	strb	r3, [r7, #7]
  if(key == 0xF0)						// if no key, check key off
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	2bf0      	cmp	r3, #240	; 0xf0
 8000f96:	d10d      	bne.n	8000fb4 <Key_input+0x34>
    { if(key_flag == 0)
 8000f98:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <Key_input+0x5c>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <Key_input+0x24>
        return key;
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	e014      	b.n	8000fce <Key_input+0x4e>
      else
        { HAL_Delay(20);
 8000fa4:	2014      	movs	r0, #20
 8000fa6:	f002 fa85 	bl	80034b4 <HAL_Delay>
          key_flag = 0;
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <Key_input+0x5c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
          return key;
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	e00c      	b.n	8000fce <Key_input+0x4e>
        }
    }
  else									// if key input, check continuous key
    { if(key_flag != 0)					// if continuous key, treat as no key input
 8000fb4:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <Key_input+0x5c>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <Key_input+0x40>
        //return 0xF0;
    	return key;
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	e006      	b.n	8000fce <Key_input+0x4e>
      else								// if new key, beep and delay for debounce
        { Buzzer_OnOff(1);
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	f7ff ffb7 	bl	8000f34 <Buzzer_OnOff>
          key_flag = 1;
 8000fc6:	4b05      	ldr	r3, [pc, #20]	; (8000fdc <Key_input+0x5c>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	701a      	strb	r2, [r3, #0]
          return key;
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
        }
    }
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40020400 	.word	0x40020400
 8000fdc:	200000a4 	.word	0x200000a4

08000fe0 <Average_ADC>:
// =================  End of Key function  ====================

// =================  ADC input(Noise clear) ==================
uint16_t Average_ADC(uint16_t NumSum,uint8_t NumAvg, uint16_t *Adc)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	603a      	str	r2, [r7, #0]
 8000fea:	80fb      	strh	r3, [r7, #6]
 8000fec:	460b      	mov	r3, r1
 8000fee:	717b      	strb	r3, [r7, #5]
	double SumAdc =0, AvgAdc=0;
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	f04f 0300 	mov.w	r3, #0
 8000ff8:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for(int j=0; j < NumAvg ;j++ ) {
 8001008:	2300      	movs	r3, #0
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	e040      	b.n	8001090 <Average_ADC+0xb0>
		for(int i=0; i< NumSum ; i++ ) {
 800100e:	2300      	movs	r3, #0
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	e011      	b.n	8001038 <Average_ADC+0x58>
			SumAdc += Adc[0];
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fa83 	bl	8000524 <__aeabi_i2d>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001026:	f7ff f931 	bl	800028c <__adddf3>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for(int i=0; i< NumSum ; i++ ) {
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	3301      	adds	r3, #1
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	88fb      	ldrh	r3, [r7, #6]
 800103a:	68ba      	ldr	r2, [r7, #8]
 800103c:	429a      	cmp	r2, r3
 800103e:	dbe9      	blt.n	8001014 <Average_ADC+0x34>
		}
		AvgAdc += (uint16_t)( SumAdc / NumSum );
 8001040:	88fb      	ldrh	r3, [r7, #6]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fa6e 	bl	8000524 <__aeabi_i2d>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001050:	f7ff fbfc 	bl	800084c <__aeabi_ddiv>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	4610      	mov	r0, r2
 800105a:	4619      	mov	r1, r3
 800105c:	f7ff fcde 	bl	8000a1c <__aeabi_d2uiz>
 8001060:	4603      	mov	r3, r0
 8001062:	b29b      	uxth	r3, r3
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fa5d 	bl	8000524 <__aeabi_i2d>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001072:	f7ff f90b 	bl	800028c <__adddf3>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	e9c7 2304 	strd	r2, r3, [r7, #16]
		SumAdc = 0;
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	f04f 0300 	mov.w	r3, #0
 8001086:	e9c7 2306 	strd	r2, r3, [r7, #24]
	for(int j=0; j < NumAvg ;j++ ) {
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	3301      	adds	r3, #1
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	797b      	ldrb	r3, [r7, #5]
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	429a      	cmp	r2, r3
 8001096:	dbba      	blt.n	800100e <Average_ADC+0x2e>
	}
	AvgAdc =(uint16_t)(AvgAdc /NumAvg );
 8001098:	797b      	ldrb	r3, [r7, #5]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fa42 	bl	8000524 <__aeabi_i2d>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010a8:	f7ff fbd0 	bl	800084c <__aeabi_ddiv>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	4610      	mov	r0, r2
 80010b2:	4619      	mov	r1, r3
 80010b4:	f7ff fcb2 	bl	8000a1c <__aeabi_d2uiz>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fa21 	bl	8000504 <__aeabi_ui2d>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	return (uint16_t)AvgAdc;
 80010ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010ce:	f7ff fca5 	bl	8000a1c <__aeabi_d2uiz>
 80010d2:	4603      	mov	r3, r0
 80010d4:	b29b      	uxth	r3, r3
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3720      	adds	r7, #32
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010e6:	463b      	mov	r3, r7
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010f2:	4b21      	ldr	r3, [pc, #132]	; (8001178 <MX_ADC1_Init+0x98>)
 80010f4:	4a21      	ldr	r2, [pc, #132]	; (800117c <MX_ADC1_Init+0x9c>)
 80010f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010f8:	4b1f      	ldr	r3, [pc, #124]	; (8001178 <MX_ADC1_Init+0x98>)
 80010fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010fe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001100:	4b1d      	ldr	r3, [pc, #116]	; (8001178 <MX_ADC1_Init+0x98>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001106:	4b1c      	ldr	r3, [pc, #112]	; (8001178 <MX_ADC1_Init+0x98>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800110c:	4b1a      	ldr	r3, [pc, #104]	; (8001178 <MX_ADC1_Init+0x98>)
 800110e:	2201      	movs	r2, #1
 8001110:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001112:	4b19      	ldr	r3, [pc, #100]	; (8001178 <MX_ADC1_Init+0x98>)
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800111a:	4b17      	ldr	r3, [pc, #92]	; (8001178 <MX_ADC1_Init+0x98>)
 800111c:	2200      	movs	r2, #0
 800111e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001120:	4b15      	ldr	r3, [pc, #84]	; (8001178 <MX_ADC1_Init+0x98>)
 8001122:	4a17      	ldr	r2, [pc, #92]	; (8001180 <MX_ADC1_Init+0xa0>)
 8001124:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001126:	4b14      	ldr	r3, [pc, #80]	; (8001178 <MX_ADC1_Init+0x98>)
 8001128:	2200      	movs	r2, #0
 800112a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800112c:	4b12      	ldr	r3, [pc, #72]	; (8001178 <MX_ADC1_Init+0x98>)
 800112e:	2201      	movs	r2, #1
 8001130:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001132:	4b11      	ldr	r3, [pc, #68]	; (8001178 <MX_ADC1_Init+0x98>)
 8001134:	2201      	movs	r2, #1
 8001136:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800113a:	4b0f      	ldr	r3, [pc, #60]	; (8001178 <MX_ADC1_Init+0x98>)
 800113c:	2201      	movs	r2, #1
 800113e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001140:	480d      	ldr	r0, [pc, #52]	; (8001178 <MX_ADC1_Init+0x98>)
 8001142:	f002 f9db 	bl	80034fc <HAL_ADC_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800114c:	f000 fca0 	bl	8001a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001150:	2301      	movs	r3, #1
 8001152:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001154:	2301      	movs	r3, #1
 8001156:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001158:	2304      	movs	r3, #4
 800115a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800115c:	463b      	mov	r3, r7
 800115e:	4619      	mov	r1, r3
 8001160:	4805      	ldr	r0, [pc, #20]	; (8001178 <MX_ADC1_Init+0x98>)
 8001162:	f002 fb1d 	bl	80037a0 <HAL_ADC_ConfigChannel>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800116c:	f000 fc90 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001170:	bf00      	nop
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000178 	.word	0x20000178
 800117c:	40012000 	.word	0x40012000
 8001180:	0f000001 	.word	0x0f000001

08001184 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08a      	sub	sp, #40	; 0x28
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a2f      	ldr	r2, [pc, #188]	; (8001260 <HAL_ADC_MspInit+0xdc>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d157      	bne.n	8001256 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
 80011aa:	4b2e      	ldr	r3, [pc, #184]	; (8001264 <HAL_ADC_MspInit+0xe0>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ae:	4a2d      	ldr	r2, [pc, #180]	; (8001264 <HAL_ADC_MspInit+0xe0>)
 80011b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011b4:	6453      	str	r3, [r2, #68]	; 0x44
 80011b6:	4b2b      	ldr	r3, [pc, #172]	; (8001264 <HAL_ADC_MspInit+0xe0>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	4b27      	ldr	r3, [pc, #156]	; (8001264 <HAL_ADC_MspInit+0xe0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	4a26      	ldr	r2, [pc, #152]	; (8001264 <HAL_ADC_MspInit+0xe0>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6313      	str	r3, [r2, #48]	; 0x30
 80011d2:	4b24      	ldr	r3, [pc, #144]	; (8001264 <HAL_ADC_MspInit+0xe0>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011de:	2302      	movs	r3, #2
 80011e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e2:	2303      	movs	r3, #3
 80011e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	481d      	ldr	r0, [pc, #116]	; (8001268 <HAL_ADC_MspInit+0xe4>)
 80011f2:	f003 f9f7 	bl	80045e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011f6:	4b1d      	ldr	r3, [pc, #116]	; (800126c <HAL_ADC_MspInit+0xe8>)
 80011f8:	4a1d      	ldr	r2, [pc, #116]	; (8001270 <HAL_ADC_MspInit+0xec>)
 80011fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <HAL_ADC_MspInit+0xe8>)
 80011fe:	2200      	movs	r2, #0
 8001200:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001202:	4b1a      	ldr	r3, [pc, #104]	; (800126c <HAL_ADC_MspInit+0xe8>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001208:	4b18      	ldr	r3, [pc, #96]	; (800126c <HAL_ADC_MspInit+0xe8>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800120e:	4b17      	ldr	r3, [pc, #92]	; (800126c <HAL_ADC_MspInit+0xe8>)
 8001210:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001214:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001216:	4b15      	ldr	r3, [pc, #84]	; (800126c <HAL_ADC_MspInit+0xe8>)
 8001218:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800121c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800121e:	4b13      	ldr	r3, [pc, #76]	; (800126c <HAL_ADC_MspInit+0xe8>)
 8001220:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001224:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <HAL_ADC_MspInit+0xe8>)
 8001228:	f44f 7280 	mov.w	r2, #256	; 0x100
 800122c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800122e:	4b0f      	ldr	r3, [pc, #60]	; (800126c <HAL_ADC_MspInit+0xe8>)
 8001230:	2200      	movs	r2, #0
 8001232:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001234:	4b0d      	ldr	r3, [pc, #52]	; (800126c <HAL_ADC_MspInit+0xe8>)
 8001236:	2200      	movs	r2, #0
 8001238:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800123a:	480c      	ldr	r0, [pc, #48]	; (800126c <HAL_ADC_MspInit+0xe8>)
 800123c:	f002 fe62 	bl	8003f04 <HAL_DMA_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001246:	f000 fc23 	bl	8001a90 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a07      	ldr	r2, [pc, #28]	; (800126c <HAL_ADC_MspInit+0xe8>)
 800124e:	639a      	str	r2, [r3, #56]	; 0x38
 8001250:	4a06      	ldr	r2, [pc, #24]	; (800126c <HAL_ADC_MspInit+0xe8>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001256:	bf00      	nop
 8001258:	3728      	adds	r7, #40	; 0x28
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40012000 	.word	0x40012000
 8001264:	40023800 	.word	0x40023800
 8001268:	40020000 	.word	0x40020000
 800126c:	200001c0 	.word	0x200001c0
 8001270:	40026410 	.word	0x40026410

08001274 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <MX_DMA_Init+0x3c>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	4a0b      	ldr	r2, [pc, #44]	; (80012b0 <MX_DMA_Init+0x3c>)
 8001284:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001288:	6313      	str	r3, [r2, #48]	; 0x30
 800128a:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <MX_DMA_Init+0x3c>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	2038      	movs	r0, #56	; 0x38
 800129c:	f002 fdfb 	bl	8003e96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012a0:	2038      	movs	r0, #56	; 0x38
 80012a2:	f002 fe14 	bl	8003ece <HAL_NVIC_EnableIRQ>

}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800

080012b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	; 0x28
 80012b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
 80012c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	4b3c      	ldr	r3, [pc, #240]	; (80013c0 <MX_GPIO_Init+0x10c>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a3b      	ldr	r2, [pc, #236]	; (80013c0 <MX_GPIO_Init+0x10c>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <MX_GPIO_Init+0x10c>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	4b35      	ldr	r3, [pc, #212]	; (80013c0 <MX_GPIO_Init+0x10c>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	4a34      	ldr	r2, [pc, #208]	; (80013c0 <MX_GPIO_Init+0x10c>)
 80012f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012f4:	6313      	str	r3, [r2, #48]	; 0x30
 80012f6:	4b32      	ldr	r3, [pc, #200]	; (80013c0 <MX_GPIO_Init+0x10c>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	4b2e      	ldr	r3, [pc, #184]	; (80013c0 <MX_GPIO_Init+0x10c>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	4a2d      	ldr	r2, [pc, #180]	; (80013c0 <MX_GPIO_Init+0x10c>)
 800130c:	f043 0301 	orr.w	r3, r3, #1
 8001310:	6313      	str	r3, [r2, #48]	; 0x30
 8001312:	4b2b      	ldr	r3, [pc, #172]	; (80013c0 <MX_GPIO_Init+0x10c>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	607b      	str	r3, [r7, #4]
 8001322:	4b27      	ldr	r3, [pc, #156]	; (80013c0 <MX_GPIO_Init+0x10c>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	4a26      	ldr	r2, [pc, #152]	; (80013c0 <MX_GPIO_Init+0x10c>)
 8001328:	f043 0302 	orr.w	r3, r3, #2
 800132c:	6313      	str	r3, [r2, #48]	; 0x30
 800132e:	4b24      	ldr	r3, [pc, #144]	; (80013c0 <MX_GPIO_Init+0x10c>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800133a:	2200      	movs	r2, #0
 800133c:	2120      	movs	r1, #32
 800133e:	4821      	ldr	r0, [pc, #132]	; (80013c4 <MX_GPIO_Init+0x110>)
 8001340:	f003 fad4 	bl	80048ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8001344:	2200      	movs	r2, #0
 8001346:	2102      	movs	r1, #2
 8001348:	481f      	ldr	r0, [pc, #124]	; (80013c8 <MX_GPIO_Init+0x114>)
 800134a:	f003 facf 	bl	80048ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800134e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001354:	4b1d      	ldr	r3, [pc, #116]	; (80013cc <MX_GPIO_Init+0x118>)
 8001356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	4619      	mov	r1, r3
 8001362:	481b      	ldr	r0, [pc, #108]	; (80013d0 <MX_GPIO_Init+0x11c>)
 8001364:	f003 f93e 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001368:	2320      	movs	r3, #32
 800136a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136c:	2301      	movs	r3, #1
 800136e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	4619      	mov	r1, r3
 800137e:	4811      	ldr	r0, [pc, #68]	; (80013c4 <MX_GPIO_Init+0x110>)
 8001380:	f003 f930 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8001384:	2302      	movs	r3, #2
 8001386:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001388:	2301      	movs	r3, #1
 800138a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001390:	2300      	movs	r3, #0
 8001392:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	480b      	ldr	r0, [pc, #44]	; (80013c8 <MX_GPIO_Init+0x114>)
 800139c:	f003 f922 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Down_Pin|Right_Pin|Up_Pin|Left_Pin;
 80013a0:	23f0      	movs	r3, #240	; 0xf0
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a4:	2300      	movs	r3, #0
 80013a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4619      	mov	r1, r3
 80013b2:	4805      	ldr	r0, [pc, #20]	; (80013c8 <MX_GPIO_Init+0x114>)
 80013b4:	f003 f916 	bl	80045e4 <HAL_GPIO_Init>

}
 80013b8:	bf00      	nop
 80013ba:	3728      	adds	r7, #40	; 0x28
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40023800 	.word	0x40023800
 80013c4:	40020000 	.word	0x40020000
 80013c8:	40020400 	.word	0x40020400
 80013cc:	10210000 	.word	0x10210000
 80013d0:	40020800 	.word	0x40020800

080013d4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013d8:	4b12      	ldr	r3, [pc, #72]	; (8001424 <MX_I2C1_Init+0x50>)
 80013da:	4a13      	ldr	r2, [pc, #76]	; (8001428 <MX_I2C1_Init+0x54>)
 80013dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013de:	4b11      	ldr	r3, [pc, #68]	; (8001424 <MX_I2C1_Init+0x50>)
 80013e0:	4a12      	ldr	r2, [pc, #72]	; (800142c <MX_I2C1_Init+0x58>)
 80013e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <MX_I2C1_Init+0x50>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013ea:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <MX_I2C1_Init+0x50>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <MX_I2C1_Init+0x50>)
 80013f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f8:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <MX_I2C1_Init+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <MX_I2C1_Init+0x50>)
 8001400:	2200      	movs	r2, #0
 8001402:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001404:	4b07      	ldr	r3, [pc, #28]	; (8001424 <MX_I2C1_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <MX_I2C1_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001410:	4804      	ldr	r0, [pc, #16]	; (8001424 <MX_I2C1_Init+0x50>)
 8001412:	f003 fa85 	bl	8004920 <HAL_I2C_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800141c:	f000 fb38 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001420:	bf00      	nop
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000220 	.word	0x20000220
 8001428:	40005400 	.word	0x40005400
 800142c:	000186a0 	.word	0x000186a0

08001430 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	; 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a19      	ldr	r2, [pc, #100]	; (80014b4 <HAL_I2C_MspInit+0x84>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d12c      	bne.n	80014ac <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	4b18      	ldr	r3, [pc, #96]	; (80014b8 <HAL_I2C_MspInit+0x88>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a17      	ldr	r2, [pc, #92]	; (80014b8 <HAL_I2C_MspInit+0x88>)
 800145c:	f043 0302 	orr.w	r3, r3, #2
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
 8001462:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <HAL_I2C_MspInit+0x88>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800146e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001472:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001474:	2312      	movs	r3, #18
 8001476:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001478:	2301      	movs	r3, #1
 800147a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147c:	2303      	movs	r3, #3
 800147e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001480:	2304      	movs	r3, #4
 8001482:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	4619      	mov	r1, r3
 800148a:	480c      	ldr	r0, [pc, #48]	; (80014bc <HAL_I2C_MspInit+0x8c>)
 800148c:	f003 f8aa 	bl	80045e4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001490:	2300      	movs	r3, #0
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	4b08      	ldr	r3, [pc, #32]	; (80014b8 <HAL_I2C_MspInit+0x88>)
 8001496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001498:	4a07      	ldr	r2, [pc, #28]	; (80014b8 <HAL_I2C_MspInit+0x88>)
 800149a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800149e:	6413      	str	r3, [r2, #64]	; 0x40
 80014a0:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <HAL_I2C_MspInit+0x88>)
 80014a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014ac:	bf00      	nop
 80014ae:	3728      	adds	r7, #40	; 0x28
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40005400 	.word	0x40005400
 80014b8:	40023800 	.word	0x40023800
 80014bc:	40020400 	.word	0x40020400

080014c0 <Time_count>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void u8g_xyputs( uint8_t x, uint8_t y, char *str, uint8_t battery_status);
void Time_count()
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
	Second++;
 80014c4:	4b15      	ldr	r3, [pc, #84]	; (800151c <Time_count+0x5c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	3301      	adds	r3, #1
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	4b13      	ldr	r3, [pc, #76]	; (800151c <Time_count+0x5c>)
 80014ce:	701a      	strb	r2, [r3, #0]
	if( Second > 59 )	{
 80014d0:	4b12      	ldr	r3, [pc, #72]	; (800151c <Time_count+0x5c>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b3b      	cmp	r3, #59	; 0x3b
 80014d6:	d908      	bls.n	80014ea <Time_count+0x2a>
	  Minute ++;		Second = 0;
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <Time_count+0x60>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	3301      	adds	r3, #1
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <Time_count+0x60>)
 80014e2:	701a      	strb	r2, [r3, #0]
 80014e4:	4b0d      	ldr	r3, [pc, #52]	; (800151c <Time_count+0x5c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]
	}
	if (Minute > 59 ) 	{
 80014ea:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <Time_count+0x60>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b3b      	cmp	r3, #59	; 0x3b
 80014f0:	d908      	bls.n	8001504 <Time_count+0x44>
	  Hour++;			 Minute =0;
 80014f2:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <Time_count+0x64>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	3301      	adds	r3, #1
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <Time_count+0x64>)
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	4b08      	ldr	r3, [pc, #32]	; (8001520 <Time_count+0x60>)
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
	}
	if( Hour > 11) Hour = 0;
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <Time_count+0x64>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b0b      	cmp	r3, #11
 800150a:	d902      	bls.n	8001512 <Time_count+0x52>
 800150c:	4b05      	ldr	r3, [pc, #20]	; (8001524 <Time_count+0x64>)
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]
}
 8001512:	bf00      	nop
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	200000e6 	.word	0x200000e6
 8001520:	200000e5 	.word	0x200000e5
 8001524:	200000e4 	.word	0x200000e4

08001528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800152e:	f001 ff4f 	bl	80033d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001532:	f000 f8a1 	bl	8001678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001536:	f7ff febd 	bl	80012b4 <MX_GPIO_Init>
  MX_DMA_Init();
 800153a:	f7ff fe9b 	bl	8001274 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800153e:	f000 fb5b 	bl	8001bf8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001542:	f7ff fdcd 	bl	80010e0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001546:	f7ff ff45 	bl	80013d4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)Adc_Value, 1);
 800154a:	f107 0310 	add.w	r3, r7, #16
 800154e:	2201      	movs	r2, #1
 8001550:	4619      	mov	r1, r3
 8001552:	483c      	ldr	r0, [pc, #240]	; (8001644 <main+0x11c>)
 8001554:	f002 f816 	bl	8003584 <HAL_ADC_Start_DMA>

  u8g_InitComFn(&u8g,&u8g_dev_ssd1306_128x64_i2c,u8g_com_hw_i2c_fn);
 8001558:	4a3b      	ldr	r2, [pc, #236]	; (8001648 <main+0x120>)
 800155a:	493c      	ldr	r1, [pc, #240]	; (800164c <main+0x124>)
 800155c:	483c      	ldr	r0, [pc, #240]	; (8001650 <main+0x128>)
 800155e:	f001 fb2a 	bl	8002bb6 <u8g_InitComFn>

  I2C_LCD1602_Init();
 8001562:	f7ff fc57 	bl	8000e14 <I2C_LCD1602_Init>

  I2C_LCD1602_Send_String_XY( 0 , 0, "Welcom Zeus");
 8001566:	4a3b      	ldr	r2, [pc, #236]	; (8001654 <main+0x12c>)
 8001568:	2100      	movs	r1, #0
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff fcbc 	bl	8000ee8 <I2C_LCD1602_Send_String_XY>
  I2C_LCD1602_Send_String_XY( 0 , 1, "I2C PCF8574");
 8001570:	4a39      	ldr	r2, [pc, #228]	; (8001658 <main+0x130>)
 8001572:	2101      	movs	r1, #1
 8001574:	2000      	movs	r0, #0
 8001576:	f7ff fcb7 	bl	8000ee8 <I2C_LCD1602_Send_String_XY>
  HAL_Delay(2000);
 800157a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800157e:	f001 ff99 	bl	80034b4 <HAL_Delay>
  I2C_LCD1602_Clear();
 8001582:	f7ff fcc6 	bl	8000f12 <I2C_LCD1602_Clear>

  sprintf( str, "start");
 8001586:	463b      	mov	r3, r7
 8001588:	4934      	ldr	r1, [pc, #208]	; (800165c <main+0x134>)
 800158a:	4618      	mov	r0, r3
 800158c:	f004 fcce 	bl	8005f2c <siprintf>
  I2C_LCD1602_Send_string(str);
 8001590:	463b      	mov	r3, r7
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fc75 	bl	8000e82 <I2C_LCD1602_Send_string>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  Buzzer_OnOff(1);
 8001598:	2001      	movs	r0, #1
 800159a:	f7ff fccb 	bl	8000f34 <Buzzer_OnOff>

  uint16_t AvgAdc=0;
 800159e:	2300      	movs	r3, #0
 80015a0:	82bb      	strh	r3, [r7, #20]
  uint16_t count = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	82fb      	strh	r3, [r7, #22]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  u8g_xyputs( 10, 55, "Zeus SSD1306",count++);
 80015a6:	8afb      	ldrh	r3, [r7, #22]
 80015a8:	1c5a      	adds	r2, r3, #1
 80015aa:	82fa      	strh	r2, [r7, #22]
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	4a2c      	ldr	r2, [pc, #176]	; (8001660 <main+0x138>)
 80015b0:	2137      	movs	r1, #55	; 0x37
 80015b2:	200a      	movs	r0, #10
 80015b4:	f000 f9f8 	bl	80019a8 <u8g_xyputs>
	  	  Time_count();
 80015b8:	f7ff ff82 	bl	80014c0 <Time_count>
	  	  if( count >100 ) count = 0;
 80015bc:	8afb      	ldrh	r3, [r7, #22]
 80015be:	2b64      	cmp	r3, #100	; 0x64
 80015c0:	d901      	bls.n	80015c6 <main+0x9e>
 80015c2:	2300      	movs	r3, #0
 80015c4:	82fb      	strh	r3, [r7, #22]

	  AvgAdc = Average_ADC(200, 10,Adc_Value);
 80015c6:	f107 0310 	add.w	r3, r7, #16
 80015ca:	461a      	mov	r2, r3
 80015cc:	210a      	movs	r1, #10
 80015ce:	20c8      	movs	r0, #200	; 0xc8
 80015d0:	f7ff fd06 	bl	8000fe0 <Average_ADC>
 80015d4:	4603      	mov	r3, r0
 80015d6:	82bb      	strh	r3, [r7, #20]

	  sprintf( str, "ADC : %4d", AvgAdc );
 80015d8:	8aba      	ldrh	r2, [r7, #20]
 80015da:	463b      	mov	r3, r7
 80015dc:	4921      	ldr	r1, [pc, #132]	; (8001664 <main+0x13c>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f004 fca4 	bl	8005f2c <siprintf>
	  I2C_LCD1602_Send_String_XY( 0 , 0, str);
 80015e4:	463b      	mov	r3, r7
 80015e6:	461a      	mov	r2, r3
 80015e8:	2100      	movs	r1, #0
 80015ea:	2000      	movs	r0, #0
 80015ec:	f7ff fc7c 	bl	8000ee8 <I2C_LCD1602_Send_String_XY>

	  //HAL_Delay(500);



	  switch( Key_input() ) {
 80015f0:	f7ff fcc6 	bl	8000f80 <Key_input>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2be0      	cmp	r3, #224	; 0xe0
 80015f8:	d00f      	beq.n	800161a <main+0xf2>
 80015fa:	2be0      	cmp	r3, #224	; 0xe0
 80015fc:	dc1f      	bgt.n	800163e <main+0x116>
 80015fe:	2bd0      	cmp	r3, #208	; 0xd0
 8001600:	d011      	beq.n	8001626 <main+0xfe>
 8001602:	2bd0      	cmp	r3, #208	; 0xd0
 8001604:	dc1b      	bgt.n	800163e <main+0x116>
 8001606:	2b70      	cmp	r3, #112	; 0x70
 8001608:	d013      	beq.n	8001632 <main+0x10a>
 800160a:	2bb0      	cmp	r3, #176	; 0xb0
 800160c:	d117      	bne.n	800163e <main+0x116>
	  case KEY_UP:
		  I2C_LCD1602_Send_String_XY( 0 , 1, "UP    pressed");
 800160e:	4a16      	ldr	r2, [pc, #88]	; (8001668 <main+0x140>)
 8001610:	2101      	movs	r1, #1
 8001612:	2000      	movs	r0, #0
 8001614:	f7ff fc68 	bl	8000ee8 <I2C_LCD1602_Send_String_XY>
		  break;
 8001618:	e012      	b.n	8001640 <main+0x118>

	  case KEY_DOWN:
		  I2C_LCD1602_Send_String_XY( 0 , 1, "DOWN  pressed");
 800161a:	4a14      	ldr	r2, [pc, #80]	; (800166c <main+0x144>)
 800161c:	2101      	movs	r1, #1
 800161e:	2000      	movs	r0, #0
 8001620:	f7ff fc62 	bl	8000ee8 <I2C_LCD1602_Send_String_XY>
		  break;
 8001624:	e00c      	b.n	8001640 <main+0x118>

	  case KEY_RIGHT:
		  I2C_LCD1602_Send_String_XY( 0 , 1, "RIGHT pressed");
 8001626:	4a12      	ldr	r2, [pc, #72]	; (8001670 <main+0x148>)
 8001628:	2101      	movs	r1, #1
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff fc5c 	bl	8000ee8 <I2C_LCD1602_Send_String_XY>
		  break;
 8001630:	e006      	b.n	8001640 <main+0x118>

	  case KEY_LEFT:
		  I2C_LCD1602_Send_String_XY( 0 , 1, "LEFT  pressed");
 8001632:	4a10      	ldr	r2, [pc, #64]	; (8001674 <main+0x14c>)
 8001634:	2101      	movs	r1, #1
 8001636:	2000      	movs	r0, #0
 8001638:	f7ff fc56 	bl	8000ee8 <I2C_LCD1602_Send_String_XY>
		  break;
 800163c:	e000      	b.n	8001640 <main+0x118>

	  default:
		  break;
 800163e:	bf00      	nop
	  u8g_xyputs( 10, 55, "Zeus SSD1306",count++);
 8001640:	e7b1      	b.n	80015a6 <main+0x7e>
 8001642:	bf00      	nop
 8001644:	20000178 	.word	0x20000178
 8001648:	08001cdd 	.word	0x08001cdd
 800164c:	20000010 	.word	0x20000010
 8001650:	200000a8 	.word	0x200000a8
 8001654:	080067a0 	.word	0x080067a0
 8001658:	080067ac 	.word	0x080067ac
 800165c:	080067b8 	.word	0x080067b8
 8001660:	080067c0 	.word	0x080067c0
 8001664:	080067d0 	.word	0x080067d0
 8001668:	080067dc 	.word	0x080067dc
 800166c:	080067ec 	.word	0x080067ec
 8001670:	080067fc 	.word	0x080067fc
 8001674:	0800680c 	.word	0x0800680c

08001678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b094      	sub	sp, #80	; 0x50
 800167c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800167e:	f107 0320 	add.w	r3, r7, #32
 8001682:	2230      	movs	r2, #48	; 0x30
 8001684:	2100      	movs	r1, #0
 8001686:	4618      	mov	r0, r3
 8001688:	f004 fc48 	bl	8005f1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800168c:	f107 030c 	add.w	r3, r7, #12
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	4b28      	ldr	r3, [pc, #160]	; (8001744 <SystemClock_Config+0xcc>)
 80016a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a4:	4a27      	ldr	r2, [pc, #156]	; (8001744 <SystemClock_Config+0xcc>)
 80016a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016aa:	6413      	str	r3, [r2, #64]	; 0x40
 80016ac:	4b25      	ldr	r3, [pc, #148]	; (8001744 <SystemClock_Config+0xcc>)
 80016ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b4:	60bb      	str	r3, [r7, #8]
 80016b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	4b22      	ldr	r3, [pc, #136]	; (8001748 <SystemClock_Config+0xd0>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016c4:	4a20      	ldr	r2, [pc, #128]	; (8001748 <SystemClock_Config+0xd0>)
 80016c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016ca:	6013      	str	r3, [r2, #0]
 80016cc:	4b1e      	ldr	r3, [pc, #120]	; (8001748 <SystemClock_Config+0xd0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016d4:	607b      	str	r3, [r7, #4]
 80016d6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016d8:	2301      	movs	r3, #1
 80016da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016e0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016e2:	2302      	movs	r3, #2
 80016e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016ec:	2308      	movs	r3, #8
 80016ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80016f0:	2354      	movs	r3, #84	; 0x54
 80016f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016f4:	2302      	movs	r3, #2
 80016f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016f8:	2307      	movs	r3, #7
 80016fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016fc:	f107 0320 	add.w	r3, r7, #32
 8001700:	4618      	mov	r0, r3
 8001702:	f003 fd59 	bl	80051b8 <HAL_RCC_OscConfig>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800170c:	f000 f9c0 	bl	8001a90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001710:	230f      	movs	r3, #15
 8001712:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001714:	2302      	movs	r3, #2
 8001716:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800171c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001720:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001726:	f107 030c 	add.w	r3, r7, #12
 800172a:	2102      	movs	r1, #2
 800172c:	4618      	mov	r0, r3
 800172e:	f003 ffbb 	bl	80056a8 <HAL_RCC_ClockConfig>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001738:	f000 f9aa 	bl	8001a90 <Error_Handler>
  }
}
 800173c:	bf00      	nop
 800173e:	3750      	adds	r7, #80	; 0x50
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40023800 	.word	0x40023800
 8001748:	40007000 	.word	0x40007000

0800174c <u8g_battery_status>:

/* USER CODE BEGIN 4 */

void u8g_battery_status(uint8_t x, uint8_t y, uint8_t percentage)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af02      	add	r7, sp, #8
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
 8001756:	460b      	mov	r3, r1
 8001758:	71bb      	strb	r3, [r7, #6]
 800175a:	4613      	mov	r3, r2
 800175c:	717b      	strb	r3, [r7, #5]
	char str[5];
	u8g_DrawFrame(&u8g, x, y, 18, 7); // battery
 800175e:	79ba      	ldrb	r2, [r7, #6]
 8001760:	79f9      	ldrb	r1, [r7, #7]
 8001762:	2307      	movs	r3, #7
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	2312      	movs	r3, #18
 8001768:	488c      	ldr	r0, [pc, #560]	; (800199c <u8g_battery_status+0x250>)
 800176a:	f001 fd95 	bl	8003298 <u8g_DrawFrame>
	u8g_DrawFrame(&u8g, x+18,y+(5/2), 2,3); //battery
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	3312      	adds	r3, #18
 8001772:	b2d9      	uxtb	r1, r3
 8001774:	79bb      	ldrb	r3, [r7, #6]
 8001776:	3302      	adds	r3, #2
 8001778:	b2da      	uxtb	r2, r3
 800177a:	2303      	movs	r3, #3
 800177c:	9300      	str	r3, [sp, #0]
 800177e:	2302      	movs	r3, #2
 8001780:	4886      	ldr	r0, [pc, #536]	; (800199c <u8g_battery_status+0x250>)
 8001782:	f001 fd89 	bl	8003298 <u8g_DrawFrame>
	uint8_t battery_step = 5;
 8001786:	2305      	movs	r3, #5
 8001788:	73fb      	strb	r3, [r7, #15]
	if( percentage > 90 ) 		battery_step =5;
 800178a:	797b      	ldrb	r3, [r7, #5]
 800178c:	2b5a      	cmp	r3, #90	; 0x5a
 800178e:	d902      	bls.n	8001796 <u8g_battery_status+0x4a>
 8001790:	2305      	movs	r3, #5
 8001792:	73fb      	strb	r3, [r7, #15]
 8001794:	e01c      	b.n	80017d0 <u8g_battery_status+0x84>
	else if (percentage <= 10 )	battery_step =0;
 8001796:	797b      	ldrb	r3, [r7, #5]
 8001798:	2b0a      	cmp	r3, #10
 800179a:	d802      	bhi.n	80017a2 <u8g_battery_status+0x56>
 800179c:	2300      	movs	r3, #0
 800179e:	73fb      	strb	r3, [r7, #15]
 80017a0:	e016      	b.n	80017d0 <u8g_battery_status+0x84>
	else if (percentage <= 20 )	battery_step =1;
 80017a2:	797b      	ldrb	r3, [r7, #5]
 80017a4:	2b14      	cmp	r3, #20
 80017a6:	d802      	bhi.n	80017ae <u8g_battery_status+0x62>
 80017a8:	2301      	movs	r3, #1
 80017aa:	73fb      	strb	r3, [r7, #15]
 80017ac:	e010      	b.n	80017d0 <u8g_battery_status+0x84>
	else if (percentage <= 40 )	battery_step =2;
 80017ae:	797b      	ldrb	r3, [r7, #5]
 80017b0:	2b28      	cmp	r3, #40	; 0x28
 80017b2:	d802      	bhi.n	80017ba <u8g_battery_status+0x6e>
 80017b4:	2302      	movs	r3, #2
 80017b6:	73fb      	strb	r3, [r7, #15]
 80017b8:	e00a      	b.n	80017d0 <u8g_battery_status+0x84>
	else if (percentage <= 60 )	battery_step =3;
 80017ba:	797b      	ldrb	r3, [r7, #5]
 80017bc:	2b3c      	cmp	r3, #60	; 0x3c
 80017be:	d802      	bhi.n	80017c6 <u8g_battery_status+0x7a>
 80017c0:	2303      	movs	r3, #3
 80017c2:	73fb      	strb	r3, [r7, #15]
 80017c4:	e004      	b.n	80017d0 <u8g_battery_status+0x84>
	else if (percentage <= 80 )	battery_step =4;
 80017c6:	797b      	ldrb	r3, [r7, #5]
 80017c8:	2b50      	cmp	r3, #80	; 0x50
 80017ca:	d801      	bhi.n	80017d0 <u8g_battery_status+0x84>
 80017cc:	2304      	movs	r3, #4
 80017ce:	73fb      	strb	r3, [r7, #15]

	switch( battery_step )
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	3b01      	subs	r3, #1
 80017d4:	2b04      	cmp	r3, #4
 80017d6:	f200 80c6 	bhi.w	8001966 <u8g_battery_status+0x21a>
 80017da:	a201      	add	r2, pc, #4	; (adr r2, 80017e0 <u8g_battery_status+0x94>)
 80017dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e0:	080017f5 	.word	0x080017f5
 80017e4:	0800180f 	.word	0x0800180f
 80017e8:	08001841 	.word	0x08001841
 80017ec:	0800188b 	.word	0x0800188b
 80017f0:	080018ed 	.word	0x080018ed
	{
	case 1:
		u8g_draw_box(&u8g,x+2,y+1,2,5);
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	3302      	adds	r3, #2
 80017f8:	b2d9      	uxtb	r1, r3
 80017fa:	79bb      	ldrb	r3, [r7, #6]
 80017fc:	3301      	adds	r3, #1
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	2305      	movs	r3, #5
 8001802:	9300      	str	r3, [sp, #0]
 8001804:	2302      	movs	r3, #2
 8001806:	4865      	ldr	r0, [pc, #404]	; (800199c <u8g_battery_status+0x250>)
 8001808:	f001 fd8c 	bl	8003324 <u8g_draw_box>
		break;
 800180c:	e0ab      	b.n	8001966 <u8g_battery_status+0x21a>
	case 2:
		u8g_draw_box(&u8g,x+2,y+1,2,5);
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	3302      	adds	r3, #2
 8001812:	b2d9      	uxtb	r1, r3
 8001814:	79bb      	ldrb	r3, [r7, #6]
 8001816:	3301      	adds	r3, #1
 8001818:	b2da      	uxtb	r2, r3
 800181a:	2305      	movs	r3, #5
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	2302      	movs	r3, #2
 8001820:	485e      	ldr	r0, [pc, #376]	; (800199c <u8g_battery_status+0x250>)
 8001822:	f001 fd7f 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+5,y+1,2,5);
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	3305      	adds	r3, #5
 800182a:	b2d9      	uxtb	r1, r3
 800182c:	79bb      	ldrb	r3, [r7, #6]
 800182e:	3301      	adds	r3, #1
 8001830:	b2da      	uxtb	r2, r3
 8001832:	2305      	movs	r3, #5
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	2302      	movs	r3, #2
 8001838:	4858      	ldr	r0, [pc, #352]	; (800199c <u8g_battery_status+0x250>)
 800183a:	f001 fd73 	bl	8003324 <u8g_draw_box>
		break;
 800183e:	e092      	b.n	8001966 <u8g_battery_status+0x21a>
	case 3:
		u8g_draw_box(&u8g,x+2,y+1,2,5);
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	3302      	adds	r3, #2
 8001844:	b2d9      	uxtb	r1, r3
 8001846:	79bb      	ldrb	r3, [r7, #6]
 8001848:	3301      	adds	r3, #1
 800184a:	b2da      	uxtb	r2, r3
 800184c:	2305      	movs	r3, #5
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	2302      	movs	r3, #2
 8001852:	4852      	ldr	r0, [pc, #328]	; (800199c <u8g_battery_status+0x250>)
 8001854:	f001 fd66 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+5,y+1,2,5);
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	3305      	adds	r3, #5
 800185c:	b2d9      	uxtb	r1, r3
 800185e:	79bb      	ldrb	r3, [r7, #6]
 8001860:	3301      	adds	r3, #1
 8001862:	b2da      	uxtb	r2, r3
 8001864:	2305      	movs	r3, #5
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	2302      	movs	r3, #2
 800186a:	484c      	ldr	r0, [pc, #304]	; (800199c <u8g_battery_status+0x250>)
 800186c:	f001 fd5a 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+8,y+1,2,5);
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	3308      	adds	r3, #8
 8001874:	b2d9      	uxtb	r1, r3
 8001876:	79bb      	ldrb	r3, [r7, #6]
 8001878:	3301      	adds	r3, #1
 800187a:	b2da      	uxtb	r2, r3
 800187c:	2305      	movs	r3, #5
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	2302      	movs	r3, #2
 8001882:	4846      	ldr	r0, [pc, #280]	; (800199c <u8g_battery_status+0x250>)
 8001884:	f001 fd4e 	bl	8003324 <u8g_draw_box>
		break;
 8001888:	e06d      	b.n	8001966 <u8g_battery_status+0x21a>
	case 4:
		u8g_draw_box(&u8g,x+2,y+1,2,5);
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	3302      	adds	r3, #2
 800188e:	b2d9      	uxtb	r1, r3
 8001890:	79bb      	ldrb	r3, [r7, #6]
 8001892:	3301      	adds	r3, #1
 8001894:	b2da      	uxtb	r2, r3
 8001896:	2305      	movs	r3, #5
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	2302      	movs	r3, #2
 800189c:	483f      	ldr	r0, [pc, #252]	; (800199c <u8g_battery_status+0x250>)
 800189e:	f001 fd41 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+5,y+1,2,5);
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	3305      	adds	r3, #5
 80018a6:	b2d9      	uxtb	r1, r3
 80018a8:	79bb      	ldrb	r3, [r7, #6]
 80018aa:	3301      	adds	r3, #1
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	2305      	movs	r3, #5
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	2302      	movs	r3, #2
 80018b4:	4839      	ldr	r0, [pc, #228]	; (800199c <u8g_battery_status+0x250>)
 80018b6:	f001 fd35 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+8,y+1,2,5);
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	3308      	adds	r3, #8
 80018be:	b2d9      	uxtb	r1, r3
 80018c0:	79bb      	ldrb	r3, [r7, #6]
 80018c2:	3301      	adds	r3, #1
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	2305      	movs	r3, #5
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2302      	movs	r3, #2
 80018cc:	4833      	ldr	r0, [pc, #204]	; (800199c <u8g_battery_status+0x250>)
 80018ce:	f001 fd29 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+11,y+1,2,5);
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	330b      	adds	r3, #11
 80018d6:	b2d9      	uxtb	r1, r3
 80018d8:	79bb      	ldrb	r3, [r7, #6]
 80018da:	3301      	adds	r3, #1
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	2305      	movs	r3, #5
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	2302      	movs	r3, #2
 80018e4:	482d      	ldr	r0, [pc, #180]	; (800199c <u8g_battery_status+0x250>)
 80018e6:	f001 fd1d 	bl	8003324 <u8g_draw_box>
		break;
 80018ea:	e03c      	b.n	8001966 <u8g_battery_status+0x21a>
	case 5:
		u8g_draw_box(&u8g,x+2,y+1,2,5);
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	3302      	adds	r3, #2
 80018f0:	b2d9      	uxtb	r1, r3
 80018f2:	79bb      	ldrb	r3, [r7, #6]
 80018f4:	3301      	adds	r3, #1
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	2305      	movs	r3, #5
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	2302      	movs	r3, #2
 80018fe:	4827      	ldr	r0, [pc, #156]	; (800199c <u8g_battery_status+0x250>)
 8001900:	f001 fd10 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+5,y+1,2,5);
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	3305      	adds	r3, #5
 8001908:	b2d9      	uxtb	r1, r3
 800190a:	79bb      	ldrb	r3, [r7, #6]
 800190c:	3301      	adds	r3, #1
 800190e:	b2da      	uxtb	r2, r3
 8001910:	2305      	movs	r3, #5
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	2302      	movs	r3, #2
 8001916:	4821      	ldr	r0, [pc, #132]	; (800199c <u8g_battery_status+0x250>)
 8001918:	f001 fd04 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+8,y+1,2,5);
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	3308      	adds	r3, #8
 8001920:	b2d9      	uxtb	r1, r3
 8001922:	79bb      	ldrb	r3, [r7, #6]
 8001924:	3301      	adds	r3, #1
 8001926:	b2da      	uxtb	r2, r3
 8001928:	2305      	movs	r3, #5
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	2302      	movs	r3, #2
 800192e:	481b      	ldr	r0, [pc, #108]	; (800199c <u8g_battery_status+0x250>)
 8001930:	f001 fcf8 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+11,y+1,2,5);
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	330b      	adds	r3, #11
 8001938:	b2d9      	uxtb	r1, r3
 800193a:	79bb      	ldrb	r3, [r7, #6]
 800193c:	3301      	adds	r3, #1
 800193e:	b2da      	uxtb	r2, r3
 8001940:	2305      	movs	r3, #5
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	2302      	movs	r3, #2
 8001946:	4815      	ldr	r0, [pc, #84]	; (800199c <u8g_battery_status+0x250>)
 8001948:	f001 fcec 	bl	8003324 <u8g_draw_box>
		u8g_draw_box(&u8g,x+14,y+1,2,5);
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	330e      	adds	r3, #14
 8001950:	b2d9      	uxtb	r1, r3
 8001952:	79bb      	ldrb	r3, [r7, #6]
 8001954:	3301      	adds	r3, #1
 8001956:	b2da      	uxtb	r2, r3
 8001958:	2305      	movs	r3, #5
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	2302      	movs	r3, #2
 800195e:	480f      	ldr	r0, [pc, #60]	; (800199c <u8g_battery_status+0x250>)
 8001960:	f001 fce0 	bl	8003324 <u8g_draw_box>
		break;
 8001964:	bf00      	nop
	}
	u8g_SetFont( &u8g, u8g_font_courB08 );
 8001966:	490e      	ldr	r1, [pc, #56]	; (80019a0 <u8g_battery_status+0x254>)
 8001968:	480c      	ldr	r0, [pc, #48]	; (800199c <u8g_battery_status+0x250>)
 800196a:	f000 ffb9 	bl	80028e0 <u8g_SetFont>
	sprintf( str, "%d%%",percentage);
 800196e:	797a      	ldrb	r2, [r7, #5]
 8001970:	f107 0308 	add.w	r3, r7, #8
 8001974:	490b      	ldr	r1, [pc, #44]	; (80019a4 <u8g_battery_status+0x258>)
 8001976:	4618      	mov	r0, r3
 8001978:	f004 fad8 	bl	8005f2c <siprintf>
	u8g_DrawStr( &u8g,  x-25,  y+7, str );
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	3b19      	subs	r3, #25
 8001980:	b2d9      	uxtb	r1, r3
 8001982:	79bb      	ldrb	r3, [r7, #6]
 8001984:	3307      	adds	r3, #7
 8001986:	b2da      	uxtb	r2, r3
 8001988:	f107 0308 	add.w	r3, r7, #8
 800198c:	4803      	ldr	r0, [pc, #12]	; (800199c <u8g_battery_status+0x250>)
 800198e:	f000 fee2 	bl	8002756 <u8g_DrawStr>
}
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200000a8 	.word	0x200000a8
 80019a0:	08006898 	.word	0x08006898
 80019a4:	0800681c 	.word	0x0800681c

080019a8 <u8g_xyputs>:
void u8g_xyputs( uint8_t x, uint8_t y, char *str, uint8_t battery_status)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08c      	sub	sp, #48	; 0x30
 80019ac:	af02      	add	r7, sp, #8
 80019ae:	603a      	str	r2, [r7, #0]
 80019b0:	461a      	mov	r2, r3
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
 80019b6:	460b      	mov	r3, r1
 80019b8:	71bb      	strb	r3, [r7, #6]
 80019ba:	4613      	mov	r3, r2
 80019bc:	717b      	strb	r3, [r7, #5]
	char Str_HM[20],Str_Sec[10];
	sprintf( Str_HM, "%02d:%02d", Hour, Minute);
 80019be:	4b2b      	ldr	r3, [pc, #172]	; (8001a6c <u8g_xyputs+0xc4>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	461a      	mov	r2, r3
 80019c4:	4b2a      	ldr	r3, [pc, #168]	; (8001a70 <u8g_xyputs+0xc8>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	f107 0014 	add.w	r0, r7, #20
 80019cc:	4929      	ldr	r1, [pc, #164]	; (8001a74 <u8g_xyputs+0xcc>)
 80019ce:	f004 faad 	bl	8005f2c <siprintf>
	sprintf( Str_Sec, "%02d", Second);
 80019d2:	4b29      	ldr	r3, [pc, #164]	; (8001a78 <u8g_xyputs+0xd0>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	461a      	mov	r2, r3
 80019d8:	f107 0308 	add.w	r3, r7, #8
 80019dc:	4927      	ldr	r1, [pc, #156]	; (8001a7c <u8g_xyputs+0xd4>)
 80019de:	4618      	mov	r0, r3
 80019e0:	f004 faa4 	bl	8005f2c <siprintf>
	u8g_FirstPage(&u8g);
 80019e4:	4826      	ldr	r0, [pc, #152]	; (8001a80 <u8g_xyputs+0xd8>)
 80019e6:	f001 f8fe 	bl	8002be6 <u8g_FirstPage>
	do
	{
		u8g_SetFont( &u8g, u8g_font_courB10 );
 80019ea:	4926      	ldr	r1, [pc, #152]	; (8001a84 <u8g_xyputs+0xdc>)
 80019ec:	4824      	ldr	r0, [pc, #144]	; (8001a80 <u8g_xyputs+0xd8>)
 80019ee:	f000 ff77 	bl	80028e0 <u8g_SetFont>
		u8g_DrawStr( &u8g,  x,  y, str );
 80019f2:	79ba      	ldrb	r2, [r7, #6]
 80019f4:	79f9      	ldrb	r1, [r7, #7]
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	4821      	ldr	r0, [pc, #132]	; (8001a80 <u8g_xyputs+0xd8>)
 80019fa:	f000 feac 	bl	8002756 <u8g_DrawStr>

		//u8g_DrawBitmap(&u8g,10,1,16,52,Zeus_logo);
		u8g_SetFont( &u8g, u8g_font_osb21 );
 80019fe:	4922      	ldr	r1, [pc, #136]	; (8001a88 <u8g_xyputs+0xe0>)
 8001a00:	481f      	ldr	r0, [pc, #124]	; (8001a80 <u8g_xyputs+0xd8>)
 8001a02:	f000 ff6d 	bl	80028e0 <u8g_SetFont>
		u8g_DrawStr( &u8g, 35,40,&Str_HM[0]);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	2228      	movs	r2, #40	; 0x28
 8001a0c:	2123      	movs	r1, #35	; 0x23
 8001a0e:	481c      	ldr	r0, [pc, #112]	; (8001a80 <u8g_xyputs+0xd8>)
 8001a10:	f000 fea1 	bl	8002756 <u8g_DrawStr>

		u8g_SetFont( &u8g, u8g_font_gdb11 );
 8001a14:	491d      	ldr	r1, [pc, #116]	; (8001a8c <u8g_xyputs+0xe4>)
 8001a16:	481a      	ldr	r0, [pc, #104]	; (8001a80 <u8g_xyputs+0xd8>)
 8001a18:	f000 ff62 	bl	80028e0 <u8g_SetFont>
		u8g_DrawStr( &u8g, 108,38,&Str_Sec[0]);
 8001a1c:	f107 0308 	add.w	r3, r7, #8
 8001a20:	2226      	movs	r2, #38	; 0x26
 8001a22:	216c      	movs	r1, #108	; 0x6c
 8001a24:	4816      	ldr	r0, [pc, #88]	; (8001a80 <u8g_xyputs+0xd8>)
 8001a26:	f000 fe96 	bl	8002756 <u8g_DrawStr>

		u8g_battery_status(100,6,battery_status);
 8001a2a:	797b      	ldrb	r3, [r7, #5]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	2106      	movs	r1, #6
 8001a30:	2064      	movs	r0, #100	; 0x64
 8001a32:	f7ff fe8b 	bl	800174c <u8g_battery_status>


		u8g_DrawFrame(&u8g,2,2,126,62);
 8001a36:	233e      	movs	r3, #62	; 0x3e
 8001a38:	9300      	str	r3, [sp, #0]
 8001a3a:	237e      	movs	r3, #126	; 0x7e
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	2102      	movs	r1, #2
 8001a40:	480f      	ldr	r0, [pc, #60]	; (8001a80 <u8g_xyputs+0xd8>)
 8001a42:	f001 fc29 	bl	8003298 <u8g_DrawFrame>
		u8g_DrawFrame(&u8g,1,1,127,63);
 8001a46:	233f      	movs	r3, #63	; 0x3f
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	237f      	movs	r3, #127	; 0x7f
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	2101      	movs	r1, #1
 8001a50:	480b      	ldr	r0, [pc, #44]	; (8001a80 <u8g_xyputs+0xd8>)
 8001a52:	f001 fc21 	bl	8003298 <u8g_DrawFrame>
	} while( u8g_NextPage(&u8g));
 8001a56:	480a      	ldr	r0, [pc, #40]	; (8001a80 <u8g_xyputs+0xd8>)
 8001a58:	f001 f8d3 	bl	8002c02 <u8g_NextPage>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1c3      	bne.n	80019ea <u8g_xyputs+0x42>
}
 8001a62:	bf00      	nop
 8001a64:	bf00      	nop
 8001a66:	3728      	adds	r7, #40	; 0x28
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	200000e4 	.word	0x200000e4
 8001a70:	200000e5 	.word	0x200000e5
 8001a74:	08006824 	.word	0x08006824
 8001a78:	200000e6 	.word	0x200000e6
 8001a7c:	08006830 	.word	0x08006830
 8001a80:	200000a8 	.word	0x200000a8
 8001a84:	08007214 	.word	0x08007214
 8001a88:	0800900c 	.word	0x0800900c
 8001a8c:	08007f30 	.word	0x08007f30

08001a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
	...

08001aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <HAL_MspInit+0x4c>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	4a0f      	ldr	r2, [pc, #60]	; (8001aec <HAL_MspInit+0x4c>)
 8001ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	; (8001aec <HAL_MspInit+0x4c>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	603b      	str	r3, [r7, #0]
 8001ac6:	4b09      	ldr	r3, [pc, #36]	; (8001aec <HAL_MspInit+0x4c>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	4a08      	ldr	r2, [pc, #32]	; (8001aec <HAL_MspInit+0x4c>)
 8001acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad2:	4b06      	ldr	r3, [pc, #24]	; (8001aec <HAL_MspInit+0x4c>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ada:	603b      	str	r3, [r7, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ade:	2007      	movs	r0, #7
 8001ae0:	f002 f9ce 	bl	8003e80 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40023800 	.word	0x40023800

08001af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <HardFault_Handler+0x4>

08001b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <MemManage_Handler+0x4>

08001b0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0e:	e7fe      	b.n	8001b0e <BusFault_Handler+0x4>

08001b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <UsageFault_Handler+0x4>

08001b16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b44:	f001 fc96 	bl	8003474 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b50:	4802      	ldr	r0, [pc, #8]	; (8001b5c <DMA2_Stream0_IRQHandler+0x10>)
 8001b52:	f002 fadd 	bl	8004110 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200001c0 	.word	0x200001c0

08001b60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b68:	4a14      	ldr	r2, [pc, #80]	; (8001bbc <_sbrk+0x5c>)
 8001b6a:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <_sbrk+0x60>)
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b74:	4b13      	ldr	r3, [pc, #76]	; (8001bc4 <_sbrk+0x64>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d102      	bne.n	8001b82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b7c:	4b11      	ldr	r3, [pc, #68]	; (8001bc4 <_sbrk+0x64>)
 8001b7e:	4a12      	ldr	r2, [pc, #72]	; (8001bc8 <_sbrk+0x68>)
 8001b80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b82:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d207      	bcs.n	8001ba0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b90:	f004 f99a 	bl	8005ec8 <__errno>
 8001b94:	4603      	mov	r3, r0
 8001b96:	220c      	movs	r2, #12
 8001b98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	e009      	b.n	8001bb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba0:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <_sbrk+0x64>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ba6:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <_sbrk+0x64>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	4a05      	ldr	r2, [pc, #20]	; (8001bc4 <_sbrk+0x64>)
 8001bb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20018000 	.word	0x20018000
 8001bc0:	00000400 	.word	0x00000400
 8001bc4:	200000e8 	.word	0x200000e8
 8001bc8:	200002d0 	.word	0x200002d0

08001bcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <SystemInit+0x28>)
 8001bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bd6:	4a07      	ldr	r2, [pc, #28]	; (8001bf4 <SystemInit+0x28>)
 8001bd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <SystemInit+0x28>)
 8001be2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001be6:	609a      	str	r2, [r3, #8]
#endif
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001bfe:	4a12      	ldr	r2, [pc, #72]	; (8001c48 <MX_USART2_UART_Init+0x50>)
 8001c00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c02:	4b10      	ldr	r3, [pc, #64]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001c04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c1c:	4b09      	ldr	r3, [pc, #36]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001c1e:	220c      	movs	r2, #12
 8001c20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c22:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c28:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c2e:	4805      	ldr	r0, [pc, #20]	; (8001c44 <MX_USART2_UART_Init+0x4c>)
 8001c30:	f003 ff34 	bl	8005a9c <HAL_UART_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c3a:	f7ff ff29 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000274 	.word	0x20000274
 8001c48:	40004400 	.word	0x40004400

08001c4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a19      	ldr	r2, [pc, #100]	; (8001cd0 <HAL_UART_MspInit+0x84>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d12b      	bne.n	8001cc6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b18      	ldr	r3, [pc, #96]	; (8001cd4 <HAL_UART_MspInit+0x88>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	4a17      	ldr	r2, [pc, #92]	; (8001cd4 <HAL_UART_MspInit+0x88>)
 8001c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c7e:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <HAL_UART_MspInit+0x88>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <HAL_UART_MspInit+0x88>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	4a10      	ldr	r2, [pc, #64]	; (8001cd4 <HAL_UART_MspInit+0x88>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	; (8001cd4 <HAL_UART_MspInit+0x88>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ca6:	230c      	movs	r3, #12
 8001ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cb6:	2307      	movs	r3, #7
 8001cb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4805      	ldr	r0, [pc, #20]	; (8001cd8 <HAL_UART_MspInit+0x8c>)
 8001cc2:	f002 fc8f 	bl	80045e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001cc6:	bf00      	nop
 8001cc8:	3728      	adds	r7, #40	; 0x28
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40004400 	.word	0x40004400
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40020000 	.word	0x40020000

08001cdc <u8g_com_hw_i2c_fn>:
	 usleep(10);
 }
   
   
 uint8_t u8g_com_hw_i2c_fn(u8g_t *u8g, uint8_t msg, uint8_t arg_val, void *arg_ptr)  
 {  
 8001cdc:	b590      	push	{r4, r7, lr}
 8001cde:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
 8001ce2:	af02      	add	r7, sp, #8
 8001ce4:	f107 040c 	add.w	r4, r7, #12
 8001ce8:	6020      	str	r0, [r4, #0]
 8001cea:	4608      	mov	r0, r1
 8001cec:	4611      	mov	r1, r2
 8001cee:	1d3a      	adds	r2, r7, #4
 8001cf0:	6013      	str	r3, [r2, #0]
 8001cf2:	f107 030b 	add.w	r3, r7, #11
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	701a      	strb	r2, [r3, #0]
 8001cfa:	f107 030a 	add.w	r3, r7, #10
 8001cfe:	460a      	mov	r2, r1
 8001d00:	701a      	strb	r2, [r3, #0]
  switch(msg)  
 8001d02:	f107 030b 	add.w	r3, r7, #11
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b07      	cmp	r3, #7
 8001d0a:	d86a      	bhi.n	8001de2 <u8g_com_hw_i2c_fn+0x106>
 8001d0c:	a201      	add	r2, pc, #4	; (adr r2, 8001d14 <u8g_com_hw_i2c_fn+0x38>)
 8001d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d12:	bf00      	nop
 8001d14:	08001de3 	.word	0x08001de3
 8001d18:	08001de3 	.word	0x08001de3
 8001d1c:	08001d35 	.word	0x08001d35
 8001d20:	08001de3 	.word	0x08001de3
 8001d24:	08001de3 	.word	0x08001de3
 8001d28:	08001d4f 	.word	0x08001d4f
 8001d2c:	08001d77 	.word	0x08001d77
 8001d30:	08001d77 	.word	0x08001d77
    break;  
   
   case U8G_COM_MSG_ADDRESS:           /* define cmd (arg_val = 0) or data mode (arg_val = 1) */  
	   //HAL_Delay(1);
	   //u8g_10MicroDelay();
    if (arg_val == 0)  
 8001d34:	f107 030a 	add.w	r3, r7, #10
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d103      	bne.n	8001d46 <u8g_com_hw_i2c_fn+0x6a>
    {  
         control = 0;  
 8001d3e:	4b2c      	ldr	r3, [pc, #176]	; (8001df0 <u8g_com_hw_i2c_fn+0x114>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	701a      	strb	r2, [r3, #0]
    }  
    else  
    {  
         control = 0x40;  
    }  
    break;  
 8001d44:	e04d      	b.n	8001de2 <u8g_com_hw_i2c_fn+0x106>
         control = 0x40;  
 8001d46:	4b2a      	ldr	r3, [pc, #168]	; (8001df0 <u8g_com_hw_i2c_fn+0x114>)
 8001d48:	2240      	movs	r2, #64	; 0x40
 8001d4a:	701a      	strb	r2, [r3, #0]
    break;  
 8001d4c:	e049      	b.n	8001de2 <u8g_com_hw_i2c_fn+0x106>
   
   case U8G_COM_MSG_WRITE_BYTE:  
   {  
        uint8_t buffer[2];  
        buffer[0] = control;  
 8001d4e:	4b28      	ldr	r3, [pc, #160]	; (8001df0 <u8g_com_hw_i2c_fn+0x114>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	f887 33fc 	strb.w	r3, [r7, #1020]	; 0x3fc
        buffer[1] = arg_val;  
 8001d56:	f107 030a 	add.w	r3, r7, #10
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	f887 33fd 	strb.w	r3, [r7, #1021]	; 0x3fd
        HAL_I2C_Master_Transmit(&I2C_HANDLER, DEVICE_ADDRESS, (uint8_t*) buffer, 2, I2C_TIMEOUT);  
 8001d60:	f507 727f 	add.w	r2, r7, #1020	; 0x3fc
 8001d64:	f242 7310 	movw	r3, #10000	; 0x2710
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	2178      	movs	r1, #120	; 0x78
 8001d6e:	4821      	ldr	r0, [pc, #132]	; (8001df4 <u8g_com_hw_i2c_fn+0x118>)
 8001d70:	f002 ff1a 	bl	8004ba8 <HAL_I2C_Master_Transmit>
   }  
        break;  
 8001d74:	e035      	b.n	8001de2 <u8g_com_hw_i2c_fn+0x106>
   
   case U8G_COM_MSG_WRITE_SEQ:  
   case U8G_COM_MSG_WRITE_SEQ_P:  
   {  
        uint8_t buffer[DATA_BUFFER_SIZE];  
           uint8_t *ptr = arg_ptr;  
 8001d76:	1d3b      	adds	r3, r7, #4
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
           buffer[0] = control;  
 8001d7e:	4b1c      	ldr	r3, [pc, #112]	; (8001df0 <u8g_com_hw_i2c_fn+0x114>)
 8001d80:	781a      	ldrb	r2, [r3, #0]
 8001d82:	f107 0314 	add.w	r3, r7, #20
 8001d86:	701a      	strb	r2, [r3, #0]
           for (int i = 1; i <= arg_val; i++)
 8001d88:	2301      	movs	r3, #1
 8001d8a:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
 8001d8e:	e011      	b.n	8001db4 <u8g_com_hw_i2c_fn+0xd8>
           {  
                buffer[i] = *(ptr++);
 8001d90:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8001d94:	1c5a      	adds	r2, r3, #1
 8001d96:	f8c7 2404 	str.w	r2, [r7, #1028]	; 0x404
 8001d9a:	7819      	ldrb	r1, [r3, #0]
 8001d9c:	f107 0214 	add.w	r2, r7, #20
 8001da0:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8001da4:	4413      	add	r3, r2
 8001da6:	460a      	mov	r2, r1
 8001da8:	701a      	strb	r2, [r3, #0]
           for (int i = 1; i <= arg_val; i++)
 8001daa:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8001dae:	3301      	adds	r3, #1
 8001db0:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
 8001db4:	f107 030a 	add.w	r3, r7, #10
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	f8d7 2400 	ldr.w	r2, [r7, #1024]	; 0x400
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	dde6      	ble.n	8001d90 <u8g_com_hw_i2c_fn+0xb4>
           }  
           HAL_I2C_Master_Transmit(&I2C_HANDLER, DEVICE_ADDRESS, (uint8_t *)buffer, arg_val+1, I2C_TIMEOUT);  
 8001dc2:	f107 030a 	add.w	r3, r7, #10
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	3301      	adds	r3, #1
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	f107 0214 	add.w	r2, r7, #20
 8001dd2:	f242 7110 	movw	r1, #10000	; 0x2710
 8001dd6:	9100      	str	r1, [sp, #0]
 8001dd8:	2178      	movs	r1, #120	; 0x78
 8001dda:	4806      	ldr	r0, [pc, #24]	; (8001df4 <u8g_com_hw_i2c_fn+0x118>)
 8001ddc:	f002 fee4 	bl	8004ba8 <HAL_I2C_Master_Transmit>
   }  
   
    break;  
 8001de0:	bf00      	nop
  }  
  return 1;  
 8001de2:	2301      	movs	r3, #1
 }  
 8001de4:	4618      	mov	r0, r3
 8001de6:	f207 470c 	addw	r7, r7, #1036	; 0x40c
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd90      	pop	{r4, r7, pc}
 8001dee:	bf00      	nop
 8001df0:	200000ec 	.word	0x200000ec
 8001df4:	20000220 	.word	0x20000220

08001df8 <u8g_IsBBXIntersection>:
  }
}


uint8_t u8g_IsBBXIntersection(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w, u8g_uint_t h)
{
 8001df8:	b490      	push	{r4, r7}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	4608      	mov	r0, r1
 8001e02:	4611      	mov	r1, r2
 8001e04:	461a      	mov	r2, r3
 8001e06:	4603      	mov	r3, r0
 8001e08:	70fb      	strb	r3, [r7, #3]
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	70bb      	strb	r3, [r7, #2]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	707b      	strb	r3, [r7, #1]
  register u8g_uint_t tmp;
  tmp = y;
 8001e12:	78bc      	ldrb	r4, [r7, #2]
  tmp += h;
 8001e14:	7e3b      	ldrb	r3, [r7, #24]
 8001e16:	4423      	add	r3, r4
 8001e18:	b2dc      	uxtb	r4, r3
  tmp--;
 8001e1a:	4623      	mov	r3, r4
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	b2dc      	uxtb	r4, r3
  if ( u8g_is_intersection_decision_tree(u8g->current_page.y0, u8g->current_page.y1, y, tmp) == 0 )
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8001e2c:	73fa      	strb	r2, [r7, #15]
 8001e2e:	73bb      	strb	r3, [r7, #14]
 8001e30:	78bb      	ldrb	r3, [r7, #2]
 8001e32:	737b      	strb	r3, [r7, #13]
 8001e34:	4623      	mov	r3, r4
 8001e36:	733b      	strb	r3, [r7, #12]
  if ( v0 <= a1 )
 8001e38:	7bba      	ldrb	r2, [r7, #14]
 8001e3a:	7b7b      	ldrb	r3, [r7, #13]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d30d      	bcc.n	8001e5c <u8g_IsBBXIntersection+0x64>
    if ( v1 >= a0 )
 8001e40:	7bfa      	ldrb	r2, [r7, #15]
 8001e42:	7b3b      	ldrb	r3, [r7, #12]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d801      	bhi.n	8001e4c <u8g_IsBBXIntersection+0x54>
      return 1;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e014      	b.n	8001e76 <u8g_IsBBXIntersection+0x7e>
      if ( v0 > v1 )
 8001e4c:	7b7a      	ldrb	r2, [r7, #13]
 8001e4e:	7b3b      	ldrb	r3, [r7, #12]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d901      	bls.n	8001e58 <u8g_IsBBXIntersection+0x60>
	return 1;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e00e      	b.n	8001e76 <u8g_IsBBXIntersection+0x7e>
	return 0;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	e00c      	b.n	8001e76 <u8g_IsBBXIntersection+0x7e>
    if ( v1 >= a0 )
 8001e5c:	7bfa      	ldrb	r2, [r7, #15]
 8001e5e:	7b3b      	ldrb	r3, [r7, #12]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d807      	bhi.n	8001e74 <u8g_IsBBXIntersection+0x7c>
      if ( v0 > v1 )
 8001e64:	7b7a      	ldrb	r2, [r7, #13]
 8001e66:	7b3b      	ldrb	r3, [r7, #12]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d901      	bls.n	8001e70 <u8g_IsBBXIntersection+0x78>
	return 1;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e002      	b.n	8001e76 <u8g_IsBBXIntersection+0x7e>
	return 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	e000      	b.n	8001e76 <u8g_IsBBXIntersection+0x7e>
      return 0;
 8001e74:	2300      	movs	r3, #0
  if ( u8g_is_intersection_decision_tree(u8g->current_page.y0, u8g->current_page.y1, y, tmp) == 0 )
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <u8g_IsBBXIntersection+0x86>
    return 0; 
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	e032      	b.n	8001ee4 <u8g_IsBBXIntersection+0xec>
  
  tmp = x;
 8001e7e:	78fc      	ldrb	r4, [r7, #3]
  tmp += w;
 8001e80:	787b      	ldrb	r3, [r7, #1]
 8001e82:	4423      	add	r3, r4
 8001e84:	b2dc      	uxtb	r4, r3
  tmp--;
 8001e86:	4623      	mov	r3, r4
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	b2dc      	uxtb	r4, r3
  return u8g_is_intersection_decision_tree(u8g->current_page.x0, u8g->current_page.x1, x, tmp);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001e98:	72fa      	strb	r2, [r7, #11]
 8001e9a:	72bb      	strb	r3, [r7, #10]
 8001e9c:	78fb      	ldrb	r3, [r7, #3]
 8001e9e:	727b      	strb	r3, [r7, #9]
 8001ea0:	4623      	mov	r3, r4
 8001ea2:	723b      	strb	r3, [r7, #8]
  if ( v0 <= a1 )
 8001ea4:	7aba      	ldrb	r2, [r7, #10]
 8001ea6:	7a7b      	ldrb	r3, [r7, #9]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d30d      	bcc.n	8001ec8 <u8g_IsBBXIntersection+0xd0>
    if ( v1 >= a0 )
 8001eac:	7afa      	ldrb	r2, [r7, #11]
 8001eae:	7a3b      	ldrb	r3, [r7, #8]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d801      	bhi.n	8001eb8 <u8g_IsBBXIntersection+0xc0>
      return 1;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e014      	b.n	8001ee2 <u8g_IsBBXIntersection+0xea>
      if ( v0 > v1 )
 8001eb8:	7a7a      	ldrb	r2, [r7, #9]
 8001eba:	7a3b      	ldrb	r3, [r7, #8]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d901      	bls.n	8001ec4 <u8g_IsBBXIntersection+0xcc>
	return 1;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e00e      	b.n	8001ee2 <u8g_IsBBXIntersection+0xea>
	return 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e00c      	b.n	8001ee2 <u8g_IsBBXIntersection+0xea>
    if ( v1 >= a0 )
 8001ec8:	7afa      	ldrb	r2, [r7, #11]
 8001eca:	7a3b      	ldrb	r3, [r7, #8]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d807      	bhi.n	8001ee0 <u8g_IsBBXIntersection+0xe8>
      if ( v0 > v1 )
 8001ed0:	7a7a      	ldrb	r2, [r7, #9]
 8001ed2:	7a3b      	ldrb	r3, [r7, #8]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d901      	bls.n	8001edc <u8g_IsBBXIntersection+0xe4>
	return 1;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e002      	b.n	8001ee2 <u8g_IsBBXIntersection+0xea>
	return 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	e000      	b.n	8001ee2 <u8g_IsBBXIntersection+0xea>
      return 0;
 8001ee0:	2300      	movs	r3, #0
  return u8g_is_intersection_decision_tree(u8g->current_page.x0, u8g->current_page.x1, x, tmp);
 8001ee2:	bf00      	nop
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc90      	pop	{r4, r7}
 8001eec:	4770      	bx	lr

08001eee <u8g_InitCom>:
#include "u8g_arm.h"

extern void u8g_Delay(uint16_t val);

uint8_t u8g_InitCom(u8g_t *u8g, u8g_dev_t *dev, uint8_t clk_cycle_time)
{
 8001eee:	b590      	push	{r4, r7, lr}
 8001ef0:	b085      	sub	sp, #20
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	71fb      	strb	r3, [r7, #7]
  return dev->com_fn(u8g, U8G_COM_MSG_INIT, clk_cycle_time, NULL);
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	689c      	ldr	r4, [r3, #8]
 8001f00:	79fa      	ldrb	r2, [r7, #7]
 8001f02:	2300      	movs	r3, #0
 8001f04:	2101      	movs	r1, #1
 8001f06:	68f8      	ldr	r0, [r7, #12]
 8001f08:	47a0      	blx	r4
 8001f0a:	4603      	mov	r3, r0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd90      	pop	{r4, r7, pc}

08001f14 <u8g_SetChipSelect>:
  dev->com_fn(u8g, U8G_COM_MSG_STOP, 0, NULL);
}

/* cs contains the chip number, which should be enabled */
void u8g_SetChipSelect(u8g_t *u8g, u8g_dev_t *dev, uint8_t cs)
{
 8001f14:	b590      	push	{r4, r7, lr}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	71fb      	strb	r3, [r7, #7]
  dev->com_fn(u8g, U8G_COM_MSG_CHIP_SELECT, cs, NULL);
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	689c      	ldr	r4, [r3, #8]
 8001f26:	79fa      	ldrb	r2, [r7, #7]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	2103      	movs	r1, #3
 8001f2c:	68f8      	ldr	r0, [r7, #12]
 8001f2e:	47a0      	blx	r4
}
 8001f30:	bf00      	nop
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd90      	pop	{r4, r7, pc}

08001f38 <u8g_SetResetLow>:

void u8g_SetResetLow(u8g_t *u8g, u8g_dev_t *dev)
{
 8001f38:	b590      	push	{r4, r7, lr}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 0, NULL);
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	689c      	ldr	r4, [r3, #8]
 8001f46:	2300      	movs	r3, #0
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2104      	movs	r1, #4
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	47a0      	blx	r4
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd90      	pop	{r4, r7, pc}

08001f58 <u8g_SetResetHigh>:

void u8g_SetResetHigh(u8g_t *u8g, u8g_dev_t *dev)
{
 8001f58:	b590      	push	{r4, r7, lr}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 1, NULL);
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	689c      	ldr	r4, [r3, #8]
 8001f66:	2300      	movs	r3, #0
 8001f68:	2201      	movs	r2, #1
 8001f6a:	2104      	movs	r1, #4
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	47a0      	blx	r4
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd90      	pop	{r4, r7, pc}

08001f78 <u8g_SetAddress>:


void u8g_SetAddress(u8g_t *u8g, u8g_dev_t *dev, uint8_t address)
{
 8001f78:	b590      	push	{r4, r7, lr}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	4613      	mov	r3, r2
 8001f84:	71fb      	strb	r3, [r7, #7]
  dev->com_fn(u8g, U8G_COM_MSG_ADDRESS, address, NULL);
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	689c      	ldr	r4, [r3, #8]
 8001f8a:	79fa      	ldrb	r2, [r7, #7]
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	2102      	movs	r1, #2
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	47a0      	blx	r4
}
 8001f94:	bf00      	nop
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd90      	pop	{r4, r7, pc}

08001f9c <u8g_WriteByte>:

uint8_t u8g_WriteByte(u8g_t *u8g, u8g_dev_t *dev, uint8_t val)
{
 8001f9c:	b590      	push	{r4, r7, lr}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	71fb      	strb	r3, [r7, #7]
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_BYTE, val, NULL);
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	689c      	ldr	r4, [r3, #8]
 8001fae:	79fa      	ldrb	r2, [r7, #7]
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	2105      	movs	r1, #5
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	47a0      	blx	r4
 8001fb8:	4603      	mov	r3, r0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd90      	pop	{r4, r7, pc}

08001fc2 <u8g_WriteSequence>:

uint8_t u8g_WriteSequence(u8g_t *u8g, u8g_dev_t *dev, uint8_t cnt, uint8_t *seq)
{
 8001fc2:	b590      	push	{r4, r7, lr}
 8001fc4:	b085      	sub	sp, #20
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	60f8      	str	r0, [r7, #12]
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	603b      	str	r3, [r7, #0]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	71fb      	strb	r3, [r7, #7]
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_SEQ, cnt, seq);
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	689c      	ldr	r4, [r3, #8]
 8001fd6:	79fa      	ldrb	r2, [r7, #7]
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	2106      	movs	r1, #6
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	47a0      	blx	r4
 8001fe0:	4603      	mov	r3, r0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd90      	pop	{r4, r7, pc}

08001fea <u8g_WriteEscSeqP>:
#define U8G_ESC_255 255, 255
#define U8G_ESC_RST(x) 255, (0xc0 | ((x)&0x0f))

*/
uint8_t u8g_WriteEscSeqP(u8g_t *u8g, u8g_dev_t *dev, const uint8_t *esc_seq)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
  uint8_t is_escape = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	75fb      	strb	r3, [r7, #23]
  uint8_t value;
  for(;;)
  {
    value = u8g_pgm_read(esc_seq);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	75bb      	strb	r3, [r7, #22]
    if ( is_escape == 0 )
 8002000:	7dfb      	ldrb	r3, [r7, #23]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d110      	bne.n	8002028 <u8g_WriteEscSeqP+0x3e>
    {
      if ( value != 255 )
 8002006:	7dbb      	ldrb	r3, [r7, #22]
 8002008:	2bff      	cmp	r3, #255	; 0xff
 800200a:	d00a      	beq.n	8002022 <u8g_WriteEscSeqP+0x38>
      {
        if ( u8g_WriteByte(u8g, dev, value) == 0 )
 800200c:	7dbb      	ldrb	r3, [r7, #22]
 800200e:	461a      	mov	r2, r3
 8002010:	68b9      	ldr	r1, [r7, #8]
 8002012:	68f8      	ldr	r0, [r7, #12]
 8002014:	f7ff ffc2 	bl	8001f9c <u8g_WriteByte>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d15d      	bne.n	80020da <u8g_WriteEscSeqP+0xf0>
          return 0;
 800201e:	2300      	movs	r3, #0
 8002020:	e061      	b.n	80020e6 <u8g_WriteEscSeqP+0xfc>
      }
      else
      {
        is_escape = 1;
 8002022:	2301      	movs	r3, #1
 8002024:	75fb      	strb	r3, [r7, #23]
 8002026:	e058      	b.n	80020da <u8g_WriteEscSeqP+0xf0>
      }
    }
    else
    {
      if ( value == 255 )
 8002028:	7dbb      	ldrb	r3, [r7, #22]
 800202a:	2bff      	cmp	r3, #255	; 0xff
 800202c:	d10a      	bne.n	8002044 <u8g_WriteEscSeqP+0x5a>
      {
        if ( u8g_WriteByte(u8g, dev, value) == 0 )
 800202e:	7dbb      	ldrb	r3, [r7, #22]
 8002030:	461a      	mov	r2, r3
 8002032:	68b9      	ldr	r1, [r7, #8]
 8002034:	68f8      	ldr	r0, [r7, #12]
 8002036:	f7ff ffb1 	bl	8001f9c <u8g_WriteByte>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d14a      	bne.n	80020d6 <u8g_WriteEscSeqP+0xec>
          return 0;
 8002040:	2300      	movs	r3, #0
 8002042:	e050      	b.n	80020e6 <u8g_WriteEscSeqP+0xfc>
      }
      else if ( value == 254 )
 8002044:	7dbb      	ldrb	r3, [r7, #22]
 8002046:	2bfe      	cmp	r3, #254	; 0xfe
 8002048:	d04b      	beq.n	80020e2 <u8g_WriteEscSeqP+0xf8>
      {
        break;
      }
      else if ( value >= 0x0f0 )
 800204a:	7dbb      	ldrb	r3, [r7, #22]
 800204c:	2bef      	cmp	r3, #239	; 0xef
 800204e:	d842      	bhi.n	80020d6 <u8g_WriteEscSeqP+0xec>
      {
        /* not yet used, do nothing */
      }
      else if ( value >= 0xe0  )
 8002050:	7dbb      	ldrb	r3, [r7, #22]
 8002052:	2bdf      	cmp	r3, #223	; 0xdf
 8002054:	d909      	bls.n	800206a <u8g_WriteEscSeqP+0x80>
      {
        u8g_SetAddress(u8g, dev, value & 0x0f);
 8002056:	7dbb      	ldrb	r3, [r7, #22]
 8002058:	f003 030f 	and.w	r3, r3, #15
 800205c:	b2db      	uxtb	r3, r3
 800205e:	461a      	mov	r2, r3
 8002060:	68b9      	ldr	r1, [r7, #8]
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f7ff ff88 	bl	8001f78 <u8g_SetAddress>
 8002068:	e035      	b.n	80020d6 <u8g_WriteEscSeqP+0xec>
      }
      else if ( value >= 0xd0 )
 800206a:	7dbb      	ldrb	r3, [r7, #22]
 800206c:	2bcf      	cmp	r3, #207	; 0xcf
 800206e:	d909      	bls.n	8002084 <u8g_WriteEscSeqP+0x9a>
      {
        u8g_SetChipSelect(u8g, dev, value & 0x0f);
 8002070:	7dbb      	ldrb	r3, [r7, #22]
 8002072:	f003 030f 	and.w	r3, r3, #15
 8002076:	b2db      	uxtb	r3, r3
 8002078:	461a      	mov	r2, r3
 800207a:	68b9      	ldr	r1, [r7, #8]
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f7ff ff49 	bl	8001f14 <u8g_SetChipSelect>
 8002082:	e028      	b.n	80020d6 <u8g_WriteEscSeqP+0xec>
      }
      else if ( value >= 0xc0 )
 8002084:	7dbb      	ldrb	r3, [r7, #22]
 8002086:	2bbf      	cmp	r3, #191	; 0xbf
 8002088:	d91a      	bls.n	80020c0 <u8g_WriteEscSeqP+0xd6>
      {
        u8g_SetResetLow(u8g, dev);
 800208a:	68b9      	ldr	r1, [r7, #8]
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f7ff ff53 	bl	8001f38 <u8g_SetResetLow>
        value &= 0x0f;
 8002092:	7dbb      	ldrb	r3, [r7, #22]
 8002094:	f003 030f 	and.w	r3, r3, #15
 8002098:	75bb      	strb	r3, [r7, #22]
        value <<= 4;
 800209a:	7dbb      	ldrb	r3, [r7, #22]
 800209c:	011b      	lsls	r3, r3, #4
 800209e:	75bb      	strb	r3, [r7, #22]
        value+=2;
 80020a0:	7dbb      	ldrb	r3, [r7, #22]
 80020a2:	3302      	adds	r3, #2
 80020a4:	75bb      	strb	r3, [r7, #22]
        HAL_Delay(value);
 80020a6:	7dbb      	ldrb	r3, [r7, #22]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f001 fa03 	bl	80034b4 <HAL_Delay>
        u8g_SetResetHigh(u8g, dev);
 80020ae:	68b9      	ldr	r1, [r7, #8]
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f7ff ff51 	bl	8001f58 <u8g_SetResetHigh>
        HAL_Delay(value);
 80020b6:	7dbb      	ldrb	r3, [r7, #22]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f001 f9fb 	bl	80034b4 <HAL_Delay>
 80020be:	e00a      	b.n	80020d6 <u8g_WriteEscSeqP+0xec>
      }
      else if ( value >= 0xbe )
 80020c0:	7dbb      	ldrb	r3, [r7, #22]
 80020c2:	2bbd      	cmp	r3, #189	; 0xbd
 80020c4:	d807      	bhi.n	80020d6 <u8g_WriteEscSeqP+0xec>
      {
	/* not yet implemented */
        /* u8g_SetVCC(u8g, dev, value & 0x01); */
      }
      else if ( value <= 127 )
 80020c6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	db03      	blt.n	80020d6 <u8g_WriteEscSeqP+0xec>
      {
    	  HAL_Delay(value);
 80020ce:	7dbb      	ldrb	r3, [r7, #22]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f001 f9ef 	bl	80034b4 <HAL_Delay>
      }
      is_escape = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	75fb      	strb	r3, [r7, #23]
    }
    esc_seq++;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3301      	adds	r3, #1
 80020de:	607b      	str	r3, [r7, #4]
    value = u8g_pgm_read(esc_seq);
 80020e0:	e78b      	b.n	8001ffa <u8g_WriteEscSeqP+0x10>
        break;
 80020e2:	bf00      	nop
  }
  return 1;
 80020e4:	2301      	movs	r3, #1
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
	...

080020f0 <u8g_com_null_fn>:
*/

#include "u8g.h"

uint8_t u8g_com_null_fn(u8g_t *u8g, uint8_t msg, uint8_t arg_val, void *arg_ptr)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	607b      	str	r3, [r7, #4]
 80020fa:	460b      	mov	r3, r1
 80020fc:	72fb      	strb	r3, [r7, #11]
 80020fe:	4613      	mov	r3, r2
 8002100:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8002102:	7afb      	ldrb	r3, [r7, #11]
 8002104:	2b06      	cmp	r3, #6
 8002106:	d811      	bhi.n	800212c <u8g_com_null_fn+0x3c>
 8002108:	a201      	add	r2, pc, #4	; (adr r2, 8002110 <u8g_com_null_fn+0x20>)
 800210a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800210e:	bf00      	nop
 8002110:	0800212d 	.word	0x0800212d
 8002114:	0800212d 	.word	0x0800212d
 8002118:	0800212d 	.word	0x0800212d
 800211c:	0800212d 	.word	0x0800212d
 8002120:	0800212d 	.word	0x0800212d
 8002124:	0800212d 	.word	0x0800212d
 8002128:	0800212d 	.word	0x0800212d
    case U8G_COM_MSG_WRITE_BYTE:
      break;
    case U8G_COM_MSG_WRITE_SEQ:
      break;
  }
  return 1;
 800212c:	2301      	movs	r3, #1
}
 800212e:	4618      	mov	r0, r3
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop

0800213c <u8g_dev_ssd1306_128x64_fn>:
  U8G_ESC_CS(0),             /* disable chip, bugfix 12 nov 2014 */
  U8G_ESC_END                /* end of sequence */
};

uint8_t u8g_dev_ssd1306_128x64_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	4613      	mov	r3, r2
 800214a:	71fb      	strb	r3, [r7, #7]
  switch(msg)
 800214c:	79fb      	ldrb	r3, [r7, #7]
 800214e:	3b0a      	subs	r3, #10
 8002150:	2b0b      	cmp	r3, #11
 8002152:	d85b      	bhi.n	800220c <u8g_dev_ssd1306_128x64_fn+0xd0>
 8002154:	a201      	add	r2, pc, #4	; (adr r2, 800215c <u8g_dev_ssd1306_128x64_fn+0x20>)
 8002156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215a:	bf00      	nop
 800215c:	0800218d 	.word	0x0800218d
 8002160:	0800220d 	.word	0x0800220d
 8002164:	0800220d 	.word	0x0800220d
 8002168:	0800220d 	.word	0x0800220d
 800216c:	0800220d 	.word	0x0800220d
 8002170:	0800220d 	.word	0x0800220d
 8002174:	080021f1 	.word	0x080021f1
 8002178:	080021ff 	.word	0x080021ff
 800217c:	0800220d 	.word	0x0800220d
 8002180:	0800220d 	.word	0x0800220d
 8002184:	0800220d 	.word	0x0800220d
 8002188:	080021a3 	.word	0x080021a3
  {
    case U8G_DEV_MSG_INIT:
      u8g_InitCom(u8g, dev, U8G_SPI_CLK_CYCLE_300NS);
 800218c:	2202      	movs	r2, #2
 800218e:	68b9      	ldr	r1, [r7, #8]
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f7ff feac 	bl	8001eee <u8g_InitCom>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_128x64_adafruit2_init_seq);
 8002196:	4a23      	ldr	r2, [pc, #140]	; (8002224 <u8g_dev_ssd1306_128x64_fn+0xe8>)
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f7ff ff25 	bl	8001fea <u8g_WriteEscSeqP>
      break;
 80021a0:	e034      	b.n	800220c <u8g_dev_ssd1306_128x64_fn+0xd0>
    case U8G_DEV_MSG_STOP:
      break;
    case U8G_DEV_MSG_PAGE_NEXT:
      {
        u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	617b      	str	r3, [r7, #20]
        u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_128x64_data_start);    
 80021a8:	4a1f      	ldr	r2, [pc, #124]	; (8002228 <u8g_dev_ssd1306_128x64_fn+0xec>)
 80021aa:	68b9      	ldr	r1, [r7, #8]
 80021ac:	68f8      	ldr	r0, [r7, #12]
 80021ae:	f7ff ff1c 	bl	8001fea <u8g_WriteEscSeqP>
        u8g_WriteByte(u8g, dev, 0x0b0 | pb->p.page); /* select current page (SSD1306) */
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	791b      	ldrb	r3, [r3, #4]
 80021b6:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	461a      	mov	r2, r3
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f7ff feeb 	bl	8001f9c <u8g_WriteByte>
        u8g_SetAddress(u8g, dev, 1);           /* data mode */
 80021c6:	2201      	movs	r2, #1
 80021c8:	68b9      	ldr	r1, [r7, #8]
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f7ff fed4 	bl	8001f78 <u8g_SetAddress>
        if ( u8g_pb_WriteBuffer(pb, u8g, dev) == 0 )
 80021d0:	68ba      	ldr	r2, [r7, #8]
 80021d2:	68f9      	ldr	r1, [r7, #12]
 80021d4:	6978      	ldr	r0, [r7, #20]
 80021d6:	f000 fe53 	bl	8002e80 <u8g_pb_WriteBuffer>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d101      	bne.n	80021e4 <u8g_dev_ssd1306_128x64_fn+0xa8>
          return 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	e01a      	b.n	800221a <u8g_dev_ssd1306_128x64_fn+0xde>
        u8g_SetChipSelect(u8g, dev, 0);
 80021e4:	2200      	movs	r2, #0
 80021e6:	68b9      	ldr	r1, [r7, #8]
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f7ff fe93 	bl	8001f14 <u8g_SetChipSelect>
      }
      break;
 80021ee:	e00d      	b.n	800220c <u8g_dev_ssd1306_128x64_fn+0xd0>
    case U8G_DEV_MSG_SLEEP_ON:
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_on);    
 80021f0:	4a0e      	ldr	r2, [pc, #56]	; (800222c <u8g_dev_ssd1306_128x64_fn+0xf0>)
 80021f2:	68b9      	ldr	r1, [r7, #8]
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f7ff fef8 	bl	8001fea <u8g_WriteEscSeqP>
      return 1;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e00d      	b.n	800221a <u8g_dev_ssd1306_128x64_fn+0xde>
    case U8G_DEV_MSG_SLEEP_OFF:
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);    
 80021fe:	4a0c      	ldr	r2, [pc, #48]	; (8002230 <u8g_dev_ssd1306_128x64_fn+0xf4>)
 8002200:	68b9      	ldr	r1, [r7, #8]
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f7ff fef1 	bl	8001fea <u8g_WriteEscSeqP>
      return 1;
 8002208:	2301      	movs	r3, #1
 800220a:	e006      	b.n	800221a <u8g_dev_ssd1306_128x64_fn+0xde>
  }
  return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
 800220c:	79fa      	ldrb	r2, [r7, #7]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	68b9      	ldr	r1, [r7, #8]
 8002212:	68f8      	ldr	r0, [r7, #12]
 8002214:	f000 fef4 	bl	8003000 <u8g_dev_pb8v1_base_fn>
 8002218:	4603      	mov	r3, r0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	08006850 	.word	0x08006850
 8002228:	08006878 	.word	0x08006878
 800222c:	08006880 	.word	0x08006880
 8002230:	0800688c 	.word	0x0800688c

08002234 <u8g_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g_font_get_byte(const u8g_fntpgm_uint8_t *font, uint8_t offset) U8G_NOINLINE;
static uint8_t u8g_font_get_byte(const u8g_fntpgm_uint8_t *font, uint8_t offset)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8002240:	78fb      	ldrb	r3, [r7, #3]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	607b      	str	r3, [r7, #4]
  return u8g_pgm_read( (u8g_pgm_uint8_t *)font );  
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	781b      	ldrb	r3, [r3, #0]
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <u8g_font_get_word>:

static uint16_t u8g_font_get_word(const u8g_fntpgm_uint8_t *font, uint8_t offset) U8G_NOINLINE; 
static uint16_t u8g_font_get_word(const u8g_fntpgm_uint8_t *font, uint8_t offset)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	460b      	mov	r3, r1
 8002262:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8002264:	78fb      	ldrb	r3, [r7, #3]
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	4413      	add	r3, r2
 800226a:	607b      	str	r3, [r7, #4]
    pos = u8g_pgm_read( (u8g_pgm_uint8_t *)font );
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	81fb      	strh	r3, [r7, #14]
    font++;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3301      	adds	r3, #1
 8002276:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8002278:	89fb      	ldrh	r3, [r7, #14]
 800227a:	021b      	lsls	r3, r3, #8
 800227c:	81fb      	strh	r3, [r7, #14]
    pos += u8g_pgm_read( (u8g_pgm_uint8_t *)font);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	b29a      	uxth	r2, r3
 8002284:	89fb      	ldrh	r3, [r7, #14]
 8002286:	4413      	add	r3, r2
 8002288:	81fb      	strh	r3, [r7, #14]
    return pos;
 800228a:	89fb      	ldrh	r3, [r7, #14]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <u8g_font_GetFormat>:
/*========================================================================*/
/* direct access on the font */

static uint8_t u8g_font_GetFormat(const u8g_fntpgm_uint8_t *font) U8G_NOINLINE;
static uint8_t u8g_font_GetFormat(const u8g_fntpgm_uint8_t *font)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 0);
 80022a0:	2100      	movs	r1, #0
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7ff ffc6 	bl	8002234 <u8g_font_get_byte>
 80022a8:	4603      	mov	r3, r0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <u8g_font_GetFontGlyphStructureSize>:

static uint8_t u8g_font_GetFontGlyphStructureSize(const u8g_fntpgm_uint8_t *font) U8G_NOINLINE;
static uint8_t u8g_font_GetFontGlyphStructureSize(const u8g_fntpgm_uint8_t *font)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b082      	sub	sp, #8
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  switch(u8g_font_GetFormat(font))
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7ff ffec 	bl	8002298 <u8g_font_GetFormat>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d00a      	beq.n	80022dc <u8g_font_GetFontGlyphStructureSize+0x2a>
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	dc0a      	bgt.n	80022e0 <u8g_font_GetFontGlyphStructureSize+0x2e>
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d002      	beq.n	80022d4 <u8g_font_GetFontGlyphStructureSize+0x22>
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d002      	beq.n	80022d8 <u8g_font_GetFontGlyphStructureSize+0x26>
 80022d2:	e005      	b.n	80022e0 <u8g_font_GetFontGlyphStructureSize+0x2e>
  {
    case 0: return 6;
 80022d4:	2306      	movs	r3, #6
 80022d6:	e004      	b.n	80022e2 <u8g_font_GetFontGlyphStructureSize+0x30>
    case 1: return 3;
 80022d8:	2303      	movs	r3, #3
 80022da:	e002      	b.n	80022e2 <u8g_font_GetFontGlyphStructureSize+0x30>
    case 2: return 6;
 80022dc:	2306      	movs	r3, #6
 80022de:	e000      	b.n	80022e2 <u8g_font_GetFontGlyphStructureSize+0x30>
  }
  return 3;
 80022e0:	2303      	movs	r3, #3
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <u8g_font_GetCapitalAHeight>:
{
  return u8g_font_get_byte(font, 4);
}

uint8_t u8g_font_GetCapitalAHeight(const void *font)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b082      	sub	sp, #8
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 5);
 80022f2:	2105      	movs	r1, #5
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ff9d 	bl	8002234 <u8g_font_get_byte>
 80022fa:	4603      	mov	r3, r0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <u8g_font_GetEncoding65Pos>:

uint16_t u8g_font_GetEncoding65Pos(const void *font) U8G_NOINLINE;
uint16_t u8g_font_GetEncoding65Pos(const void *font)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
    return u8g_font_get_word(font, 6);
 800230c:	2106      	movs	r1, #6
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff ffa2 	bl	8002258 <u8g_font_get_word>
 8002314:	4603      	mov	r3, r0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <u8g_font_GetEncoding97Pos>:

uint16_t u8g_font_GetEncoding97Pos(const void *font) U8G_NOINLINE;
uint16_t u8g_font_GetEncoding97Pos(const void *font)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
    return u8g_font_get_word(font, 8);
 8002326:	2108      	movs	r1, #8
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f7ff ff95 	bl	8002258 <u8g_font_get_word>
 800232e:	4603      	mov	r3, r0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <u8g_font_GetFontStartEncoding>:

uint8_t u8g_font_GetFontStartEncoding(const void *font)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 10);
 8002340:	210a      	movs	r1, #10
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7ff ff76 	bl	8002234 <u8g_font_get_byte>
 8002348:	4603      	mov	r3, r0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <u8g_font_GetFontEndEncoding>:

uint8_t u8g_font_GetFontEndEncoding(const void *font)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b082      	sub	sp, #8
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 11);
 800235a:	210b      	movs	r1, #11
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff ff69 	bl	8002234 <u8g_font_get_byte>
 8002362:	4603      	mov	r3, r0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <u8g_font_GetLowerGDescent>:

int8_t u8g_font_GetLowerGDescent(const void *font)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 12);
 8002374:	210c      	movs	r1, #12
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7ff ff5c 	bl	8002234 <u8g_font_get_byte>
 800237c:	4603      	mov	r3, r0
 800237e:	b25b      	sxtb	r3, r3
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <u8g_font_GetFontAscent>:

int8_t u8g_font_GetFontAscent(const void *font)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 13);
 8002390:	210d      	movs	r1, #13
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f7ff ff4e 	bl	8002234 <u8g_font_get_byte>
 8002398:	4603      	mov	r3, r0
 800239a:	b25b      	sxtb	r3, r3
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <u8g_font_GetFontDescent>:

int8_t u8g_font_GetFontDescent(const void *font)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 14);
 80023ac:	210e      	movs	r1, #14
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f7ff ff40 	bl	8002234 <u8g_font_get_byte>
 80023b4:	4603      	mov	r3, r0
 80023b6:	b25b      	sxtb	r3, r3
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <u8g_font_GetFontXAscent>:

int8_t u8g_font_GetFontXAscent(const void *font)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 15);
 80023c8:	210f      	movs	r1, #15
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7ff ff32 	bl	8002234 <u8g_font_get_byte>
 80023d0:	4603      	mov	r3, r0
 80023d2:	b25b      	sxtb	r3, r3
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <u8g_font_GetFontXDescent>:

int8_t u8g_font_GetFontXDescent(const void *font)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  return u8g_font_get_byte(font, 16);
 80023e4:	2110      	movs	r1, #16
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7ff ff24 	bl	8002234 <u8g_font_get_byte>
 80023ec:	4603      	mov	r3, r0
 80023ee:	b25b      	sxtb	r3, r3
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <u8g_font_GetGlyphDataStart>:


/* return the data start for a font and the glyph pointer */
static uint8_t *u8g_font_GetGlyphDataStart(const void *font, u8g_glyph_t g)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  return ((u8g_fntpgm_uint8_t *)g) + u8g_font_GetFontGlyphStructureSize(font);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f7ff ff55 	bl	80022b2 <u8g_font_GetFontGlyphStructureSize>
 8002408:	4603      	mov	r3, r0
 800240a:	461a      	mov	r2, r3
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	4413      	add	r3, r2
}
 8002410:	4618      	mov	r0, r3
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <u8g_CopyGlyphDataToCache>:

/*========================================================================*/
/* glyph handling */

static void u8g_CopyGlyphDataToCache(u8g_t *u8g, u8g_glyph_t g)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint8_t tmp;
  switch( u8g_font_GetFormat(u8g->font) )
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff ff36 	bl	8002298 <u8g_font_GetFormat>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <u8g_CopyGlyphDataToCache+0x1e>
 8002432:	2b02      	cmp	r3, #2
 8002434:	d11b      	bne.n	800246e <u8g_CopyGlyphDataToCache+0x56>
    3             DWIDTH                                          signed
    4             BBX xoffset                                    signed
    5             BBX yoffset                                    signed
  byte 0 == 255 indicates empty glyph
  */
      u8g->glyph_width =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 0 );
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	781a      	ldrb	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	77da      	strb	r2, [r3, #31]
      u8g->glyph_height =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 1 );
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	785a      	ldrb	r2, [r3, #1]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f883 2020 	strb.w	r2, [r3, #32]
      u8g->glyph_dx =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 3 );
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	3303      	adds	r3, #3
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	b25a      	sxtb	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	771a      	strb	r2, [r3, #28]
      u8g->glyph_x =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 4 );
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	3304      	adds	r3, #4
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b25a      	sxtb	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	775a      	strb	r2, [r3, #29]
      u8g->glyph_y =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 5 );
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	3305      	adds	r3, #5
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	b25a      	sxtb	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	779a      	strb	r2, [r3, #30]
      break;
 800246c:	e034      	b.n	80024d8 <u8g_CopyGlyphDataToCache+0xc0>
  2             data size                                           unsigned -(BBX width + 7)/8 * BBX height  --> lower 4 Bit
  2             DWIDTH                                          signed --> upper  4 Bit
  byte 0 == 255 indicates empty glyph
      */
    
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 0 );
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	73fb      	strb	r3, [r7, #15]
      u8g->glyph_y =  tmp & 15;
 8002474:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002478:	f003 030f 	and.w	r3, r3, #15
 800247c:	b25a      	sxtb	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	779a      	strb	r2, [r3, #30]
      u8g->glyph_y-=2;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f993 301e 	ldrsb.w	r3, [r3, #30]
 8002488:	b2db      	uxtb	r3, r3
 800248a:	3b02      	subs	r3, #2
 800248c:	b2db      	uxtb	r3, r3
 800248e:	b25a      	sxtb	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	779a      	strb	r2, [r3, #30]
      tmp >>= 4;
 8002494:	7bfb      	ldrb	r3, [r7, #15]
 8002496:	091b      	lsrs	r3, r3, #4
 8002498:	73fb      	strb	r3, [r7, #15]
      u8g->glyph_x =  tmp;
 800249a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	775a      	strb	r2, [r3, #29]
    
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 1 );
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	785b      	ldrb	r3, [r3, #1]
 80024a6:	73fb      	strb	r3, [r7, #15]
      u8g->glyph_height =  tmp & 15;
 80024a8:	7bfb      	ldrb	r3, [r7, #15]
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f883 2020 	strb.w	r2, [r3, #32]
      tmp >>= 4;
 80024b6:	7bfb      	ldrb	r3, [r7, #15]
 80024b8:	091b      	lsrs	r3, r3, #4
 80024ba:	73fb      	strb	r3, [r7, #15]
      u8g->glyph_width =  tmp;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	7bfa      	ldrb	r2, [r7, #15]
 80024c0:	77da      	strb	r2, [r3, #31]
      
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 2 );
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	789b      	ldrb	r3, [r3, #2]
 80024c6:	73fb      	strb	r3, [r7, #15]
      tmp >>= 4;
 80024c8:	7bfb      	ldrb	r3, [r7, #15]
 80024ca:	091b      	lsrs	r3, r3, #4
 80024cc:	73fb      	strb	r3, [r7, #15]
      u8g->glyph_dx = tmp;
 80024ce:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	771a      	strb	r2, [r3, #28]
    
      
      break;
 80024d6:	bf00      	nop
  }
}
 80024d8:	bf00      	nop
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <u8g_FillEmptyGlyphCache>:

//void u8g_FillEmptyGlyphCache(u8g_t *u8g) U8G_NOINLINE;
static void u8g_FillEmptyGlyphCache(u8g_t *u8g)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  u8g->glyph_dx = 0;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	771a      	strb	r2, [r3, #28]
  u8g->glyph_width = 0;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	77da      	strb	r2, [r3, #31]
  u8g->glyph_height = 0;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2020 	strb.w	r2, [r3, #32]
  u8g->glyph_x = 0;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	775a      	strb	r2, [r3, #29]
  u8g->glyph_y = 0;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	779a      	strb	r2, [r3, #30]
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <u8g_GetGlyph>:
/*
  Find (with some speed optimization) and return a pointer to the glyph data structure
  Also uncompress (format 1) and copy the content of the data structure to the u8g structure
*/
u8g_glyph_t u8g_GetGlyph(u8g_t *u8g, uint8_t requested_encoding)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	70fb      	strb	r3, [r7, #3]
  uint8_t *p = (uint8_t *)(u8g->font);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	617b      	str	r3, [r7, #20]
  uint8_t font_format = u8g_font_GetFormat(u8g->font);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff feb4 	bl	8002298 <u8g_font_GetFormat>
 8002530:	4603      	mov	r3, r0
 8002532:	743b      	strb	r3, [r7, #16]
  uint8_t data_structure_size = u8g_font_GetFontGlyphStructureSize(u8g->font);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff feba 	bl	80022b2 <u8g_font_GetFontGlyphStructureSize>
 800253e:	4603      	mov	r3, r0
 8002540:	73fb      	strb	r3, [r7, #15]
  uint8_t start, end;
  uint16_t pos;
  uint8_t i;
  uint8_t mask = 255;
 8002542:	23ff      	movs	r3, #255	; 0xff
 8002544:	747b      	strb	r3, [r7, #17]

  if ( font_format == 1 )
 8002546:	7c3b      	ldrb	r3, [r7, #16]
 8002548:	2b01      	cmp	r3, #1
 800254a:	d101      	bne.n	8002550 <u8g_GetGlyph+0x3c>
    mask = 15;
 800254c:	230f      	movs	r3, #15
 800254e:	747b      	strb	r3, [r7, #17]
  
  start = u8g_font_GetFontStartEncoding(u8g->font);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff feef 	bl	8002338 <u8g_font_GetFontStartEncoding>
 800255a:	4603      	mov	r3, r0
 800255c:	74fb      	strb	r3, [r7, #19]
  end = u8g_font_GetFontEndEncoding(u8g->font);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff fef5 	bl	8002352 <u8g_font_GetFontEndEncoding>
 8002568:	4603      	mov	r3, r0
 800256a:	73bb      	strb	r3, [r7, #14]

  pos = u8g_font_GetEncoding97Pos(u8g->font);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fed4 	bl	800231e <u8g_font_GetEncoding97Pos>
 8002576:	4603      	mov	r3, r0
 8002578:	81bb      	strh	r3, [r7, #12]
  if ( requested_encoding >= 97 && pos > 0 )
 800257a:	78fb      	ldrb	r3, [r7, #3]
 800257c:	2b60      	cmp	r3, #96	; 0x60
 800257e:	d909      	bls.n	8002594 <u8g_GetGlyph+0x80>
 8002580:	89bb      	ldrh	r3, [r7, #12]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d006      	beq.n	8002594 <u8g_GetGlyph+0x80>
  {
    p+= pos;
 8002586:	89bb      	ldrh	r3, [r7, #12]
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	4413      	add	r3, r2
 800258c:	617b      	str	r3, [r7, #20]
    start = 97;
 800258e:	2361      	movs	r3, #97	; 0x61
 8002590:	74fb      	strb	r3, [r7, #19]
 8002592:	e016      	b.n	80025c2 <u8g_GetGlyph+0xae>
  }
  else 
  {
    pos = u8g_font_GetEncoding65Pos(u8g->font);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff feb3 	bl	8002304 <u8g_font_GetEncoding65Pos>
 800259e:	4603      	mov	r3, r0
 80025a0:	81bb      	strh	r3, [r7, #12]
    if ( requested_encoding >= 65 && pos > 0 )
 80025a2:	78fb      	ldrb	r3, [r7, #3]
 80025a4:	2b40      	cmp	r3, #64	; 0x40
 80025a6:	d909      	bls.n	80025bc <u8g_GetGlyph+0xa8>
 80025a8:	89bb      	ldrh	r3, [r7, #12]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d006      	beq.n	80025bc <u8g_GetGlyph+0xa8>
    {
      p+= pos;
 80025ae:	89bb      	ldrh	r3, [r7, #12]
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	4413      	add	r3, r2
 80025b4:	617b      	str	r3, [r7, #20]
      start = 65;
 80025b6:	2341      	movs	r3, #65	; 0x41
 80025b8:	74fb      	strb	r3, [r7, #19]
 80025ba:	e002      	b.n	80025c2 <u8g_GetGlyph+0xae>
    }
    else
      p += U8G_FONT_DATA_STRUCT_SIZE;       /* skip font general information */  
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	3311      	adds	r3, #17
 80025c0:	617b      	str	r3, [r7, #20]
  }
  
  if ( requested_encoding > end )
 80025c2:	78fa      	ldrb	r2, [r7, #3]
 80025c4:	7bbb      	ldrb	r3, [r7, #14]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d904      	bls.n	80025d4 <u8g_GetGlyph+0xc0>
  {
    u8g_FillEmptyGlyphCache(u8g);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7ff ff88 	bl	80024e0 <u8g_FillEmptyGlyphCache>
    return NULL;                      /* not found */
 80025d0:	2300      	movs	r3, #0
 80025d2:	e032      	b.n	800263a <u8g_GetGlyph+0x126>
  }
  
  i = start;
 80025d4:	7cfb      	ldrb	r3, [r7, #19]
 80025d6:	74bb      	strb	r3, [r7, #18]
  if ( i <= end )
 80025d8:	7cba      	ldrb	r2, [r7, #18]
 80025da:	7bbb      	ldrb	r3, [r7, #14]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d828      	bhi.n	8002632 <u8g_GetGlyph+0x11e>
  {
    for(;;)
    {
      if ( u8g_pgm_read((u8g_pgm_uint8_t *)(p)) == 255 )
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2bff      	cmp	r3, #255	; 0xff
 80025e6:	d103      	bne.n	80025f0 <u8g_GetGlyph+0xdc>
      {
        p += 1;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	3301      	adds	r3, #1
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	e017      	b.n	8002620 <u8g_GetGlyph+0x10c>
      }
      else
      {
        if ( i == requested_encoding )
 80025f0:	7cba      	ldrb	r2, [r7, #18]
 80025f2:	78fb      	ldrb	r3, [r7, #3]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d105      	bne.n	8002604 <u8g_GetGlyph+0xf0>
        {
          u8g_CopyGlyphDataToCache(u8g, p);
 80025f8:	6979      	ldr	r1, [r7, #20]
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff ff0c 	bl	8002418 <u8g_CopyGlyphDataToCache>
          return p;
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	e01a      	b.n	800263a <u8g_GetGlyph+0x126>
        }
        p += u8g_pgm_read( ((u8g_pgm_uint8_t *)(p)) + 2 ) & mask;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	3302      	adds	r3, #2
 8002608:	781a      	ldrb	r2, [r3, #0]
 800260a:	7c7b      	ldrb	r3, [r7, #17]
 800260c:	4013      	ands	r3, r2
 800260e:	b2db      	uxtb	r3, r3
 8002610:	461a      	mov	r2, r3
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	4413      	add	r3, r2
 8002616:	617b      	str	r3, [r7, #20]
        p += data_structure_size;
 8002618:	7bfb      	ldrb	r3, [r7, #15]
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	4413      	add	r3, r2
 800261e:	617b      	str	r3, [r7, #20]
      }
      if ( i == end )
 8002620:	7cba      	ldrb	r2, [r7, #18]
 8002622:	7bbb      	ldrb	r3, [r7, #14]
 8002624:	429a      	cmp	r2, r3
 8002626:	d003      	beq.n	8002630 <u8g_GetGlyph+0x11c>
        break;
      i++;
 8002628:	7cbb      	ldrb	r3, [r7, #18]
 800262a:	3301      	adds	r3, #1
 800262c:	74bb      	strb	r3, [r7, #18]
      if ( u8g_pgm_read((u8g_pgm_uint8_t *)(p)) == 255 )
 800262e:	e7d7      	b.n	80025e0 <u8g_GetGlyph+0xcc>
        break;
 8002630:	bf00      	nop
    }
  }
  
  u8g_FillEmptyGlyphCache(u8g);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff ff54 	bl	80024e0 <u8g_FillEmptyGlyphCache>
    
  return NULL;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3718      	adds	r7, #24
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <u8g_draw_glyph>:
  return u8g->glyph_dx;
}
#endif

int8_t u8g_draw_glyph(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, uint8_t encoding)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b088      	sub	sp, #32
 8002646:	af02      	add	r7, sp, #8
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	4608      	mov	r0, r1
 800264c:	4611      	mov	r1, r2
 800264e:	461a      	mov	r2, r3
 8002650:	4603      	mov	r3, r0
 8002652:	70fb      	strb	r3, [r7, #3]
 8002654:	460b      	mov	r3, r1
 8002656:	70bb      	strb	r3, [r7, #2]
 8002658:	4613      	mov	r3, r2
 800265a:	707b      	strb	r3, [r7, #1]
  uint8_t w, h;
  uint8_t i, j;
  u8g_uint_t ix, iy;

  {
    u8g_glyph_t g = u8g_GetGlyph(u8g, encoding);
 800265c:	787b      	ldrb	r3, [r7, #1]
 800265e:	4619      	mov	r1, r3
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff ff57 	bl	8002514 <u8g_GetGlyph>
 8002666:	60f8      	str	r0, [r7, #12]
    if ( g == NULL  )
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <u8g_draw_glyph+0x30>
      return 0;
 800266e:	2300      	movs	r3, #0
 8002670:	e06d      	b.n	800274e <u8g_draw_glyph+0x10c>
    data = u8g_font_GetGlyphDataStart(u8g->font, g);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	68f9      	ldr	r1, [r7, #12]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff febd 	bl	80023f8 <u8g_font_GetGlyphDataStart>
 800267e:	6178      	str	r0, [r7, #20]
  }
  
  w = u8g->glyph_width;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	7fdb      	ldrb	r3, [r3, #31]
 8002684:	72fb      	strb	r3, [r7, #11]
  h = u8g->glyph_height;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3020 	ldrb.w	r3, [r3, #32]
 800268c:	72bb      	strb	r3, [r7, #10]
  
  x += u8g->glyph_x;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8002694:	b2da      	uxtb	r2, r3
 8002696:	78fb      	ldrb	r3, [r7, #3]
 8002698:	4413      	add	r3, r2
 800269a:	70fb      	strb	r3, [r7, #3]
  y -= u8g->glyph_y;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f993 301e 	ldrsb.w	r3, [r3, #30]
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	78ba      	ldrb	r2, [r7, #2]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	70bb      	strb	r3, [r7, #2]
  y--;
 80026aa:	78bb      	ldrb	r3, [r7, #2]
 80026ac:	3b01      	subs	r3, #1
 80026ae:	70bb      	strb	r3, [r7, #2]
  
  if ( u8g_IsBBXIntersection(u8g, x, y-h+1, w, h) == 0 )
 80026b0:	78ba      	ldrb	r2, [r7, #2]
 80026b2:	7abb      	ldrb	r3, [r7, #10]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	3301      	adds	r3, #1
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	7af8      	ldrb	r0, [r7, #11]
 80026be:	78f9      	ldrb	r1, [r7, #3]
 80026c0:	7abb      	ldrb	r3, [r7, #10]
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	4603      	mov	r3, r0
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff fb96 	bl	8001df8 <u8g_IsBBXIntersection>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d103      	bne.n	80026da <u8g_draw_glyph+0x98>
    return u8g->glyph_dx;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f993 301c 	ldrsb.w	r3, [r3, #28]
 80026d8:	e039      	b.n	800274e <u8g_draw_glyph+0x10c>

  /* now, w is reused as bytes per line */
  w += 7;
 80026da:	7afb      	ldrb	r3, [r7, #11]
 80026dc:	3307      	adds	r3, #7
 80026de:	72fb      	strb	r3, [r7, #11]
  w /= 8;
 80026e0:	7afb      	ldrb	r3, [r7, #11]
 80026e2:	08db      	lsrs	r3, r3, #3
 80026e4:	72fb      	strb	r3, [r7, #11]
  
  iy = y;
 80026e6:	78bb      	ldrb	r3, [r7, #2]
 80026e8:	743b      	strb	r3, [r7, #16]
  iy -= h;
 80026ea:	7c3a      	ldrb	r2, [r7, #16]
 80026ec:	7abb      	ldrb	r3, [r7, #10]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	743b      	strb	r3, [r7, #16]
  iy++;
 80026f2:	7c3b      	ldrb	r3, [r7, #16]
 80026f4:	3301      	adds	r3, #1
 80026f6:	743b      	strb	r3, [r7, #16]

  for( j = 0; j < h; j++ )
 80026f8:	2300      	movs	r3, #0
 80026fa:	74bb      	strb	r3, [r7, #18]
 80026fc:	e020      	b.n	8002740 <u8g_draw_glyph+0xfe>
  {
    ix = x;
 80026fe:	78fb      	ldrb	r3, [r7, #3]
 8002700:	747b      	strb	r3, [r7, #17]
    for( i = 0; i < w; i++ )
 8002702:	2300      	movs	r3, #0
 8002704:	74fb      	strb	r3, [r7, #19]
 8002706:	e011      	b.n	800272c <u8g_draw_glyph+0xea>
    {
      u8g_Draw8Pixel(u8g, ix, iy, 0, u8g_pgm_read(data));
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	7c3a      	ldrb	r2, [r7, #16]
 800270e:	7c79      	ldrb	r1, [r7, #17]
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	2300      	movs	r3, #0
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f000 fa8b 	bl	8002c30 <u8g_Draw8Pixel>
      data++;
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	3301      	adds	r3, #1
 800271e:	617b      	str	r3, [r7, #20]
      ix+=8;
 8002720:	7c7b      	ldrb	r3, [r7, #17]
 8002722:	3308      	adds	r3, #8
 8002724:	747b      	strb	r3, [r7, #17]
    for( i = 0; i < w; i++ )
 8002726:	7cfb      	ldrb	r3, [r7, #19]
 8002728:	3301      	adds	r3, #1
 800272a:	74fb      	strb	r3, [r7, #19]
 800272c:	7cfa      	ldrb	r2, [r7, #19]
 800272e:	7afb      	ldrb	r3, [r7, #11]
 8002730:	429a      	cmp	r2, r3
 8002732:	d3e9      	bcc.n	8002708 <u8g_draw_glyph+0xc6>
    }
    iy++;
 8002734:	7c3b      	ldrb	r3, [r7, #16]
 8002736:	3301      	adds	r3, #1
 8002738:	743b      	strb	r3, [r7, #16]
  for( j = 0; j < h; j++ )
 800273a:	7cbb      	ldrb	r3, [r7, #18]
 800273c:	3301      	adds	r3, #1
 800273e:	74bb      	strb	r3, [r7, #18]
 8002740:	7cba      	ldrb	r2, [r7, #18]
 8002742:	7abb      	ldrb	r3, [r7, #10]
 8002744:	429a      	cmp	r2, r3
 8002746:	d3da      	bcc.n	80026fe <u8g_draw_glyph+0xbc>
  }
  return u8g->glyph_dx;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f993 301c 	ldrsb.w	r3, [r3, #28]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <u8g_DrawStr>:
/*========================================================================*/
/* string drawing procedures */


u8g_uint_t u8g_DrawStr(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, const char *s)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b086      	sub	sp, #24
 800275a:	af00      	add	r7, sp, #0
 800275c:	60f8      	str	r0, [r7, #12]
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	72fb      	strb	r3, [r7, #11]
 8002764:	4613      	mov	r3, r2
 8002766:	72bb      	strb	r3, [r7, #10]
  u8g_uint_t t = 0;
 8002768:	2300      	movs	r3, #0
 800276a:	75fb      	strb	r3, [r7, #23]
  int8_t d;
  
  //u8g_uint_t u8g_GetStrWidth(u8g, s);
  //u8g_font_GetFontAscent(u8g->font)-u8g_font_GetFontDescent(u8g->font);
  
  y += u8g->font_calc_vref(u8g);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	4798      	blx	r3
 8002774:	4603      	mov	r3, r0
 8002776:	461a      	mov	r2, r3
 8002778:	7abb      	ldrb	r3, [r7, #10]
 800277a:	4413      	add	r3, r2
 800277c:	72bb      	strb	r3, [r7, #10]
  
  while( *s != '\0' )
 800277e:	e013      	b.n	80027a8 <u8g_DrawStr+0x52>
  {
    d = u8g_draw_glyph(u8g, x, y, *s);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	7aba      	ldrb	r2, [r7, #10]
 8002786:	7af9      	ldrb	r1, [r7, #11]
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f7ff ff5a 	bl	8002642 <u8g_draw_glyph>
 800278e:	4603      	mov	r3, r0
 8002790:	75bb      	strb	r3, [r7, #22]
    x += d;
 8002792:	7dba      	ldrb	r2, [r7, #22]
 8002794:	7afb      	ldrb	r3, [r7, #11]
 8002796:	4413      	add	r3, r2
 8002798:	72fb      	strb	r3, [r7, #11]
    t += d;
 800279a:	7dba      	ldrb	r2, [r7, #22]
 800279c:	7dfb      	ldrb	r3, [r7, #23]
 800279e:	4413      	add	r3, r2
 80027a0:	75fb      	strb	r3, [r7, #23]
    s++;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	3301      	adds	r3, #1
 80027a6:	607b      	str	r3, [r7, #4]
  while( *s != '\0' )
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1e7      	bne.n	8002780 <u8g_DrawStr+0x2a>
  }
  return t;
 80027b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <u8g_UpdateRefHeight>:

/*========================================================================*/
/* set ascent/descent for reference point calculation */

void u8g_UpdateRefHeight(u8g_t *u8g)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b084      	sub	sp, #16
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  uint16_t ls;
  if ( u8g->font == NULL )
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d06b      	beq.n	80028a2 <u8g_UpdateRefHeight+0xe8>
    return;
  if ( u8g->font_height_mode == U8G_FONT_HEIGHT_MODE_TEXT )
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d114      	bne.n	80027fe <u8g_UpdateRefHeight+0x44>
  {
    u8g->font_ref_ascent = u8g_font_GetCapitalAHeight(u8g->font);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff fd86 	bl	80022ea <u8g_font_GetCapitalAHeight>
 80027de:	4603      	mov	r3, r0
 80027e0:	b25a      	sxtb	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    u8g->font_ref_descent = u8g_font_GetLowerGDescent(u8g->font);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff fdbd 	bl	800236c <u8g_font_GetLowerGDescent>
 80027f2:	4603      	mov	r3, r0
 80027f4:	461a      	mov	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 80027fc:	e02d      	b.n	800285a <u8g_UpdateRefHeight+0xa0>
  }
  else if ( u8g->font_height_mode == U8G_FONT_HEIGHT_MODE_XTEXT )
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002804:	2b01      	cmp	r3, #1
 8002806:	d114      	bne.n	8002832 <u8g_UpdateRefHeight+0x78>
  {
    u8g->font_ref_ascent = u8g_font_GetFontXAscent(u8g->font);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff fdd7 	bl	80023c0 <u8g_font_GetFontXAscent>
 8002812:	4603      	mov	r3, r0
 8002814:	461a      	mov	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    u8g->font_ref_descent = u8g_font_GetFontXDescent(u8g->font);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff fddb 	bl	80023dc <u8g_font_GetFontXDescent>
 8002826:	4603      	mov	r3, r0
 8002828:	461a      	mov	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8002830:	e013      	b.n	800285a <u8g_UpdateRefHeight+0xa0>
  }
  else
  {
    u8g->font_ref_ascent = u8g_font_GetFontAscent(u8g->font);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff fda6 	bl	8002388 <u8g_font_GetFontAscent>
 800283c:	4603      	mov	r3, r0
 800283e:	461a      	mov	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    u8g->font_ref_descent = u8g_font_GetFontDescent(u8g->font);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff fdaa 	bl	80023a4 <u8g_font_GetFontDescent>
 8002850:	4603      	mov	r3, r0
 8002852:	461a      	mov	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  }
  
  ls = u8g->font_ref_ascent - u8g->font_ref_descent;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8002860:	b21a      	sxth	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f993 302a 	ldrsb.w	r3, [r3, #42]	; 0x2a
 8002868:	b21b      	sxth	r3, r3
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	b21b      	sxth	r3, r3
 800286e:	81fb      	strh	r3, [r7, #14]
  if ( u8g->font_line_spacing_factor != 64 )
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002876:	2b40      	cmp	r3, #64	; 0x40
 8002878:	d00d      	beq.n	8002896 <u8g_UpdateRefHeight+0xdc>
  {
    ls &= 255;
 800287a:	89fb      	ldrh	r3, [r7, #14]
 800287c:	b2db      	uxtb	r3, r3
 800287e:	81fb      	strh	r3, [r7, #14]
    ls *= u8g->font_line_spacing_factor;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002886:	b29b      	uxth	r3, r3
 8002888:	89fa      	ldrh	r2, [r7, #14]
 800288a:	fb12 f303 	smulbb	r3, r2, r3
 800288e:	81fb      	strh	r3, [r7, #14]
    ls >>= 6;
 8002890:	89fb      	ldrh	r3, [r7, #14]
 8002892:	099b      	lsrs	r3, r3, #6
 8002894:	81fb      	strh	r3, [r7, #14]
  }
  u8g->line_spacing = ls;
 8002896:	89fb      	ldrh	r3, [r7, #14]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80028a0:	e000      	b.n	80028a4 <u8g_UpdateRefHeight+0xea>
    return;
 80028a2:	bf00      	nop
}
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <u8g_font_calc_vref_font>:

/*========================================================================*/
/* callback procedures to correct the y position */

u8g_uint_t u8g_font_calc_vref_font(u8g_t *u8g)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b083      	sub	sp, #12
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
  return 0;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <u8g_SetFontPosBaseline>:

void u8g_SetFontPosBaseline(u8g_t *u8g)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  u8g->font_calc_vref = u8g_font_calc_vref_font;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a04      	ldr	r2, [pc, #16]	; (80028dc <u8g_SetFontPosBaseline+0x1c>)
 80028cc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	080028ab 	.word	0x080028ab

080028e0 <u8g_SetFont>:
    buf.y_max = cap_a;
  u8g_font_get_str_box_fill_args(u8g, s, &buf, x, y, width, height);
}

void u8g_SetFont(u8g_t *u8g, const u8g_fntpgm_uint8_t  *font)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  if ( u8g->font != font )
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d008      	beq.n	8002906 <u8g_SetFont+0x26>
  {
    u8g->font = font;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	609a      	str	r2, [r3, #8]
    u8g_UpdateRefHeight(u8g);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7ff ff5d 	bl	80027ba <u8g_UpdateRefHeight>
    u8g_SetFontPosBaseline(u8g);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f7ff ffdd 	bl	80028c0 <u8g_SetFontPosBaseline>
  }
}
 8002906:	bf00      	nop
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <u8g_call_dev_fn>:

#include <stddef.h>
#include "u8g.h"

uint8_t u8g_call_dev_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 800290e:	b590      	push	{r4, r7, lr}
 8002910:	b085      	sub	sp, #20
 8002912:	af00      	add	r7, sp, #0
 8002914:	60f8      	str	r0, [r7, #12]
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	603b      	str	r3, [r7, #0]
 800291a:	4613      	mov	r3, r2
 800291c:	71fb      	strb	r3, [r7, #7]
  return dev->dev_fn(u8g, dev, msg, arg); 
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	681c      	ldr	r4, [r3, #0]
 8002922:	79fa      	ldrb	r2, [r7, #7]
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	68b9      	ldr	r1, [r7, #8]
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	47a0      	blx	r4
 800292c:	4603      	mov	r3, r0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	bd90      	pop	{r4, r7, pc}

08002936 <u8g_InitLL>:

/*====================================================================*/

uint8_t u8g_InitLL(u8g_t *u8g, u8g_dev_t *dev)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b084      	sub	sp, #16
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
 800293e:	6039      	str	r1, [r7, #0]
  uint8_t r;
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002944:	2002      	movs	r0, #2
 8002946:	4798      	blx	r3
  r =  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_INIT, NULL);
 8002948:	2300      	movs	r3, #0
 800294a:	220a      	movs	r2, #10
 800294c:	6839      	ldr	r1, [r7, #0]
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7ff ffdd 	bl	800290e <u8g_call_dev_fn>
 8002954:	4603      	mov	r3, r0
 8002956:	73fb      	strb	r3, [r7, #15]
  u8g->state_cb(U8G_STATE_MSG_BACKUP_U8G);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800295c:	2003      	movs	r0, #3
 800295e:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002964:	2000      	movs	r0, #0
 8002966:	4798      	blx	r3
  return r;
 8002968:	7bfb      	ldrb	r3, [r7, #15]
}
 800296a:	4618      	mov	r0, r3
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <u8g_FirstPageLL>:

void u8g_FirstPageLL(u8g_t *u8g, u8g_dev_t *dev)
{  
 8002972:	b580      	push	{r7, lr}
 8002974:	b082      	sub	sp, #8
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
 800297a:	6039      	str	r1, [r7, #0]
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002980:	2002      	movs	r0, #2
 8002982:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_U8G);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002988:	2001      	movs	r0, #1
 800298a:	4798      	blx	r3
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_PAGE_FIRST, NULL);
 800298c:	2300      	movs	r3, #0
 800298e:	2214      	movs	r2, #20
 8002990:	6839      	ldr	r1, [r7, #0]
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7ff ffbb 	bl	800290e <u8g_call_dev_fn>
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3338      	adds	r3, #56	; 0x38
 800299c:	2217      	movs	r2, #23
 800299e:	6839      	ldr	r1, [r7, #0]
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff ffb4 	bl	800290e <u8g_call_dev_fn>
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029aa:	2000      	movs	r0, #0
 80029ac:	4798      	blx	r3
}
 80029ae:	bf00      	nop
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <u8g_NextPageLL>:

uint8_t u8g_NextPageLL(u8g_t *u8g, u8g_dev_t *dev)
{  
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	6039      	str	r1, [r7, #0]
  uint8_t r;
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c4:	2002      	movs	r0, #2
 80029c6:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_U8G);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029cc:	2001      	movs	r0, #1
 80029ce:	4798      	blx	r3
  r = u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_PAGE_NEXT, NULL);
 80029d0:	2300      	movs	r3, #0
 80029d2:	2215      	movs	r2, #21
 80029d4:	6839      	ldr	r1, [r7, #0]
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7ff ff99 	bl	800290e <u8g_call_dev_fn>
 80029dc:	4603      	mov	r3, r0
 80029de:	73fb      	strb	r3, [r7, #15]
  if ( r != 0 )
 80029e0:	7bfb      	ldrb	r3, [r7, #15]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d006      	beq.n	80029f4 <u8g_NextPageLL+0x3e>
  {
    u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3338      	adds	r3, #56	; 0x38
 80029ea:	2217      	movs	r2, #23
 80029ec:	6839      	ldr	r1, [r7, #0]
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7ff ff8d 	bl	800290e <u8g_call_dev_fn>
  }
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f8:	2000      	movs	r0, #0
 80029fa:	4798      	blx	r3
  return r;
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <u8g_Draw8PixelLL>:
  arg->y = y;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_SET_PIXEL, arg);
}

void u8g_Draw8PixelLL(u8g_t *u8g, u8g_dev_t *dev, u8g_uint_t x, u8g_uint_t y, uint8_t dir, uint8_t pixel)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	60f8      	str	r0, [r7, #12]
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	4611      	mov	r1, r2
 8002a12:	461a      	mov	r2, r3
 8002a14:	460b      	mov	r3, r1
 8002a16:	71fb      	strb	r3, [r7, #7]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	71bb      	strb	r3, [r7, #6]
  u8g_dev_arg_pixel_t *arg = &(u8g->arg_pixel);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	332d      	adds	r3, #45	; 0x2d
 8002a20:	617b      	str	r3, [r7, #20]
  arg->x = x;
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	79fa      	ldrb	r2, [r7, #7]
 8002a26:	701a      	strb	r2, [r3, #0]
  arg->y = y;
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	79ba      	ldrb	r2, [r7, #6]
 8002a2c:	705a      	strb	r2, [r3, #1]
  arg->dir = dir;
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002a34:	70da      	strb	r2, [r3, #3]
  arg->pixel = pixel;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002a3c:	709a      	strb	r2, [r3, #2]
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_SET_8PIXEL, arg);
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	223b      	movs	r2, #59	; 0x3b
 8002a42:	68b9      	ldr	r1, [r7, #8]
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f7ff ff62 	bl	800290e <u8g_call_dev_fn>
}
 8002a4a:	bf00      	nop
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <u8g_GetWidthLL>:
#endif



u8g_uint_t u8g_GetWidthLL(u8g_t *u8g, u8g_dev_t *dev)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b084      	sub	sp, #16
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
 8002a5a:	6039      	str	r1, [r7, #0]
  u8g_uint_t r;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_WIDTH, &r);
 8002a5c:	f107 030f 	add.w	r3, r7, #15
 8002a60:	2246      	movs	r2, #70	; 0x46
 8002a62:	6839      	ldr	r1, [r7, #0]
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ff52 	bl	800290e <u8g_call_dev_fn>
  return r;
 8002a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3710      	adds	r7, #16
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <u8g_GetHeightLL>:

u8g_uint_t u8g_GetHeightLL(u8g_t *u8g, u8g_dev_t *dev)
{       
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  u8g_uint_t r;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_HEIGHT, &r);
 8002a7e:	f107 030f 	add.w	r3, r7, #15
 8002a82:	2247      	movs	r2, #71	; 0x47
 8002a84:	6839      	ldr	r1, [r7, #0]
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7ff ff41 	bl	800290e <u8g_call_dev_fn>
  return r;
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <u8g_GetModeLL>:

u8g_uint_t u8g_GetModeLL(u8g_t *u8g, u8g_dev_t *dev)
{       
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
 8002a9e:	6039      	str	r1, [r7, #0]
  return u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_MODE, NULL);
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	2248      	movs	r2, #72	; 0x48
 8002aa4:	6839      	ldr	r1, [r7, #0]
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f7ff ff31 	bl	800290e <u8g_call_dev_fn>
 8002aac:	4603      	mov	r3, r0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <u8g_UpdateDimension>:


/*====================================================================*/

void u8g_UpdateDimension(u8g_t *u8g)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
  u8g->width = u8g_GetWidthLL(u8g, u8g->dev);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7ff ffc4 	bl	8002a52 <u8g_GetWidthLL>
 8002aca:	4603      	mov	r3, r0
 8002acc:	461a      	mov	r2, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	701a      	strb	r2, [r3, #0]
  u8g->height = u8g_GetHeightLL(u8g, u8g->dev);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f7ff ffcb 	bl	8002a74 <u8g_GetHeightLL>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	705a      	strb	r2, [r3, #1]
  u8g->mode = u8g_GetModeLL(u8g, u8g->dev);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4619      	mov	r1, r3
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ffd2 	bl	8002a96 <u8g_GetModeLL>
 8002af2:	4603      	mov	r3, r0
 8002af4:	461a      	mov	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	74da      	strb	r2, [r3, #19]
  /* 9 Dec 2012: u8g_scale.c requires update of current page */
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6859      	ldr	r1, [r3, #4]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	3338      	adds	r3, #56	; 0x38
 8002b02:	2217      	movs	r2, #23
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f7ff ff02 	bl	800290e <u8g_call_dev_fn>
}
 8002b0a:	bf00      	nop
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <u8g_init_data>:

static void u8g_init_data(u8g_t *u8g)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  u8g->font = NULL;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	609a      	str	r2, [r3, #8]
  u8g->cursor_font = NULL;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	60da      	str	r2, [r3, #12]
  u8g->cursor_bg_color = 0;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	745a      	strb	r2, [r3, #17]
  u8g->cursor_fg_color = 1;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	741a      	strb	r2, [r3, #16]
  u8g->cursor_encoding = 34;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2222      	movs	r2, #34	; 0x22
 8002b38:	749a      	strb	r2, [r3, #18]
  u8g->cursor_fn = (u8g_draw_cursor_fn)0;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	619a      	str	r2, [r3, #24]
    for( i = 0; i < U8G_PIN_LIST_LEN; i++ )
      u8g->pin_list[i] = U8G_PIN_NONE;
  }
#endif
  
  u8g_SetColorIndex(u8g, 1);
 8002b40:	2101      	movs	r1, #1
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 f891 	bl	8002c6a <u8g_SetColorIndex>

  u8g_SetFontPosBaseline(u8g);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff feb9 	bl	80028c0 <u8g_SetFontPosBaseline>
  
  u8g->font_height_mode = U8G_FONT_HEIGHT_MODE_XTEXT;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  u8g->font_ref_ascent = 0;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  u8g->font_ref_descent = 0;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  u8g->font_line_spacing_factor = 64;           /* 64 = 1.0, 77 = 1.2 line spacing factor */
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2240      	movs	r2, #64	; 0x40
 8002b6a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  u8g->line_spacing = 0;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  u8g->state_cb = u8g_state_dummy_cb;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a02      	ldr	r2, [pc, #8]	; (8002b84 <u8g_init_data+0x70>)
 8002b7a:	635a      	str	r2, [r3, #52]	; 0x34

}
 8002b7c:	bf00      	nop
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	08003367 	.word	0x08003367

08002b88 <u8g_Begin>:

uint8_t u8g_Begin(u8g_t *u8g)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* call and init low level driver and com device */
  if ( u8g_InitLL(u8g, u8g->dev) == 0 )
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	4619      	mov	r1, r3
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff fecd 	bl	8002936 <u8g_InitLL>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <u8g_Begin+0x1e>
    return 0;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	e003      	b.n	8002bae <u8g_Begin+0x26>
  /* fetch width and height from the low level */
  u8g_UpdateDimension(u8g);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff ff85 	bl	8002ab6 <u8g_UpdateDimension>
  return 1;
 8002bac:	2301      	movs	r3, #1
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <u8g_InitComFn>:
  return u8g_Begin(u8g);
}

/* special init for pure ARM systems */
uint8_t u8g_InitComFn(u8g_t *u8g, u8g_dev_t *dev, u8g_com_fnptr com_fn)
{
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b084      	sub	sp, #16
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	60f8      	str	r0, [r7, #12]
 8002bbe:	60b9      	str	r1, [r7, #8]
 8002bc0:	607a      	str	r2, [r7, #4]
  u8g_init_data(u8g);
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f7ff ffa6 	bl	8002b14 <u8g_init_data>
    for( i = 0; i < U8G_PIN_LIST_LEN; i++ )
      u8g->pin_list[i] = U8G_PIN_DUMMY;
  }
#endif
  
  u8g->dev = dev;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	605a      	str	r2, [r3, #4]
  
  /* replace the device procedure with a custom communication procedure */
  u8g->dev->com_fn = com_fn;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	609a      	str	r2, [r3, #8]
  
  /* On the Arduino Environment this will lead to two calls to u8g_Begin(), the following line will be called first (by U8glib constructors) */
  /* if - in future releases - this is removed, then still call u8g_UpdateDimension() */
  /* if Arduino call u8g_UpdateDimension else u8g_Begin */
  /* issue 146 */
  return u8g_Begin(u8g);
 8002bd6:	68f8      	ldr	r0, [r7, #12]
 8002bd8:	f7ff ffd6 	bl	8002b88 <u8g_Begin>
 8002bdc:	4603      	mov	r3, r0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <u8g_FirstPage>:
  return u8g_Begin(u8g);
}
#endif /* defined(U8G_WITH_PINLIST)  */

void u8g_FirstPage(u8g_t *u8g)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  u8g_FirstPageLL(u8g, u8g->dev);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff febc 	bl	8002972 <u8g_FirstPageLL>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <u8g_NextPage>:

uint8_t u8g_NextPage(u8g_t *u8g)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b082      	sub	sp, #8
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  if  ( u8g->cursor_fn != (u8g_draw_cursor_fn)0 )
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d003      	beq.n	8002c1a <u8g_NextPage+0x18>
  {
    u8g->cursor_fn(u8g);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	4798      	blx	r3
  }
  return u8g_NextPageLL(u8g, u8g->dev);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	4619      	mov	r1, r3
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7ff fec8 	bl	80029b6 <u8g_NextPageLL>
 8002c26:	4603      	mov	r3, r0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <u8g_Draw8Pixel>:
{
  u8g_DrawPixelLL(u8g, u8g->dev, x, y);
}

void u8g_Draw8Pixel(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, uint8_t dir, uint8_t pixel)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af02      	add	r7, sp, #8
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	4608      	mov	r0, r1
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	4603      	mov	r3, r0
 8002c40:	70fb      	strb	r3, [r7, #3]
 8002c42:	460b      	mov	r3, r1
 8002c44:	70bb      	strb	r3, [r7, #2]
 8002c46:	4613      	mov	r3, r2
 8002c48:	707b      	strb	r3, [r7, #1]
  u8g_Draw8PixelLL(u8g, u8g->dev, x, y, dir, pixel);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6859      	ldr	r1, [r3, #4]
 8002c4e:	78b8      	ldrb	r0, [r7, #2]
 8002c50:	78fa      	ldrb	r2, [r7, #3]
 8002c52:	7c3b      	ldrb	r3, [r7, #16]
 8002c54:	9301      	str	r3, [sp, #4]
 8002c56:	787b      	ldrb	r3, [r7, #1]
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f7ff fed2 	bl	8002a06 <u8g_Draw8PixelLL>
}
 8002c62:	bf00      	nop
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <u8g_SetColorIndex>:
  irgb.b = b;  
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_SET_COLOR_ENTRY, &irgb);
}

void u8g_SetColorIndex(u8g_t *u8g, uint8_t idx)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	460b      	mov	r3, r1
 8002c74:	70fb      	strb	r3, [r7, #3]
  u8g->arg_pixel.color = idx;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	78fa      	ldrb	r2, [r7, #3]
 8002c7a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  /*u8g->color_index = idx; */ /* must be removed */
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <u8g_page_First>:
  p->page = 0;
  u8g_page_First(p);
}

void u8g_page_First(u8g_page_t *p)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b083      	sub	sp, #12
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  p->page_y0 = 0;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	709a      	strb	r2, [r3, #2]
  p->page_y1 = p->page_height;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	781a      	ldrb	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	70da      	strb	r2, [r3, #3]
  p->page_y1--;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	78db      	ldrb	r3, [r3, #3]
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	70da      	strb	r2, [r3, #3]
  p->page = 0;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	711a      	strb	r2, [r3, #4]
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <u8g_page_Next>:

uint8_t u8g_page_Next(u8g_page_t * p)
{
 8002cbe:	b490      	push	{r4, r7}
 8002cc0:	b082      	sub	sp, #8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  register u8g_uint_t y1;
  p->page_y0 += p->page_height;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	789a      	ldrb	r2, [r3, #2]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	4413      	add	r3, r2
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	709a      	strb	r2, [r3, #2]
  if ( p->page_y0 >= p->total_height )
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	789a      	ldrb	r2, [r3, #2]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	785b      	ldrb	r3, [r3, #1]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d301      	bcc.n	8002ce6 <u8g_page_Next+0x28>
    return 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e018      	b.n	8002d18 <u8g_page_Next+0x5a>
  p->page++;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	791b      	ldrb	r3, [r3, #4]
 8002cea:	3301      	adds	r3, #1
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	711a      	strb	r2, [r3, #4]
  y1 = p->page_y1;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	78dc      	ldrb	r4, [r3, #3]
  y1 += p->page_height;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	4423      	add	r3, r4
 8002cfc:	b2dc      	uxtb	r4, r3
  if ( y1 >= p->total_height )
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	785b      	ldrb	r3, [r3, #1]
 8002d02:	429c      	cmp	r4, r3
 8002d04:	d304      	bcc.n	8002d10 <u8g_page_Next+0x52>
  {
    y1 = p->total_height;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	785c      	ldrb	r4, [r3, #1]
    y1--;
 8002d0a:	4623      	mov	r3, r4
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b2dc      	uxtb	r4, r3
  }
  p->page_y1 = y1;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4622      	mov	r2, r4
 8002d14:	70da      	strb	r2, [r3, #3]
  
  return 1;
 8002d16:	2301      	movs	r3, #1
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc90      	pop	{r4, r7}
 8002d20:	4770      	bx	lr

08002d22 <u8g_pb_Clear>:
*/

#include "u8g.h"

void u8g_pb_Clear(u8g_pb_t *b)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b085      	sub	sp, #20
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = (uint8_t *)b->buf;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	60fb      	str	r3, [r7, #12]
  uint8_t *end_ptr = ptr;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	60bb      	str	r3, [r7, #8]
  end_ptr += b->width;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	795b      	ldrb	r3, [r3, #5]
 8002d38:	461a      	mov	r2, r3
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	60bb      	str	r3, [r7, #8]
  do
  {
    *ptr++ = 0;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	60fa      	str	r2, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	701a      	strb	r2, [r3, #0]
  } while( ptr != end_ptr );
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d1f6      	bne.n	8002d40 <u8g_pb_Clear+0x1e>
}
 8002d52:	bf00      	nop
 8002d54:	bf00      	nop
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <u8g_pb_IsYIntersection>:
  return 0;
}
*/

uint8_t u8g_pb_IsYIntersection(u8g_pb_t *pb, u8g_uint_t v0, u8g_uint_t v1)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	70fb      	strb	r3, [r7, #3]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	70bb      	strb	r3, [r7, #2]
  uint8_t c1, c2, c3, tmp;
  c1 = v0 <= pb->p.page_y1;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	78db      	ldrb	r3, [r3, #3]
 8002d74:	78fa      	ldrb	r2, [r7, #3]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	bf94      	ite	ls
 8002d7a:	2301      	movls	r3, #1
 8002d7c:	2300      	movhi	r3, #0
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	73fb      	strb	r3, [r7, #15]
  c2 = v1 >= pb->p.page_y0;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	789b      	ldrb	r3, [r3, #2]
 8002d86:	78ba      	ldrb	r2, [r7, #2]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	bf2c      	ite	cs
 8002d8c:	2301      	movcs	r3, #1
 8002d8e:	2300      	movcc	r3, #0
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	73bb      	strb	r3, [r7, #14]
  c3 = v0 > v1;
 8002d94:	78fa      	ldrb	r2, [r7, #3]
 8002d96:	78bb      	ldrb	r3, [r7, #2]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	bf8c      	ite	hi
 8002d9c:	2301      	movhi	r3, #1
 8002d9e:	2300      	movls	r3, #0
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	737b      	strb	r3, [r7, #13]
  if ( c2 && c3 )
    return 1;
  return 0;
  */
  
  tmp = c1;
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	733b      	strb	r3, [r7, #12]
  c1 &= c2;
 8002da8:	7bfa      	ldrb	r2, [r7, #15]
 8002daa:	7bbb      	ldrb	r3, [r7, #14]
 8002dac:	4013      	ands	r3, r2
 8002dae:	73fb      	strb	r3, [r7, #15]
  c2 &= c3;
 8002db0:	7bba      	ldrb	r2, [r7, #14]
 8002db2:	7b7b      	ldrb	r3, [r7, #13]
 8002db4:	4013      	ands	r3, r2
 8002db6:	73bb      	strb	r3, [r7, #14]
  c3 &= tmp;
 8002db8:	7b7a      	ldrb	r2, [r7, #13]
 8002dba:	7b3b      	ldrb	r3, [r7, #12]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	737b      	strb	r3, [r7, #13]
  c1 |= c2;
 8002dc0:	7bfa      	ldrb	r2, [r7, #15]
 8002dc2:	7bbb      	ldrb	r3, [r7, #14]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	73fb      	strb	r3, [r7, #15]
  c1 |= c3;
 8002dc8:	7bfa      	ldrb	r2, [r7, #15]
 8002dca:	7b7b      	ldrb	r3, [r7, #13]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	73fb      	strb	r3, [r7, #15]
  return c1 & 1;
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	b2db      	uxtb	r3, r3
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <u8g_pb_GetPageBox>:
    
  return u8g_pb_IsXIntersection(pb, bbx->x, tmp);
}

void u8g_pb_GetPageBox(u8g_pb_t *pb, u8g_box_t *box)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  box->x0 = 0;
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	2200      	movs	r2, #0
 8002df2:	701a      	strb	r2, [r3, #0]
  box->y0 = pb->p.page_y0;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	789a      	ldrb	r2, [r3, #2]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	705a      	strb	r2, [r3, #1]
  box->x1 = pb->width;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	795a      	ldrb	r2, [r3, #5]
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	709a      	strb	r2, [r3, #2]
  box->x1--;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	789b      	ldrb	r3, [r3, #2]
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	709a      	strb	r2, [r3, #2]
  box->y1 = pb->p.page_y1;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	78da      	ldrb	r2, [r3, #3]
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	70da      	strb	r2, [r3, #3]
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <u8g_pb_Is8PixelVisible>:


uint8_t u8g_pb_Is8PixelVisible(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  u8g_uint_t v0, v1;
  v0 = arg_pixel->y;
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	785b      	ldrb	r3, [r3, #1]
 8002e32:	73fb      	strb	r3, [r7, #15]
  v1 = v0;
 8002e34:	7bfb      	ldrb	r3, [r7, #15]
 8002e36:	73bb      	strb	r3, [r7, #14]
  switch( arg_pixel->dir )
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	78db      	ldrb	r3, [r3, #3]
 8002e3c:	2b03      	cmp	r3, #3
 8002e3e:	d813      	bhi.n	8002e68 <u8g_pb_Is8PixelVisible+0x44>
 8002e40:	a201      	add	r2, pc, #4	; (adr r2, 8002e48 <u8g_pb_Is8PixelVisible+0x24>)
 8002e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e46:	bf00      	nop
 8002e48:	08002e69 	.word	0x08002e69
 8002e4c:	08002e59 	.word	0x08002e59
 8002e50:	08002e69 	.word	0x08002e69
 8002e54:	08002e61 	.word	0x08002e61
  {
    case 0:
      break;
    case 1:  
      v1 += 8;          /* this is independent from the page height */
 8002e58:	7bbb      	ldrb	r3, [r7, #14]
 8002e5a:	3308      	adds	r3, #8
 8002e5c:	73bb      	strb	r3, [r7, #14]
      break;
 8002e5e:	e003      	b.n	8002e68 <u8g_pb_Is8PixelVisible+0x44>
    case 2:  
      break;
    case 3: 
      v0 -= 8;
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
 8002e62:	3b08      	subs	r3, #8
 8002e64:	73fb      	strb	r3, [r7, #15]
      break;
 8002e66:	bf00      	nop
  }
  return u8g_pb_IsYIntersection(b, v0, v1);
 8002e68:	7bba      	ldrb	r2, [r7, #14]
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff ff76 	bl	8002d60 <u8g_pb_IsYIntersection>
 8002e74:	4603      	mov	r3, r0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop

08002e80 <u8g_pb_WriteBuffer>:



uint8_t u8g_pb_WriteBuffer(u8g_pb_t *b, u8g_t *u8g, u8g_dev_t *dev)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
  return u8g_WriteSequence(u8g, dev, b->width, b->buf);  
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	795a      	ldrb	r2, [r3, #5]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	6879      	ldr	r1, [r7, #4]
 8002e96:	68b8      	ldr	r0, [r7, #8]
 8002e98:	f7ff f893 	bl	8001fc2 <u8g_WriteSequence>
 8002e9c:	4603      	mov	r3, r0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <u8g_pb8v1_set_pixel>:
  b->width = width;
  u8g_pb_Clear(b);
}

void u8g_pb8v1_set_pixel(u8g_pb_t *b, u8g_uint_t x, u8g_uint_t y, uint8_t color_index)
{
 8002ea6:	b490      	push	{r4, r7}
 8002ea8:	b084      	sub	sp, #16
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
 8002eae:	4608      	mov	r0, r1
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	70fb      	strb	r3, [r7, #3]
 8002eb8:	460b      	mov	r3, r1
 8002eba:	70bb      	strb	r3, [r7, #2]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	707b      	strb	r3, [r7, #1]
  register uint8_t mask;
  uint8_t *ptr = b->buf;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	60fb      	str	r3, [r7, #12]
  
  y -= b->p.page_y0;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	789b      	ldrb	r3, [r3, #2]
 8002eca:	78ba      	ldrb	r2, [r7, #2]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	70bb      	strb	r3, [r7, #2]
  mask = 1;
 8002ed0:	2401      	movs	r4, #1
  y &= 0x07;
 8002ed2:	78bb      	ldrb	r3, [r7, #2]
 8002ed4:	f003 0307 	and.w	r3, r3, #7
 8002ed8:	70bb      	strb	r3, [r7, #2]
  mask <<= y;
 8002eda:	4622      	mov	r2, r4
 8002edc:	78bb      	ldrb	r3, [r7, #2]
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	b2dc      	uxtb	r4, r3
  ptr += x;
 8002ee4:	78fb      	ldrb	r3, [r7, #3]
 8002ee6:	68fa      	ldr	r2, [r7, #12]
 8002ee8:	4413      	add	r3, r2
 8002eea:	60fb      	str	r3, [r7, #12]
  if ( color_index )
 8002eec:	787b      	ldrb	r3, [r7, #1]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d006      	beq.n	8002f00 <u8g_pb8v1_set_pixel+0x5a>
  {
    *ptr |= mask;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	4323      	orrs	r3, r4
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	701a      	strb	r2, [r3, #0]
  else
  {
    mask ^=0xff;
    *ptr &= mask;
  }
}
 8002efe:	e007      	b.n	8002f10 <u8g_pb8v1_set_pixel+0x6a>
    mask ^=0xff;
 8002f00:	43e3      	mvns	r3, r4
 8002f02:	b2dc      	uxtb	r4, r3
    *ptr &= mask;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	4023      	ands	r3, r4
 8002f0a:	b2da      	uxtb	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	701a      	strb	r2, [r3, #0]
}
 8002f10:	bf00      	nop
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc90      	pop	{r4, r7}
 8002f18:	4770      	bx	lr

08002f1a <u8g_pb8v1_SetPixel>:


void u8g_pb8v1_SetPixel(u8g_pb_t *b, const u8g_dev_arg_pixel_t * const arg_pixel)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	6039      	str	r1, [r7, #0]
  if ( arg_pixel->y < b->p.page_y0 )
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	785a      	ldrb	r2, [r3, #1]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	789b      	ldrb	r3, [r3, #2]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d315      	bcc.n	8002f5c <u8g_pb8v1_SetPixel+0x42>
    return;
  if ( arg_pixel->y > b->p.page_y1 )
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	785a      	ldrb	r2, [r3, #1]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	78db      	ldrb	r3, [r3, #3]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d811      	bhi.n	8002f60 <u8g_pb8v1_SetPixel+0x46>
    return;
  if ( arg_pixel->x >= b->width )
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	781a      	ldrb	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	795b      	ldrb	r3, [r3, #5]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d20d      	bcs.n	8002f64 <u8g_pb8v1_SetPixel+0x4a>
    return;
  u8g_pb8v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	7819      	ldrb	r1, [r3, #0]
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	785a      	ldrb	r2, [r3, #1]
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	791b      	ldrb	r3, [r3, #4]
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f7ff ffa6 	bl	8002ea6 <u8g_pb8v1_set_pixel>
 8002f5a:	e004      	b.n	8002f66 <u8g_pb8v1_SetPixel+0x4c>
    return;
 8002f5c:	bf00      	nop
 8002f5e:	e002      	b.n	8002f66 <u8g_pb8v1_SetPixel+0x4c>
    return;
 8002f60:	bf00      	nop
 8002f62:	e000      	b.n	8002f66 <u8g_pb8v1_SetPixel+0x4c>
    return;
 8002f64:	bf00      	nop
}
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <u8g_pb8v1_Set8PixelOpt2>:
  } while( pixel != 0  );
}


void u8g_pb8v1_Set8PixelOpt2(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
 8002f6c:	b590      	push	{r4, r7, lr}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  register uint8_t pixel = arg_pixel->pixel;
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	789c      	ldrb	r4, [r3, #2]
  u8g_uint_t dx = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	73fb      	strb	r3, [r7, #15]
  u8g_uint_t dy = 0;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	73bb      	strb	r3, [r7, #14]
  
  switch( arg_pixel->dir )
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	78db      	ldrb	r3, [r3, #3]
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d81c      	bhi.n	8002fc4 <u8g_pb8v1_Set8PixelOpt2+0x58>
 8002f8a:	a201      	add	r2, pc, #4	; (adr r2, 8002f90 <u8g_pb8v1_Set8PixelOpt2+0x24>)
 8002f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f90:	08002fa1 	.word	0x08002fa1
 8002f94:	08002fa9 	.word	0x08002fa9
 8002f98:	08002fb1 	.word	0x08002fb1
 8002f9c:	08002fb9 	.word	0x08002fb9
  {
    case 0: dx++; break;
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	73fb      	strb	r3, [r7, #15]
 8002fa6:	e00d      	b.n	8002fc4 <u8g_pb8v1_Set8PixelOpt2+0x58>
    case 1: dy++; break;
 8002fa8:	7bbb      	ldrb	r3, [r7, #14]
 8002faa:	3301      	adds	r3, #1
 8002fac:	73bb      	strb	r3, [r7, #14]
 8002fae:	e009      	b.n	8002fc4 <u8g_pb8v1_Set8PixelOpt2+0x58>
    case 2: dx--; break;
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	73fb      	strb	r3, [r7, #15]
 8002fb6:	e005      	b.n	8002fc4 <u8g_pb8v1_Set8PixelOpt2+0x58>
    case 3: dy--; break;
 8002fb8:	7bbb      	ldrb	r3, [r7, #14]
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	73bb      	strb	r3, [r7, #14]
 8002fbe:	bf00      	nop
 8002fc0:	e000      	b.n	8002fc4 <u8g_pb8v1_Set8PixelOpt2+0x58>
  }
  
  do
 8002fc2:	bf00      	nop
  {
    if ( pixel & 128 )
 8002fc4:	b263      	sxtb	r3, r4
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	da03      	bge.n	8002fd2 <u8g_pb8v1_Set8PixelOpt2+0x66>
      u8g_pb8v1_SetPixel(b, arg_pixel);
 8002fca:	6839      	ldr	r1, [r7, #0]
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f7ff ffa4 	bl	8002f1a <u8g_pb8v1_SetPixel>
    arg_pixel->x += dx;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	781a      	ldrb	r2, [r3, #0]
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	4413      	add	r3, r2
 8002fda:	b2da      	uxtb	r2, r3
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	701a      	strb	r2, [r3, #0]
    arg_pixel->y += dy;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	785a      	ldrb	r2, [r3, #1]
 8002fe4:	7bbb      	ldrb	r3, [r7, #14]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	705a      	strb	r2, [r3, #1]
    pixel <<= 1;
 8002fee:	0063      	lsls	r3, r4, #1
 8002ff0:	b2dc      	uxtb	r4, r3
  } while( pixel != 0  );
 8002ff2:	2c00      	cmp	r4, #0
 8002ff4:	d1e5      	bne.n	8002fc2 <u8g_pb8v1_Set8PixelOpt2+0x56>
  
}
 8002ff6:	bf00      	nop
 8002ff8:	bf00      	nop
 8002ffa:	3714      	adds	r7, #20
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd90      	pop	{r4, r7, pc}

08003000 <u8g_dev_pb8v1_base_fn>:

uint8_t u8g_dev_pb8v1_base_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	603b      	str	r3, [r7, #0]
 800300c:	4613      	mov	r3, r2
 800300e:	71fb      	strb	r3, [r7, #7]
  u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	617b      	str	r3, [r7, #20]
  switch(msg)
 8003016:	79fb      	ldrb	r3, [r7, #7]
 8003018:	3b0a      	subs	r3, #10
 800301a:	2b3e      	cmp	r3, #62	; 0x3e
 800301c:	f200 80ba 	bhi.w	8003194 <u8g_dev_pb8v1_base_fn+0x194>
 8003020:	a201      	add	r2, pc, #4	; (adr r2, 8003028 <u8g_dev_pb8v1_base_fn+0x28>)
 8003022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003026:	bf00      	nop
 8003028:	08003195 	.word	0x08003195
 800302c:	08003195 	.word	0x08003195
 8003030:	08003195 	.word	0x08003195
 8003034:	08003195 	.word	0x08003195
 8003038:	08003195 	.word	0x08003195
 800303c:	08003195 	.word	0x08003195
 8003040:	08003195 	.word	0x08003195
 8003044:	08003195 	.word	0x08003195
 8003048:	08003195 	.word	0x08003195
 800304c:	08003195 	.word	0x08003195
 8003050:	08003147 	.word	0x08003147
 8003054:	08003157 	.word	0x08003157
 8003058:	08003195 	.word	0x08003195
 800305c:	08003171 	.word	0x08003171
 8003060:	08003195 	.word	0x08003195
 8003064:	08003195 	.word	0x08003195
 8003068:	08003195 	.word	0x08003195
 800306c:	08003195 	.word	0x08003195
 8003070:	08003195 	.word	0x08003195
 8003074:	08003195 	.word	0x08003195
 8003078:	08003195 	.word	0x08003195
 800307c:	08003195 	.word	0x08003195
 8003080:	08003195 	.word	0x08003195
 8003084:	08003195 	.word	0x08003195
 8003088:	08003195 	.word	0x08003195
 800308c:	08003195 	.word	0x08003195
 8003090:	08003195 	.word	0x08003195
 8003094:	08003195 	.word	0x08003195
 8003098:	08003195 	.word	0x08003195
 800309c:	08003195 	.word	0x08003195
 80030a0:	08003195 	.word	0x08003195
 80030a4:	08003195 	.word	0x08003195
 80030a8:	08003195 	.word	0x08003195
 80030ac:	08003195 	.word	0x08003195
 80030b0:	08003195 	.word	0x08003195
 80030b4:	08003195 	.word	0x08003195
 80030b8:	08003195 	.word	0x08003195
 80030bc:	08003195 	.word	0x08003195
 80030c0:	08003195 	.word	0x08003195
 80030c4:	08003195 	.word	0x08003195
 80030c8:	0800313d 	.word	0x0800313d
 80030cc:	08003195 	.word	0x08003195
 80030d0:	08003195 	.word	0x08003195
 80030d4:	08003195 	.word	0x08003195
 80030d8:	08003195 	.word	0x08003195
 80030dc:	08003195 	.word	0x08003195
 80030e0:	08003195 	.word	0x08003195
 80030e4:	08003195 	.word	0x08003195
 80030e8:	08003195 	.word	0x08003195
 80030ec:	08003125 	.word	0x08003125
 80030f0:	08003195 	.word	0x08003195
 80030f4:	08003195 	.word	0x08003195
 80030f8:	08003195 	.word	0x08003195
 80030fc:	08003195 	.word	0x08003195
 8003100:	08003195 	.word	0x08003195
 8003104:	08003195 	.word	0x08003195
 8003108:	08003195 	.word	0x08003195
 800310c:	08003195 	.word	0x08003195
 8003110:	08003195 	.word	0x08003195
 8003114:	08003195 	.word	0x08003195
 8003118:	0800317b 	.word	0x0800317b
 800311c:	08003185 	.word	0x08003185
 8003120:	0800318f 	.word	0x0800318f
  {
    case U8G_DEV_MSG_SET_8PIXEL:
      if ( u8g_pb_Is8PixelVisible(pb, (u8g_dev_arg_pixel_t *)arg) )
 8003124:	6839      	ldr	r1, [r7, #0]
 8003126:	6978      	ldr	r0, [r7, #20]
 8003128:	f7ff fe7c 	bl	8002e24 <u8g_pb_Is8PixelVisible>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d02f      	beq.n	8003192 <u8g_dev_pb8v1_base_fn+0x192>
        u8g_pb8v1_Set8PixelOpt2(pb, (u8g_dev_arg_pixel_t *)arg);
 8003132:	6839      	ldr	r1, [r7, #0]
 8003134:	6978      	ldr	r0, [r7, #20]
 8003136:	f7ff ff19 	bl	8002f6c <u8g_pb8v1_Set8PixelOpt2>
      break;
 800313a:	e02a      	b.n	8003192 <u8g_dev_pb8v1_base_fn+0x192>
    case U8G_DEV_MSG_SET_PIXEL:
        u8g_pb8v1_SetPixel(pb, (u8g_dev_arg_pixel_t *)arg);
 800313c:	6839      	ldr	r1, [r7, #0]
 800313e:	6978      	ldr	r0, [r7, #20]
 8003140:	f7ff feeb 	bl	8002f1a <u8g_pb8v1_SetPixel>
      break;
 8003144:	e026      	b.n	8003194 <u8g_dev_pb8v1_base_fn+0x194>
    case U8G_DEV_MSG_INIT:
      break;
    case U8G_DEV_MSG_STOP:
      break;
    case U8G_DEV_MSG_PAGE_FIRST:
      u8g_pb_Clear(pb);
 8003146:	6978      	ldr	r0, [r7, #20]
 8003148:	f7ff fdeb 	bl	8002d22 <u8g_pb_Clear>
      u8g_page_First(&(pb->p));
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	4618      	mov	r0, r3
 8003150:	f7ff fd9b 	bl	8002c8a <u8g_page_First>
      break;
 8003154:	e01e      	b.n	8003194 <u8g_dev_pb8v1_base_fn+0x194>
    case U8G_DEV_MSG_PAGE_NEXT:
      if ( u8g_page_Next(&(pb->p)) == 0 )
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff fdb0 	bl	8002cbe <u8g_page_Next>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <u8g_dev_pb8v1_base_fn+0x168>
        return 0;
 8003164:	2300      	movs	r3, #0
 8003166:	e016      	b.n	8003196 <u8g_dev_pb8v1_base_fn+0x196>
      u8g_pb_Clear(pb);
 8003168:	6978      	ldr	r0, [r7, #20]
 800316a:	f7ff fdda 	bl	8002d22 <u8g_pb_Clear>
      break;
 800316e:	e011      	b.n	8003194 <u8g_dev_pb8v1_base_fn+0x194>
#ifdef U8G_DEV_MSG_IS_BBX_INTERSECTION
    case U8G_DEV_MSG_IS_BBX_INTERSECTION:
      return u8g_pb_IsIntersection(pb, (u8g_dev_arg_bbx_t *)arg);
#endif
    case U8G_DEV_MSG_GET_PAGE_BOX:
      u8g_pb_GetPageBox(pb, (u8g_box_t *)arg);
 8003170:	6839      	ldr	r1, [r7, #0]
 8003172:	6978      	ldr	r0, [r7, #20]
 8003174:	f7ff fe36 	bl	8002de4 <u8g_pb_GetPageBox>
      break;
 8003178:	e00c      	b.n	8003194 <u8g_dev_pb8v1_base_fn+0x194>
    case U8G_DEV_MSG_GET_WIDTH:
      *((u8g_uint_t *)arg) = pb->width;
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	795a      	ldrb	r2, [r3, #5]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	701a      	strb	r2, [r3, #0]
      break;
 8003182:	e007      	b.n	8003194 <u8g_dev_pb8v1_base_fn+0x194>
    case U8G_DEV_MSG_GET_HEIGHT:
      *((u8g_uint_t *)arg) = pb->p.total_height;
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	785a      	ldrb	r2, [r3, #1]
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	701a      	strb	r2, [r3, #0]
      break;
 800318c:	e002      	b.n	8003194 <u8g_dev_pb8v1_base_fn+0x194>
    case U8G_DEV_MSG_SET_COLOR_ENTRY:
      break;
    case U8G_DEV_MSG_SET_XY_CB:
      break;
    case U8G_DEV_MSG_GET_MODE:
      return U8G_MODE_BW;
 800318e:	2301      	movs	r3, #1
 8003190:	e001      	b.n	8003196 <u8g_dev_pb8v1_base_fn+0x196>
      break;
 8003192:	bf00      	nop
  }
  return 1;
 8003194:	2301      	movs	r3, #1
}
 8003196:	4618      	mov	r0, r3
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop

080031a0 <u8g_draw_hline>:
*/

#include "u8g.h"

void u8g_draw_hline(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af02      	add	r7, sp, #8
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	4608      	mov	r0, r1
 80031aa:	4611      	mov	r1, r2
 80031ac:	461a      	mov	r2, r3
 80031ae:	4603      	mov	r3, r0
 80031b0:	70fb      	strb	r3, [r7, #3]
 80031b2:	460b      	mov	r3, r1
 80031b4:	70bb      	strb	r3, [r7, #2]
 80031b6:	4613      	mov	r3, r2
 80031b8:	707b      	strb	r3, [r7, #1]
  uint8_t pixel = 0x0ff;
 80031ba:	23ff      	movs	r3, #255	; 0xff
 80031bc:	73fb      	strb	r3, [r7, #15]
  while( w >= 8 )
 80031be:	e00d      	b.n	80031dc <u8g_draw_hline+0x3c>
  {
    u8g_Draw8Pixel(u8g, x, y, 0, pixel);
 80031c0:	78ba      	ldrb	r2, [r7, #2]
 80031c2:	78f9      	ldrb	r1, [r7, #3]
 80031c4:	7bfb      	ldrb	r3, [r7, #15]
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	2300      	movs	r3, #0
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff fd30 	bl	8002c30 <u8g_Draw8Pixel>
    w-=8;
 80031d0:	787b      	ldrb	r3, [r7, #1]
 80031d2:	3b08      	subs	r3, #8
 80031d4:	707b      	strb	r3, [r7, #1]
    x+=8;
 80031d6:	78fb      	ldrb	r3, [r7, #3]
 80031d8:	3308      	adds	r3, #8
 80031da:	70fb      	strb	r3, [r7, #3]
  while( w >= 8 )
 80031dc:	787b      	ldrb	r3, [r7, #1]
 80031de:	2b07      	cmp	r3, #7
 80031e0:	d8ee      	bhi.n	80031c0 <u8g_draw_hline+0x20>
  }
  if ( w != 0 )
 80031e2:	787b      	ldrb	r3, [r7, #1]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d015      	beq.n	8003214 <u8g_draw_hline+0x74>
  {
    w ^=7;
 80031e8:	787b      	ldrb	r3, [r7, #1]
 80031ea:	f083 0307 	eor.w	r3, r3, #7
 80031ee:	707b      	strb	r3, [r7, #1]
    w++;
 80031f0:	787b      	ldrb	r3, [r7, #1]
 80031f2:	3301      	adds	r3, #1
 80031f4:	707b      	strb	r3, [r7, #1]
    pixel <<= w&7;
 80031f6:	7bfa      	ldrb	r2, [r7, #15]
 80031f8:	787b      	ldrb	r3, [r7, #1]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	73fb      	strb	r3, [r7, #15]
    u8g_Draw8Pixel(u8g, x, y, 0, pixel);
 8003204:	78ba      	ldrb	r2, [r7, #2]
 8003206:	78f9      	ldrb	r1, [r7, #3]
 8003208:	7bfb      	ldrb	r3, [r7, #15]
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	2300      	movs	r3, #0
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7ff fd0e 	bl	8002c30 <u8g_Draw8Pixel>
  }
}
 8003214:	bf00      	nop
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <u8g_draw_vline>:

void u8g_draw_vline(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t h)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af02      	add	r7, sp, #8
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	4608      	mov	r0, r1
 8003226:	4611      	mov	r1, r2
 8003228:	461a      	mov	r2, r3
 800322a:	4603      	mov	r3, r0
 800322c:	70fb      	strb	r3, [r7, #3]
 800322e:	460b      	mov	r3, r1
 8003230:	70bb      	strb	r3, [r7, #2]
 8003232:	4613      	mov	r3, r2
 8003234:	707b      	strb	r3, [r7, #1]
  uint8_t pixel = 0x0ff;
 8003236:	23ff      	movs	r3, #255	; 0xff
 8003238:	73fb      	strb	r3, [r7, #15]
  while( h >= 8 )
 800323a:	e00d      	b.n	8003258 <u8g_draw_vline+0x3c>
  {
    u8g_Draw8Pixel(u8g, x, y, 1, pixel);
 800323c:	78ba      	ldrb	r2, [r7, #2]
 800323e:	78f9      	ldrb	r1, [r7, #3]
 8003240:	7bfb      	ldrb	r3, [r7, #15]
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2301      	movs	r3, #1
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7ff fcf2 	bl	8002c30 <u8g_Draw8Pixel>
    h-=8;
 800324c:	787b      	ldrb	r3, [r7, #1]
 800324e:	3b08      	subs	r3, #8
 8003250:	707b      	strb	r3, [r7, #1]
    y+=8;
 8003252:	78bb      	ldrb	r3, [r7, #2]
 8003254:	3308      	adds	r3, #8
 8003256:	70bb      	strb	r3, [r7, #2]
  while( h >= 8 )
 8003258:	787b      	ldrb	r3, [r7, #1]
 800325a:	2b07      	cmp	r3, #7
 800325c:	d8ee      	bhi.n	800323c <u8g_draw_vline+0x20>
  }
  if ( h != 0 )
 800325e:	787b      	ldrb	r3, [r7, #1]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d015      	beq.n	8003290 <u8g_draw_vline+0x74>
  {
    h ^=7;
 8003264:	787b      	ldrb	r3, [r7, #1]
 8003266:	f083 0307 	eor.w	r3, r3, #7
 800326a:	707b      	strb	r3, [r7, #1]
    h++;
 800326c:	787b      	ldrb	r3, [r7, #1]
 800326e:	3301      	adds	r3, #1
 8003270:	707b      	strb	r3, [r7, #1]
    pixel <<= h&7;
 8003272:	7bfa      	ldrb	r2, [r7, #15]
 8003274:	787b      	ldrb	r3, [r7, #1]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	73fb      	strb	r3, [r7, #15]
    u8g_Draw8Pixel(u8g, x, y, 1, pixel);
 8003280:	78ba      	ldrb	r2, [r7, #2]
 8003282:	78f9      	ldrb	r1, [r7, #3]
 8003284:	7bfb      	ldrb	r3, [r7, #15]
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	2301      	movs	r3, #1
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7ff fcd0 	bl	8002c30 <u8g_Draw8Pixel>
  }
}
 8003290:	bf00      	nop
 8003292:	3710      	adds	r7, #16
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <u8g_DrawFrame>:
  u8g_draw_vline(u8g, x, y, w);
}

/* restrictions: w > 0 && h > 0 */
void u8g_DrawFrame(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w, u8g_uint_t h)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af02      	add	r7, sp, #8
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	4608      	mov	r0, r1
 80032a2:	4611      	mov	r1, r2
 80032a4:	461a      	mov	r2, r3
 80032a6:	4603      	mov	r3, r0
 80032a8:	70fb      	strb	r3, [r7, #3]
 80032aa:	460b      	mov	r3, r1
 80032ac:	70bb      	strb	r3, [r7, #2]
 80032ae:	4613      	mov	r3, r2
 80032b0:	707b      	strb	r3, [r7, #1]
  u8g_uint_t xtmp = x;
 80032b2:	78fb      	ldrb	r3, [r7, #3]
 80032b4:	73fb      	strb	r3, [r7, #15]
  
  if ( u8g_IsBBXIntersection(u8g, x, y, w, h) == 0 )
 80032b6:	7878      	ldrb	r0, [r7, #1]
 80032b8:	78ba      	ldrb	r2, [r7, #2]
 80032ba:	78f9      	ldrb	r1, [r7, #3]
 80032bc:	7e3b      	ldrb	r3, [r7, #24]
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	4603      	mov	r3, r0
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7fe fd98 	bl	8001df8 <u8g_IsBBXIntersection>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d026      	beq.n	800331c <u8g_DrawFrame+0x84>
    return;

  
  u8g_draw_hline(u8g, x, y, w);
 80032ce:	787b      	ldrb	r3, [r7, #1]
 80032d0:	78ba      	ldrb	r2, [r7, #2]
 80032d2:	78f9      	ldrb	r1, [r7, #3]
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f7ff ff63 	bl	80031a0 <u8g_draw_hline>
  u8g_draw_vline(u8g, x, y, h);
 80032da:	7e3b      	ldrb	r3, [r7, #24]
 80032dc:	78ba      	ldrb	r2, [r7, #2]
 80032de:	78f9      	ldrb	r1, [r7, #3]
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7ff ff9b 	bl	800321c <u8g_draw_vline>
  x+=w;
 80032e6:	78fa      	ldrb	r2, [r7, #3]
 80032e8:	787b      	ldrb	r3, [r7, #1]
 80032ea:	4413      	add	r3, r2
 80032ec:	70fb      	strb	r3, [r7, #3]
  x--;
 80032ee:	78fb      	ldrb	r3, [r7, #3]
 80032f0:	3b01      	subs	r3, #1
 80032f2:	70fb      	strb	r3, [r7, #3]
  u8g_draw_vline(u8g, x, y, h);
 80032f4:	7e3b      	ldrb	r3, [r7, #24]
 80032f6:	78ba      	ldrb	r2, [r7, #2]
 80032f8:	78f9      	ldrb	r1, [r7, #3]
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f7ff ff8e 	bl	800321c <u8g_draw_vline>
  y+=h;
 8003300:	78ba      	ldrb	r2, [r7, #2]
 8003302:	7e3b      	ldrb	r3, [r7, #24]
 8003304:	4413      	add	r3, r2
 8003306:	70bb      	strb	r3, [r7, #2]
  y--;
 8003308:	78bb      	ldrb	r3, [r7, #2]
 800330a:	3b01      	subs	r3, #1
 800330c:	70bb      	strb	r3, [r7, #2]
  u8g_draw_hline(u8g, xtmp, y, w);
 800330e:	787b      	ldrb	r3, [r7, #1]
 8003310:	78ba      	ldrb	r2, [r7, #2]
 8003312:	7bf9      	ldrb	r1, [r7, #15]
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7ff ff43 	bl	80031a0 <u8g_draw_hline>
 800331a:	e000      	b.n	800331e <u8g_DrawFrame+0x86>
    return;
 800331c:	bf00      	nop
}
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <u8g_draw_box>:

void u8g_draw_box(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w, u8g_uint_t h)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	4608      	mov	r0, r1
 800332e:	4611      	mov	r1, r2
 8003330:	461a      	mov	r2, r3
 8003332:	4603      	mov	r3, r0
 8003334:	70fb      	strb	r3, [r7, #3]
 8003336:	460b      	mov	r3, r1
 8003338:	70bb      	strb	r3, [r7, #2]
 800333a:	4613      	mov	r3, r2
 800333c:	707b      	strb	r3, [r7, #1]
  do
  { 
    u8g_draw_hline(u8g, x, y, w);
 800333e:	787b      	ldrb	r3, [r7, #1]
 8003340:	78ba      	ldrb	r2, [r7, #2]
 8003342:	78f9      	ldrb	r1, [r7, #3]
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f7ff ff2b 	bl	80031a0 <u8g_draw_hline>
    y++;    
 800334a:	78bb      	ldrb	r3, [r7, #2]
 800334c:	3301      	adds	r3, #1
 800334e:	70bb      	strb	r3, [r7, #2]
    h--;
 8003350:	7c3b      	ldrb	r3, [r7, #16]
 8003352:	3b01      	subs	r3, #1
 8003354:	743b      	strb	r3, [r7, #16]
  } while( h != 0 );
 8003356:	7c3b      	ldrb	r3, [r7, #16]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1f0      	bne.n	800333e <u8g_draw_box+0x1a>
}
 800335c:	bf00      	nop
 800335e:	bf00      	nop
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <u8g_state_dummy_cb>:

#include <stddef.h>
#include "u8g.h"

void u8g_state_dummy_cb(uint8_t msg)
{
 8003366:	b480      	push	{r7}
 8003368:	b083      	sub	sp, #12
 800336a:	af00      	add	r7, sp, #0
 800336c:	4603      	mov	r3, r0
 800336e:	71fb      	strb	r3, [r7, #7]
  /* the dummy procedure does nothing */
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800337c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003380:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003382:	e003      	b.n	800338c <LoopCopyDataInit>

08003384 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003384:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003386:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003388:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800338a:	3104      	adds	r1, #4

0800338c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800338c:	480b      	ldr	r0, [pc, #44]	; (80033bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800338e:	4b0c      	ldr	r3, [pc, #48]	; (80033c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003390:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003392:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003394:	d3f6      	bcc.n	8003384 <CopyDataInit>
  ldr  r2, =_sbss
 8003396:	4a0b      	ldr	r2, [pc, #44]	; (80033c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003398:	e002      	b.n	80033a0 <LoopFillZerobss>

0800339a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800339a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800339c:	f842 3b04 	str.w	r3, [r2], #4

080033a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80033a0:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80033a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80033a4:	d3f9      	bcc.n	800339a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80033a6:	f7fe fc11 	bl	8001bcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033aa:	f002 fd93 	bl	8005ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033ae:	f7fe f8bb 	bl	8001528 <main>
  bx  lr    
 80033b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80033b4:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80033b8:	0800b5e4 	.word	0x0800b5e4
  ldr  r0, =_sdata
 80033bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80033c0:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 80033c4:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 80033c8:	200002cc 	.word	0x200002cc

080033cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033cc:	e7fe      	b.n	80033cc <ADC_IRQHandler>
	...

080033d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033d4:	4b0e      	ldr	r3, [pc, #56]	; (8003410 <HAL_Init+0x40>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a0d      	ldr	r2, [pc, #52]	; (8003410 <HAL_Init+0x40>)
 80033da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033e0:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <HAL_Init+0x40>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a0a      	ldr	r2, [pc, #40]	; (8003410 <HAL_Init+0x40>)
 80033e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033ec:	4b08      	ldr	r3, [pc, #32]	; (8003410 <HAL_Init+0x40>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a07      	ldr	r2, [pc, #28]	; (8003410 <HAL_Init+0x40>)
 80033f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033f8:	2003      	movs	r0, #3
 80033fa:	f000 fd41 	bl	8003e80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033fe:	2000      	movs	r0, #0
 8003400:	f000 f808 	bl	8003414 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003404:	f7fe fb4c 	bl	8001aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	40023c00 	.word	0x40023c00

08003414 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800341c:	4b12      	ldr	r3, [pc, #72]	; (8003468 <HAL_InitTick+0x54>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	4b12      	ldr	r3, [pc, #72]	; (800346c <HAL_InitTick+0x58>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	4619      	mov	r1, r3
 8003426:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800342a:	fbb3 f3f1 	udiv	r3, r3, r1
 800342e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003432:	4618      	mov	r0, r3
 8003434:	f000 fd59 	bl	8003eea <HAL_SYSTICK_Config>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e00e      	b.n	8003460 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b0f      	cmp	r3, #15
 8003446:	d80a      	bhi.n	800345e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003448:	2200      	movs	r2, #0
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	f04f 30ff 	mov.w	r0, #4294967295
 8003450:	f000 fd21 	bl	8003e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003454:	4a06      	ldr	r2, [pc, #24]	; (8003470 <HAL_InitTick+0x5c>)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800345a:	2300      	movs	r3, #0
 800345c:	e000      	b.n	8003460 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
}
 8003460:	4618      	mov	r0, r3
 8003462:	3708      	adds	r7, #8
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	20000000 	.word	0x20000000
 800346c:	20000020 	.word	0x20000020
 8003470:	2000001c 	.word	0x2000001c

08003474 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003478:	4b06      	ldr	r3, [pc, #24]	; (8003494 <HAL_IncTick+0x20>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	461a      	mov	r2, r3
 800347e:	4b06      	ldr	r3, [pc, #24]	; (8003498 <HAL_IncTick+0x24>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4413      	add	r3, r2
 8003484:	4a04      	ldr	r2, [pc, #16]	; (8003498 <HAL_IncTick+0x24>)
 8003486:	6013      	str	r3, [r2, #0]
}
 8003488:	bf00      	nop
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	20000020 	.word	0x20000020
 8003498:	200002b8 	.word	0x200002b8

0800349c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  return uwTick;
 80034a0:	4b03      	ldr	r3, [pc, #12]	; (80034b0 <HAL_GetTick+0x14>)
 80034a2:	681b      	ldr	r3, [r3, #0]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	200002b8 	.word	0x200002b8

080034b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034bc:	f7ff ffee 	bl	800349c <HAL_GetTick>
 80034c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034cc:	d005      	beq.n	80034da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034ce:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <HAL_Delay+0x44>)
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	461a      	mov	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	4413      	add	r3, r2
 80034d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034da:	bf00      	nop
 80034dc:	f7ff ffde 	bl	800349c <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d8f7      	bhi.n	80034dc <HAL_Delay+0x28>
  {
  }
}
 80034ec:	bf00      	nop
 80034ee:	bf00      	nop
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	20000020 	.word	0x20000020

080034fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003504:	2300      	movs	r3, #0
 8003506:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e033      	b.n	800357a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	2b00      	cmp	r3, #0
 8003518:	d109      	bne.n	800352e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7fd fe32 	bl	8001184 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	f003 0310 	and.w	r3, r3, #16
 8003536:	2b00      	cmp	r3, #0
 8003538:	d118      	bne.n	800356c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003542:	f023 0302 	bic.w	r3, r3, #2
 8003546:	f043 0202 	orr.w	r2, r3, #2
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 fa48 	bl	80039e4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	f023 0303 	bic.w	r3, r3, #3
 8003562:	f043 0201 	orr.w	r2, r3, #1
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	641a      	str	r2, [r3, #64]	; 0x40
 800356a:	e001      	b.n	8003570 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003578:	7bfb      	ldrb	r3, [r7, #15]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
	...

08003584 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800359a:	2b01      	cmp	r3, #1
 800359c:	d101      	bne.n	80035a2 <HAL_ADC_Start_DMA+0x1e>
 800359e:	2302      	movs	r3, #2
 80035a0:	e0ce      	b.n	8003740 <HAL_ADC_Start_DMA+0x1bc>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d018      	beq.n	80035ea <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689a      	ldr	r2, [r3, #8]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0201 	orr.w	r2, r2, #1
 80035c6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035c8:	4b5f      	ldr	r3, [pc, #380]	; (8003748 <HAL_ADC_Start_DMA+0x1c4>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a5f      	ldr	r2, [pc, #380]	; (800374c <HAL_ADC_Start_DMA+0x1c8>)
 80035ce:	fba2 2303 	umull	r2, r3, r2, r3
 80035d2:	0c9a      	lsrs	r2, r3, #18
 80035d4:	4613      	mov	r3, r2
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	4413      	add	r3, r2
 80035da:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80035dc:	e002      	b.n	80035e4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	3b01      	subs	r3, #1
 80035e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f9      	bne.n	80035de <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035f8:	d107      	bne.n	800360a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003608:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b01      	cmp	r3, #1
 8003616:	f040 8086 	bne.w	8003726 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003622:	f023 0301 	bic.w	r3, r3, #1
 8003626:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003638:	2b00      	cmp	r3, #0
 800363a:	d007      	beq.n	800364c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003644:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003650:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003654:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003658:	d106      	bne.n	8003668 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365e:	f023 0206 	bic.w	r2, r3, #6
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	645a      	str	r2, [r3, #68]	; 0x44
 8003666:	e002      	b.n	800366e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003676:	4b36      	ldr	r3, [pc, #216]	; (8003750 <HAL_ADC_Start_DMA+0x1cc>)
 8003678:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367e:	4a35      	ldr	r2, [pc, #212]	; (8003754 <HAL_ADC_Start_DMA+0x1d0>)
 8003680:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003686:	4a34      	ldr	r2, [pc, #208]	; (8003758 <HAL_ADC_Start_DMA+0x1d4>)
 8003688:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368e:	4a33      	ldr	r2, [pc, #204]	; (800375c <HAL_ADC_Start_DMA+0x1d8>)
 8003690:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800369a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80036aa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036ba:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	334c      	adds	r3, #76	; 0x4c
 80036c6:	4619      	mov	r1, r3
 80036c8:	68ba      	ldr	r2, [r7, #8]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f000 fcc8 	bl	8004060 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f003 031f 	and.w	r3, r3, #31
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10f      	bne.n	80036fc <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d129      	bne.n	800373e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036f8:	609a      	str	r2, [r3, #8]
 80036fa:	e020      	b.n	800373e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a17      	ldr	r2, [pc, #92]	; (8003760 <HAL_ADC_Start_DMA+0x1dc>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d11b      	bne.n	800373e <HAL_ADC_Start_DMA+0x1ba>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d114      	bne.n	800373e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689a      	ldr	r2, [r3, #8]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003722:	609a      	str	r2, [r3, #8]
 8003724:	e00b      	b.n	800373e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	f043 0210 	orr.w	r2, r3, #16
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	f043 0201 	orr.w	r2, r3, #1
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	20000000 	.word	0x20000000
 800374c:	431bde83 	.word	0x431bde83
 8003750:	40012300 	.word	0x40012300
 8003754:	08003bdd 	.word	0x08003bdd
 8003758:	08003c97 	.word	0x08003c97
 800375c:	08003cb3 	.word	0x08003cb3
 8003760:	40012000 	.word	0x40012000

08003764 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d101      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x1c>
 80037b8:	2302      	movs	r3, #2
 80037ba:	e105      	b.n	80039c8 <HAL_ADC_ConfigChannel+0x228>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2b09      	cmp	r3, #9
 80037ca:	d925      	bls.n	8003818 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68d9      	ldr	r1, [r3, #12]
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	461a      	mov	r2, r3
 80037da:	4613      	mov	r3, r2
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	4413      	add	r3, r2
 80037e0:	3b1e      	subs	r3, #30
 80037e2:	2207      	movs	r2, #7
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43da      	mvns	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	400a      	ands	r2, r1
 80037f0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68d9      	ldr	r1, [r3, #12]
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	b29b      	uxth	r3, r3
 8003802:	4618      	mov	r0, r3
 8003804:	4603      	mov	r3, r0
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	4403      	add	r3, r0
 800380a:	3b1e      	subs	r3, #30
 800380c:	409a      	lsls	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	60da      	str	r2, [r3, #12]
 8003816:	e022      	b.n	800385e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6919      	ldr	r1, [r3, #16]
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	b29b      	uxth	r3, r3
 8003824:	461a      	mov	r2, r3
 8003826:	4613      	mov	r3, r2
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	4413      	add	r3, r2
 800382c:	2207      	movs	r2, #7
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	43da      	mvns	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	400a      	ands	r2, r1
 800383a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6919      	ldr	r1, [r3, #16]
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	b29b      	uxth	r3, r3
 800384c:	4618      	mov	r0, r3
 800384e:	4603      	mov	r3, r0
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	4403      	add	r3, r0
 8003854:	409a      	lsls	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	2b06      	cmp	r3, #6
 8003864:	d824      	bhi.n	80038b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	4613      	mov	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	3b05      	subs	r3, #5
 8003878:	221f      	movs	r2, #31
 800387a:	fa02 f303 	lsl.w	r3, r2, r3
 800387e:	43da      	mvns	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	400a      	ands	r2, r1
 8003886:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	b29b      	uxth	r3, r3
 8003894:	4618      	mov	r0, r3
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4413      	add	r3, r2
 80038a0:	3b05      	subs	r3, #5
 80038a2:	fa00 f203 	lsl.w	r2, r0, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	430a      	orrs	r2, r1
 80038ac:	635a      	str	r2, [r3, #52]	; 0x34
 80038ae:	e04c      	b.n	800394a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	2b0c      	cmp	r3, #12
 80038b6:	d824      	bhi.n	8003902 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	4613      	mov	r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	4413      	add	r3, r2
 80038c8:	3b23      	subs	r3, #35	; 0x23
 80038ca:	221f      	movs	r2, #31
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	43da      	mvns	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	400a      	ands	r2, r1
 80038d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	4618      	mov	r0, r3
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	3b23      	subs	r3, #35	; 0x23
 80038f4:	fa00 f203 	lsl.w	r2, r0, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	631a      	str	r2, [r3, #48]	; 0x30
 8003900:	e023      	b.n	800394a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	4613      	mov	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4413      	add	r3, r2
 8003912:	3b41      	subs	r3, #65	; 0x41
 8003914:	221f      	movs	r2, #31
 8003916:	fa02 f303 	lsl.w	r3, r2, r3
 800391a:	43da      	mvns	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	400a      	ands	r2, r1
 8003922:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	b29b      	uxth	r3, r3
 8003930:	4618      	mov	r0, r3
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685a      	ldr	r2, [r3, #4]
 8003936:	4613      	mov	r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	3b41      	subs	r3, #65	; 0x41
 800393e:	fa00 f203 	lsl.w	r2, r0, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	430a      	orrs	r2, r1
 8003948:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800394a:	4b22      	ldr	r3, [pc, #136]	; (80039d4 <HAL_ADC_ConfigChannel+0x234>)
 800394c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a21      	ldr	r2, [pc, #132]	; (80039d8 <HAL_ADC_ConfigChannel+0x238>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d109      	bne.n	800396c <HAL_ADC_ConfigChannel+0x1cc>
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b12      	cmp	r3, #18
 800395e:	d105      	bne.n	800396c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a19      	ldr	r2, [pc, #100]	; (80039d8 <HAL_ADC_ConfigChannel+0x238>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d123      	bne.n	80039be <HAL_ADC_ConfigChannel+0x21e>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b10      	cmp	r3, #16
 800397c:	d003      	beq.n	8003986 <HAL_ADC_ConfigChannel+0x1e6>
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b11      	cmp	r3, #17
 8003984:	d11b      	bne.n	80039be <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2b10      	cmp	r3, #16
 8003998:	d111      	bne.n	80039be <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800399a:	4b10      	ldr	r3, [pc, #64]	; (80039dc <HAL_ADC_ConfigChannel+0x23c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a10      	ldr	r2, [pc, #64]	; (80039e0 <HAL_ADC_ConfigChannel+0x240>)
 80039a0:	fba2 2303 	umull	r2, r3, r2, r3
 80039a4:	0c9a      	lsrs	r2, r3, #18
 80039a6:	4613      	mov	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4413      	add	r3, r2
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039b0:	e002      	b.n	80039b8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	3b01      	subs	r3, #1
 80039b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1f9      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3714      	adds	r7, #20
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	40012300 	.word	0x40012300
 80039d8:	40012000 	.word	0x40012000
 80039dc:	20000000 	.word	0x20000000
 80039e0:	431bde83 	.word	0x431bde83

080039e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039ec:	4b79      	ldr	r3, [pc, #484]	; (8003bd4 <ADC_Init+0x1f0>)
 80039ee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	431a      	orrs	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6859      	ldr	r1, [r3, #4]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	021a      	lsls	r2, r3, #8
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6859      	ldr	r1, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6899      	ldr	r1, [r3, #8]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68da      	ldr	r2, [r3, #12]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a76:	4a58      	ldr	r2, [pc, #352]	; (8003bd8 <ADC_Init+0x1f4>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d022      	beq.n	8003ac2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689a      	ldr	r2, [r3, #8]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6899      	ldr	r1, [r3, #8]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003aac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6899      	ldr	r1, [r3, #8]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	609a      	str	r2, [r3, #8]
 8003ac0:	e00f      	b.n	8003ae2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ad0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ae0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0202 	bic.w	r2, r2, #2
 8003af0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6899      	ldr	r1, [r3, #8]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	7e1b      	ldrb	r3, [r3, #24]
 8003afc:	005a      	lsls	r2, r3, #1
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d01b      	beq.n	8003b48 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	685a      	ldr	r2, [r3, #4]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b1e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b2e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6859      	ldr	r1, [r3, #4]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	035a      	lsls	r2, r3, #13
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	605a      	str	r2, [r3, #4]
 8003b46:	e007      	b.n	8003b58 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b56:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	3b01      	subs	r3, #1
 8003b74:	051a      	lsls	r2, r3, #20
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	6899      	ldr	r1, [r3, #8]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b9a:	025a      	lsls	r2, r3, #9
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6899      	ldr	r1, [r3, #8]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	029a      	lsls	r2, r3, #10
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	609a      	str	r2, [r3, #8]
}
 8003bc8:	bf00      	nop
 8003bca:	3714      	adds	r7, #20
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	40012300 	.word	0x40012300
 8003bd8:	0f000001 	.word	0x0f000001

08003bdc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d13c      	bne.n	8003c70 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d12b      	bne.n	8003c68 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d127      	bne.n	8003c68 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d006      	beq.n	8003c34 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d119      	bne.n	8003c68 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0220 	bic.w	r2, r2, #32
 8003c42:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d105      	bne.n	8003c68 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c60:	f043 0201 	orr.w	r2, r3, #1
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f7ff fd7b 	bl	8003764 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c6e:	e00e      	b.n	8003c8e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	f003 0310 	and.w	r3, r3, #16
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d003      	beq.n	8003c84 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f7ff fd85 	bl	800378c <HAL_ADC_ErrorCallback>
}
 8003c82:	e004      	b.n	8003c8e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	4798      	blx	r3
}
 8003c8e:	bf00      	nop
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b084      	sub	sp, #16
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f7ff fd67 	bl	8003778 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003caa:	bf00      	nop
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b084      	sub	sp, #16
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cbe:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2240      	movs	r2, #64	; 0x40
 8003cc4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cca:	f043 0204 	orr.w	r2, r3, #4
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f7ff fd5a 	bl	800378c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cd8:	bf00      	nop
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f003 0307 	and.w	r3, r3, #7
 8003cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cf0:	4b0c      	ldr	r3, [pc, #48]	; (8003d24 <__NVIC_SetPriorityGrouping+0x44>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cf6:	68ba      	ldr	r2, [r7, #8]
 8003cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d12:	4a04      	ldr	r2, [pc, #16]	; (8003d24 <__NVIC_SetPriorityGrouping+0x44>)
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	60d3      	str	r3, [r2, #12]
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	e000ed00 	.word	0xe000ed00

08003d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d2c:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <__NVIC_GetPriorityGrouping+0x18>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	0a1b      	lsrs	r3, r3, #8
 8003d32:	f003 0307 	and.w	r3, r3, #7
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	e000ed00 	.word	0xe000ed00

08003d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	db0b      	blt.n	8003d6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d56:	79fb      	ldrb	r3, [r7, #7]
 8003d58:	f003 021f 	and.w	r2, r3, #31
 8003d5c:	4907      	ldr	r1, [pc, #28]	; (8003d7c <__NVIC_EnableIRQ+0x38>)
 8003d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d62:	095b      	lsrs	r3, r3, #5
 8003d64:	2001      	movs	r0, #1
 8003d66:	fa00 f202 	lsl.w	r2, r0, r2
 8003d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	e000e100 	.word	0xe000e100

08003d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	6039      	str	r1, [r7, #0]
 8003d8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	db0a      	blt.n	8003daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	490c      	ldr	r1, [pc, #48]	; (8003dcc <__NVIC_SetPriority+0x4c>)
 8003d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9e:	0112      	lsls	r2, r2, #4
 8003da0:	b2d2      	uxtb	r2, r2
 8003da2:	440b      	add	r3, r1
 8003da4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003da8:	e00a      	b.n	8003dc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	4908      	ldr	r1, [pc, #32]	; (8003dd0 <__NVIC_SetPriority+0x50>)
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	3b04      	subs	r3, #4
 8003db8:	0112      	lsls	r2, r2, #4
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	761a      	strb	r2, [r3, #24]
}
 8003dc0:	bf00      	nop
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr
 8003dcc:	e000e100 	.word	0xe000e100
 8003dd0:	e000ed00 	.word	0xe000ed00

08003dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b089      	sub	sp, #36	; 0x24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	f1c3 0307 	rsb	r3, r3, #7
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	bf28      	it	cs
 8003df2:	2304      	movcs	r3, #4
 8003df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	3304      	adds	r3, #4
 8003dfa:	2b06      	cmp	r3, #6
 8003dfc:	d902      	bls.n	8003e04 <NVIC_EncodePriority+0x30>
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	3b03      	subs	r3, #3
 8003e02:	e000      	b.n	8003e06 <NVIC_EncodePriority+0x32>
 8003e04:	2300      	movs	r3, #0
 8003e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e08:	f04f 32ff 	mov.w	r2, #4294967295
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	43da      	mvns	r2, r3
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	401a      	ands	r2, r3
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	fa01 f303 	lsl.w	r3, r1, r3
 8003e26:	43d9      	mvns	r1, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e2c:	4313      	orrs	r3, r2
         );
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3724      	adds	r7, #36	; 0x24
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
	...

08003e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e4c:	d301      	bcc.n	8003e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e00f      	b.n	8003e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e52:	4a0a      	ldr	r2, [pc, #40]	; (8003e7c <SysTick_Config+0x40>)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e5a:	210f      	movs	r1, #15
 8003e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e60:	f7ff ff8e 	bl	8003d80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e64:	4b05      	ldr	r3, [pc, #20]	; (8003e7c <SysTick_Config+0x40>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e6a:	4b04      	ldr	r3, [pc, #16]	; (8003e7c <SysTick_Config+0x40>)
 8003e6c:	2207      	movs	r2, #7
 8003e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	e000e010 	.word	0xe000e010

08003e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7ff ff29 	bl	8003ce0 <__NVIC_SetPriorityGrouping>
}
 8003e8e:	bf00      	nop
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b086      	sub	sp, #24
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	607a      	str	r2, [r7, #4]
 8003ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ea8:	f7ff ff3e 	bl	8003d28 <__NVIC_GetPriorityGrouping>
 8003eac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	68b9      	ldr	r1, [r7, #8]
 8003eb2:	6978      	ldr	r0, [r7, #20]
 8003eb4:	f7ff ff8e 	bl	8003dd4 <NVIC_EncodePriority>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ebe:	4611      	mov	r1, r2
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7ff ff5d 	bl	8003d80 <__NVIC_SetPriority>
}
 8003ec6:	bf00      	nop
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b082      	sub	sp, #8
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7ff ff31 	bl	8003d44 <__NVIC_EnableIRQ>
}
 8003ee2:	bf00      	nop
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b082      	sub	sp, #8
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7ff ffa2 	bl	8003e3c <SysTick_Config>
 8003ef8:	4603      	mov	r3, r0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3708      	adds	r7, #8
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
	...

08003f04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f10:	f7ff fac4 	bl	800349c <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d101      	bne.n	8003f20 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e099      	b.n	8004054 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f022 0201 	bic.w	r2, r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f40:	e00f      	b.n	8003f62 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f42:	f7ff faab 	bl	800349c <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b05      	cmp	r3, #5
 8003f4e:	d908      	bls.n	8003f62 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2220      	movs	r2, #32
 8003f54:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2203      	movs	r2, #3
 8003f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e078      	b.n	8004054 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1e8      	bne.n	8003f42 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	4b38      	ldr	r3, [pc, #224]	; (800405c <HAL_DMA_Init+0x158>)
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685a      	ldr	r2, [r3, #4]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a1b      	ldr	r3, [r3, #32]
 8003fac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d107      	bne.n	8003fcc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	f023 0307 	bic.w	r3, r3, #7
 8003fe2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe8:	697a      	ldr	r2, [r7, #20]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff2:	2b04      	cmp	r3, #4
 8003ff4:	d117      	bne.n	8004026 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00e      	beq.n	8004026 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f000 fa6f 	bl	80044ec <DMA_CheckFifoParam>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d008      	beq.n	8004026 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2240      	movs	r2, #64	; 0x40
 8004018:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004022:	2301      	movs	r3, #1
 8004024:	e016      	b.n	8004054 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 fa26 	bl	8004480 <DMA_CalcBaseAndBitshift>
 8004034:	4603      	mov	r3, r0
 8004036:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800403c:	223f      	movs	r2, #63	; 0x3f
 800403e:	409a      	lsls	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	f010803f 	.word	0xf010803f

08004060 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
 800406c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800406e:	2300      	movs	r3, #0
 8004070:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004076:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800407e:	2b01      	cmp	r3, #1
 8004080:	d101      	bne.n	8004086 <HAL_DMA_Start_IT+0x26>
 8004082:	2302      	movs	r3, #2
 8004084:	e040      	b.n	8004108 <HAL_DMA_Start_IT+0xa8>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b01      	cmp	r3, #1
 8004098:	d12f      	bne.n	80040fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2202      	movs	r2, #2
 800409e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68b9      	ldr	r1, [r7, #8]
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f9b8 	bl	8004424 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b8:	223f      	movs	r2, #63	; 0x3f
 80040ba:	409a      	lsls	r2, r3
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f042 0216 	orr.w	r2, r2, #22
 80040ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d007      	beq.n	80040e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0208 	orr.w	r2, r2, #8
 80040e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f042 0201 	orr.w	r2, r2, #1
 80040f6:	601a      	str	r2, [r3, #0]
 80040f8:	e005      	b.n	8004106 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004102:	2302      	movs	r3, #2
 8004104:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004106:	7dfb      	ldrb	r3, [r7, #23]
}
 8004108:	4618      	mov	r0, r3
 800410a:	3718      	adds	r7, #24
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800411c:	4b92      	ldr	r3, [pc, #584]	; (8004368 <HAL_DMA_IRQHandler+0x258>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a92      	ldr	r2, [pc, #584]	; (800436c <HAL_DMA_IRQHandler+0x25c>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	0a9b      	lsrs	r3, r3, #10
 8004128:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800413a:	2208      	movs	r2, #8
 800413c:	409a      	lsls	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d01a      	beq.n	800417c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b00      	cmp	r3, #0
 8004152:	d013      	beq.n	800417c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0204 	bic.w	r2, r2, #4
 8004162:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004168:	2208      	movs	r2, #8
 800416a:	409a      	lsls	r2, r3
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004174:	f043 0201 	orr.w	r2, r3, #1
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004180:	2201      	movs	r2, #1
 8004182:	409a      	lsls	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4013      	ands	r3, r2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d012      	beq.n	80041b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00b      	beq.n	80041b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419e:	2201      	movs	r2, #1
 80041a0:	409a      	lsls	r2, r3
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041aa:	f043 0202 	orr.w	r2, r3, #2
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b6:	2204      	movs	r2, #4
 80041b8:	409a      	lsls	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	4013      	ands	r3, r2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d012      	beq.n	80041e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00b      	beq.n	80041e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d4:	2204      	movs	r2, #4
 80041d6:	409a      	lsls	r2, r3
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e0:	f043 0204 	orr.w	r2, r3, #4
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ec:	2210      	movs	r2, #16
 80041ee:	409a      	lsls	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4013      	ands	r3, r2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d043      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b00      	cmp	r3, #0
 8004204:	d03c      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800420a:	2210      	movs	r2, #16
 800420c:	409a      	lsls	r2, r3
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d018      	beq.n	8004252 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d108      	bne.n	8004240 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d024      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	4798      	blx	r3
 800423e:	e01f      	b.n	8004280 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004244:	2b00      	cmp	r3, #0
 8004246:	d01b      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	4798      	blx	r3
 8004250:	e016      	b.n	8004280 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800425c:	2b00      	cmp	r3, #0
 800425e:	d107      	bne.n	8004270 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 0208 	bic.w	r2, r2, #8
 800426e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004284:	2220      	movs	r2, #32
 8004286:	409a      	lsls	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4013      	ands	r3, r2
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 808e 	beq.w	80043ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0310 	and.w	r3, r3, #16
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 8086 	beq.w	80043ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a6:	2220      	movs	r2, #32
 80042a8:	409a      	lsls	r2, r3
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b05      	cmp	r3, #5
 80042b8:	d136      	bne.n	8004328 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0216 	bic.w	r2, r2, #22
 80042c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695a      	ldr	r2, [r3, #20]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <HAL_DMA_IRQHandler+0x1da>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d007      	beq.n	80042fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0208 	bic.w	r2, r2, #8
 80042f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fe:	223f      	movs	r2, #63	; 0x3f
 8004300:	409a      	lsls	r2, r3
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800431a:	2b00      	cmp	r3, #0
 800431c:	d07d      	beq.n	800441a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	4798      	blx	r3
        }
        return;
 8004326:	e078      	b.n	800441a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d01c      	beq.n	8004370 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d108      	bne.n	8004356 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004348:	2b00      	cmp	r3, #0
 800434a:	d030      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	4798      	blx	r3
 8004354:	e02b      	b.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800435a:	2b00      	cmp	r3, #0
 800435c:	d027      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	4798      	blx	r3
 8004366:	e022      	b.n	80043ae <HAL_DMA_IRQHandler+0x29e>
 8004368:	20000000 	.word	0x20000000
 800436c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10f      	bne.n	800439e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0210 	bic.w	r2, r2, #16
 800438c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d032      	beq.n	800441c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d022      	beq.n	8004408 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2205      	movs	r2, #5
 80043c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0201 	bic.w	r2, r2, #1
 80043d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	3301      	adds	r3, #1
 80043de:	60bb      	str	r3, [r7, #8]
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d307      	bcc.n	80043f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1f2      	bne.n	80043da <HAL_DMA_IRQHandler+0x2ca>
 80043f4:	e000      	b.n	80043f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80043f6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440c:	2b00      	cmp	r3, #0
 800440e:	d005      	beq.n	800441c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	4798      	blx	r3
 8004418:	e000      	b.n	800441c <HAL_DMA_IRQHandler+0x30c>
        return;
 800441a:	bf00      	nop
    }
  }
}
 800441c:	3718      	adds	r7, #24
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop

08004424 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
 8004430:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004440:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b40      	cmp	r3, #64	; 0x40
 8004450:	d108      	bne.n	8004464 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004462:	e007      	b.n	8004474 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	60da      	str	r2, [r3, #12]
}
 8004474:	bf00      	nop
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	b2db      	uxtb	r3, r3
 800448e:	3b10      	subs	r3, #16
 8004490:	4a14      	ldr	r2, [pc, #80]	; (80044e4 <DMA_CalcBaseAndBitshift+0x64>)
 8004492:	fba2 2303 	umull	r2, r3, r2, r3
 8004496:	091b      	lsrs	r3, r3, #4
 8004498:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800449a:	4a13      	ldr	r2, [pc, #76]	; (80044e8 <DMA_CalcBaseAndBitshift+0x68>)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	4413      	add	r3, r2
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	461a      	mov	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2b03      	cmp	r3, #3
 80044ac:	d909      	bls.n	80044c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044b6:	f023 0303 	bic.w	r3, r3, #3
 80044ba:	1d1a      	adds	r2, r3, #4
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	659a      	str	r2, [r3, #88]	; 0x58
 80044c0:	e007      	b.n	80044d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044ca:	f023 0303 	bic.w	r3, r3, #3
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	aaaaaaab 	.word	0xaaaaaaab
 80044e8:	0800b598 	.word	0x0800b598

080044ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044f4:	2300      	movs	r3, #0
 80044f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d11f      	bne.n	8004546 <DMA_CheckFifoParam+0x5a>
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2b03      	cmp	r3, #3
 800450a:	d856      	bhi.n	80045ba <DMA_CheckFifoParam+0xce>
 800450c:	a201      	add	r2, pc, #4	; (adr r2, 8004514 <DMA_CheckFifoParam+0x28>)
 800450e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004512:	bf00      	nop
 8004514:	08004525 	.word	0x08004525
 8004518:	08004537 	.word	0x08004537
 800451c:	08004525 	.word	0x08004525
 8004520:	080045bb 	.word	0x080045bb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d046      	beq.n	80045be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004534:	e043      	b.n	80045be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800453e:	d140      	bne.n	80045c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004544:	e03d      	b.n	80045c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800454e:	d121      	bne.n	8004594 <DMA_CheckFifoParam+0xa8>
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b03      	cmp	r3, #3
 8004554:	d837      	bhi.n	80045c6 <DMA_CheckFifoParam+0xda>
 8004556:	a201      	add	r2, pc, #4	; (adr r2, 800455c <DMA_CheckFifoParam+0x70>)
 8004558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455c:	0800456d 	.word	0x0800456d
 8004560:	08004573 	.word	0x08004573
 8004564:	0800456d 	.word	0x0800456d
 8004568:	08004585 	.word	0x08004585
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
      break;
 8004570:	e030      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004576:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d025      	beq.n	80045ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004582:	e022      	b.n	80045ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800458c:	d11f      	bne.n	80045ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004592:	e01c      	b.n	80045ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d903      	bls.n	80045a2 <DMA_CheckFifoParam+0xb6>
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2b03      	cmp	r3, #3
 800459e:	d003      	beq.n	80045a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045a0:	e018      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	73fb      	strb	r3, [r7, #15]
      break;
 80045a6:	e015      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00e      	beq.n	80045d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	73fb      	strb	r3, [r7, #15]
      break;
 80045b8:	e00b      	b.n	80045d2 <DMA_CheckFifoParam+0xe6>
      break;
 80045ba:	bf00      	nop
 80045bc:	e00a      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045be:	bf00      	nop
 80045c0:	e008      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045c2:	bf00      	nop
 80045c4:	e006      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045c6:	bf00      	nop
 80045c8:	e004      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045ca:	bf00      	nop
 80045cc:	e002      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80045ce:	bf00      	nop
 80045d0:	e000      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045d2:	bf00      	nop
    }
  } 
  
  return status; 
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3714      	adds	r7, #20
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop

080045e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b089      	sub	sp, #36	; 0x24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045fa:	2300      	movs	r3, #0
 80045fc:	61fb      	str	r3, [r7, #28]
 80045fe:	e159      	b.n	80048b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004600:	2201      	movs	r2, #1
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	4013      	ands	r3, r2
 8004612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	429a      	cmp	r2, r3
 800461a:	f040 8148 	bne.w	80048ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f003 0303 	and.w	r3, r3, #3
 8004626:	2b01      	cmp	r3, #1
 8004628:	d005      	beq.n	8004636 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004632:	2b02      	cmp	r3, #2
 8004634:	d130      	bne.n	8004698 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	2203      	movs	r2, #3
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	43db      	mvns	r3, r3
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	4013      	ands	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	4313      	orrs	r3, r2
 800465e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800466c:	2201      	movs	r2, #1
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4013      	ands	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	091b      	lsrs	r3, r3, #4
 8004682:	f003 0201 	and.w	r2, r3, #1
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4313      	orrs	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f003 0303 	and.w	r3, r3, #3
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d017      	beq.n	80046d4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	2203      	movs	r2, #3
 80046b0:	fa02 f303 	lsl.w	r3, r2, r3
 80046b4:	43db      	mvns	r3, r3
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	4013      	ands	r3, r2
 80046ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	689a      	ldr	r2, [r3, #8]
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f003 0303 	and.w	r3, r3, #3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d123      	bne.n	8004728 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	08da      	lsrs	r2, r3, #3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3208      	adds	r2, #8
 80046e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	220f      	movs	r2, #15
 80046f8:	fa02 f303 	lsl.w	r3, r2, r3
 80046fc:	43db      	mvns	r3, r3
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	4013      	ands	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4313      	orrs	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	08da      	lsrs	r2, r3, #3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3208      	adds	r2, #8
 8004722:	69b9      	ldr	r1, [r7, #24]
 8004724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	005b      	lsls	r3, r3, #1
 8004732:	2203      	movs	r2, #3
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4013      	ands	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 0203 	and.w	r2, r3, #3
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4313      	orrs	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 80a2 	beq.w	80048ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	4b57      	ldr	r3, [pc, #348]	; (80048cc <HAL_GPIO_Init+0x2e8>)
 8004770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004772:	4a56      	ldr	r2, [pc, #344]	; (80048cc <HAL_GPIO_Init+0x2e8>)
 8004774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004778:	6453      	str	r3, [r2, #68]	; 0x44
 800477a:	4b54      	ldr	r3, [pc, #336]	; (80048cc <HAL_GPIO_Init+0x2e8>)
 800477c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004786:	4a52      	ldr	r2, [pc, #328]	; (80048d0 <HAL_GPIO_Init+0x2ec>)
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	089b      	lsrs	r3, r3, #2
 800478c:	3302      	adds	r3, #2
 800478e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	220f      	movs	r2, #15
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43db      	mvns	r3, r3
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	4013      	ands	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a49      	ldr	r2, [pc, #292]	; (80048d4 <HAL_GPIO_Init+0x2f0>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d019      	beq.n	80047e6 <HAL_GPIO_Init+0x202>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a48      	ldr	r2, [pc, #288]	; (80048d8 <HAL_GPIO_Init+0x2f4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d013      	beq.n	80047e2 <HAL_GPIO_Init+0x1fe>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a47      	ldr	r2, [pc, #284]	; (80048dc <HAL_GPIO_Init+0x2f8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00d      	beq.n	80047de <HAL_GPIO_Init+0x1fa>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a46      	ldr	r2, [pc, #280]	; (80048e0 <HAL_GPIO_Init+0x2fc>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d007      	beq.n	80047da <HAL_GPIO_Init+0x1f6>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a45      	ldr	r2, [pc, #276]	; (80048e4 <HAL_GPIO_Init+0x300>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d101      	bne.n	80047d6 <HAL_GPIO_Init+0x1f2>
 80047d2:	2304      	movs	r3, #4
 80047d4:	e008      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047d6:	2307      	movs	r3, #7
 80047d8:	e006      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047da:	2303      	movs	r3, #3
 80047dc:	e004      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047de:	2302      	movs	r3, #2
 80047e0:	e002      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047e2:	2301      	movs	r3, #1
 80047e4:	e000      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047e6:	2300      	movs	r3, #0
 80047e8:	69fa      	ldr	r2, [r7, #28]
 80047ea:	f002 0203 	and.w	r2, r2, #3
 80047ee:	0092      	lsls	r2, r2, #2
 80047f0:	4093      	lsls	r3, r2
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047f8:	4935      	ldr	r1, [pc, #212]	; (80048d0 <HAL_GPIO_Init+0x2ec>)
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	089b      	lsrs	r3, r3, #2
 80047fe:	3302      	adds	r3, #2
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004806:	4b38      	ldr	r3, [pc, #224]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	43db      	mvns	r3, r3
 8004810:	69ba      	ldr	r2, [r7, #24]
 8004812:	4013      	ands	r3, r2
 8004814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004822:	69ba      	ldr	r2, [r7, #24]
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	4313      	orrs	r3, r2
 8004828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800482a:	4a2f      	ldr	r2, [pc, #188]	; (80048e8 <HAL_GPIO_Init+0x304>)
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004830:	4b2d      	ldr	r3, [pc, #180]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	43db      	mvns	r3, r3
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	4013      	ands	r3, r2
 800483e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	4313      	orrs	r3, r2
 8004852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004854:	4a24      	ldr	r2, [pc, #144]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800485a:	4b23      	ldr	r3, [pc, #140]	; (80048e8 <HAL_GPIO_Init+0x304>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	43db      	mvns	r3, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4013      	ands	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004876:	69ba      	ldr	r2, [r7, #24]
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	4313      	orrs	r3, r2
 800487c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800487e:	4a1a      	ldr	r2, [pc, #104]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004884:	4b18      	ldr	r3, [pc, #96]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	43db      	mvns	r3, r3
 800488e:	69ba      	ldr	r2, [r7, #24]
 8004890:	4013      	ands	r3, r2
 8004892:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d003      	beq.n	80048a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048a8:	4a0f      	ldr	r2, [pc, #60]	; (80048e8 <HAL_GPIO_Init+0x304>)
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	3301      	adds	r3, #1
 80048b2:	61fb      	str	r3, [r7, #28]
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	2b0f      	cmp	r3, #15
 80048b8:	f67f aea2 	bls.w	8004600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048bc:	bf00      	nop
 80048be:	bf00      	nop
 80048c0:	3724      	adds	r7, #36	; 0x24
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	40023800 	.word	0x40023800
 80048d0:	40013800 	.word	0x40013800
 80048d4:	40020000 	.word	0x40020000
 80048d8:	40020400 	.word	0x40020400
 80048dc:	40020800 	.word	0x40020800
 80048e0:	40020c00 	.word	0x40020c00
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40013c00 	.word	0x40013c00

080048ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	460b      	mov	r3, r1
 80048f6:	807b      	strh	r3, [r7, #2]
 80048f8:	4613      	mov	r3, r2
 80048fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048fc:	787b      	ldrb	r3, [r7, #1]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004902:	887a      	ldrh	r2, [r7, #2]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004908:	e003      	b.n	8004912 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800490a:	887b      	ldrh	r3, [r7, #2]
 800490c:	041a      	lsls	r2, r3, #16
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	619a      	str	r2, [r3, #24]
}
 8004912:	bf00      	nop
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
	...

08004920 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e12b      	b.n	8004b8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d106      	bne.n	800494c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f7fc fd72 	bl	8001430 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2224      	movs	r2, #36	; 0x24
 8004950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f022 0201 	bic.w	r2, r2, #1
 8004962:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004972:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004982:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004984:	f001 f862 	bl	8005a4c <HAL_RCC_GetPCLK1Freq>
 8004988:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	4a81      	ldr	r2, [pc, #516]	; (8004b94 <HAL_I2C_Init+0x274>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d807      	bhi.n	80049a4 <HAL_I2C_Init+0x84>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	4a80      	ldr	r2, [pc, #512]	; (8004b98 <HAL_I2C_Init+0x278>)
 8004998:	4293      	cmp	r3, r2
 800499a:	bf94      	ite	ls
 800499c:	2301      	movls	r3, #1
 800499e:	2300      	movhi	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	e006      	b.n	80049b2 <HAL_I2C_Init+0x92>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4a7d      	ldr	r2, [pc, #500]	; (8004b9c <HAL_I2C_Init+0x27c>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	bf94      	ite	ls
 80049ac:	2301      	movls	r3, #1
 80049ae:	2300      	movhi	r3, #0
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e0e7      	b.n	8004b8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	4a78      	ldr	r2, [pc, #480]	; (8004ba0 <HAL_I2C_Init+0x280>)
 80049be:	fba2 2303 	umull	r2, r3, r2, r3
 80049c2:	0c9b      	lsrs	r3, r3, #18
 80049c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	430a      	orrs	r2, r1
 80049d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	4a6a      	ldr	r2, [pc, #424]	; (8004b94 <HAL_I2C_Init+0x274>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d802      	bhi.n	80049f4 <HAL_I2C_Init+0xd4>
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	3301      	adds	r3, #1
 80049f2:	e009      	b.n	8004a08 <HAL_I2C_Init+0xe8>
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80049fa:	fb02 f303 	mul.w	r3, r2, r3
 80049fe:	4a69      	ldr	r2, [pc, #420]	; (8004ba4 <HAL_I2C_Init+0x284>)
 8004a00:	fba2 2303 	umull	r2, r3, r2, r3
 8004a04:	099b      	lsrs	r3, r3, #6
 8004a06:	3301      	adds	r3, #1
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6812      	ldr	r2, [r2, #0]
 8004a0c:	430b      	orrs	r3, r1
 8004a0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004a1a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	495c      	ldr	r1, [pc, #368]	; (8004b94 <HAL_I2C_Init+0x274>)
 8004a24:	428b      	cmp	r3, r1
 8004a26:	d819      	bhi.n	8004a5c <HAL_I2C_Init+0x13c>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	1e59      	subs	r1, r3, #1
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	005b      	lsls	r3, r3, #1
 8004a32:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a36:	1c59      	adds	r1, r3, #1
 8004a38:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004a3c:	400b      	ands	r3, r1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <HAL_I2C_Init+0x138>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	1e59      	subs	r1, r3, #1
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	005b      	lsls	r3, r3, #1
 8004a4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a50:	3301      	adds	r3, #1
 8004a52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a56:	e051      	b.n	8004afc <HAL_I2C_Init+0x1dc>
 8004a58:	2304      	movs	r3, #4
 8004a5a:	e04f      	b.n	8004afc <HAL_I2C_Init+0x1dc>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d111      	bne.n	8004a88 <HAL_I2C_Init+0x168>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	1e58      	subs	r0, r3, #1
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6859      	ldr	r1, [r3, #4]
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	005b      	lsls	r3, r3, #1
 8004a70:	440b      	add	r3, r1
 8004a72:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a76:	3301      	adds	r3, #1
 8004a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf0c      	ite	eq
 8004a80:	2301      	moveq	r3, #1
 8004a82:	2300      	movne	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	e012      	b.n	8004aae <HAL_I2C_Init+0x18e>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	1e58      	subs	r0, r3, #1
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6859      	ldr	r1, [r3, #4]
 8004a90:	460b      	mov	r3, r1
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	440b      	add	r3, r1
 8004a96:	0099      	lsls	r1, r3, #2
 8004a98:	440b      	add	r3, r1
 8004a9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	bf0c      	ite	eq
 8004aa8:	2301      	moveq	r3, #1
 8004aaa:	2300      	movne	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <HAL_I2C_Init+0x196>
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e022      	b.n	8004afc <HAL_I2C_Init+0x1dc>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10e      	bne.n	8004adc <HAL_I2C_Init+0x1bc>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	1e58      	subs	r0, r3, #1
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6859      	ldr	r1, [r3, #4]
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	440b      	add	r3, r1
 8004acc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ad6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ada:	e00f      	b.n	8004afc <HAL_I2C_Init+0x1dc>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	1e58      	subs	r0, r3, #1
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6859      	ldr	r1, [r3, #4]
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	440b      	add	r3, r1
 8004aea:	0099      	lsls	r1, r3, #2
 8004aec:	440b      	add	r3, r1
 8004aee:	fbb0 f3f3 	udiv	r3, r0, r3
 8004af2:	3301      	adds	r3, #1
 8004af4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004af8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004afc:	6879      	ldr	r1, [r7, #4]
 8004afe:	6809      	ldr	r1, [r1, #0]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	69da      	ldr	r2, [r3, #28]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	431a      	orrs	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6911      	ldr	r1, [r2, #16]
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	68d2      	ldr	r2, [r2, #12]
 8004b36:	4311      	orrs	r1, r2
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6812      	ldr	r2, [r2, #0]
 8004b3c:	430b      	orrs	r3, r1
 8004b3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	695a      	ldr	r2, [r3, #20]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	431a      	orrs	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f042 0201 	orr.w	r2, r2, #1
 8004b6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2220      	movs	r2, #32
 8004b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	000186a0 	.word	0x000186a0
 8004b98:	001e847f 	.word	0x001e847f
 8004b9c:	003d08ff 	.word	0x003d08ff
 8004ba0:	431bde83 	.word	0x431bde83
 8004ba4:	10624dd3 	.word	0x10624dd3

08004ba8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b088      	sub	sp, #32
 8004bac:	af02      	add	r7, sp, #8
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	607a      	str	r2, [r7, #4]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	817b      	strh	r3, [r7, #10]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bbc:	f7fe fc6e 	bl	800349c <HAL_GetTick>
 8004bc0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b20      	cmp	r3, #32
 8004bcc:	f040 80e0 	bne.w	8004d90 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	9300      	str	r3, [sp, #0]
 8004bd4:	2319      	movs	r3, #25
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	4970      	ldr	r1, [pc, #448]	; (8004d9c <HAL_I2C_Master_Transmit+0x1f4>)
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 f964 	bl	8004ea8 <I2C_WaitOnFlagUntilTimeout>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004be6:	2302      	movs	r3, #2
 8004be8:	e0d3      	b.n	8004d92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d101      	bne.n	8004bf8 <HAL_I2C_Master_Transmit+0x50>
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	e0cc      	b.n	8004d92 <HAL_I2C_Master_Transmit+0x1ea>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d007      	beq.n	8004c1e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f042 0201 	orr.w	r2, r2, #1
 8004c1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2221      	movs	r2, #33	; 0x21
 8004c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2210      	movs	r2, #16
 8004c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	893a      	ldrh	r2, [r7, #8]
 8004c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	4a50      	ldr	r2, [pc, #320]	; (8004da0 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c5e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c60:	8979      	ldrh	r1, [r7, #10]
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	6a3a      	ldr	r2, [r7, #32]
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f000 f89c 	bl	8004da4 <I2C_MasterRequestWrite>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e08d      	b.n	8004d92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c76:	2300      	movs	r3, #0
 8004c78:	613b      	str	r3, [r7, #16]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	613b      	str	r3, [r7, #16]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	613b      	str	r3, [r7, #16]
 8004c8a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c8c:	e066      	b.n	8004d5c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	6a39      	ldr	r1, [r7, #32]
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	f000 f9de 	bl	8005054 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00d      	beq.n	8004cba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d107      	bne.n	8004cb6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e06b      	b.n	8004d92 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbe:	781a      	ldrb	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d11b      	bne.n	8004d30 <HAL_I2C_Master_Transmit+0x188>
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d017      	beq.n	8004d30 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d04:	781a      	ldrb	r2, [r3, #0]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d10:	1c5a      	adds	r2, r3, #1
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	6a39      	ldr	r1, [r7, #32]
 8004d34:	68f8      	ldr	r0, [r7, #12]
 8004d36:	f000 f9ce 	bl	80050d6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00d      	beq.n	8004d5c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d44:	2b04      	cmp	r3, #4
 8004d46:	d107      	bne.n	8004d58 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d56:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e01a      	b.n	8004d92 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d194      	bne.n	8004c8e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2220      	movs	r2, #32
 8004d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	e000      	b.n	8004d92 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004d90:	2302      	movs	r3, #2
  }
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	00100002 	.word	0x00100002
 8004da0:	ffff0000 	.word	0xffff0000

08004da4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b088      	sub	sp, #32
 8004da8:	af02      	add	r7, sp, #8
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	607a      	str	r2, [r7, #4]
 8004dae:	603b      	str	r3, [r7, #0]
 8004db0:	460b      	mov	r3, r1
 8004db2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	2b08      	cmp	r3, #8
 8004dbe:	d006      	beq.n	8004dce <I2C_MasterRequestWrite+0x2a>
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d003      	beq.n	8004dce <I2C_MasterRequestWrite+0x2a>
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004dcc:	d108      	bne.n	8004de0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	e00b      	b.n	8004df8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de4:	2b12      	cmp	r3, #18
 8004de6:	d107      	bne.n	8004df8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004df6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	9300      	str	r3, [sp, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 f84f 	bl	8004ea8 <I2C_WaitOnFlagUntilTimeout>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00d      	beq.n	8004e2c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e1e:	d103      	bne.n	8004e28 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e035      	b.n	8004e98 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e34:	d108      	bne.n	8004e48 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e36:	897b      	ldrh	r3, [r7, #10]
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e44:	611a      	str	r2, [r3, #16]
 8004e46:	e01b      	b.n	8004e80 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e48:	897b      	ldrh	r3, [r7, #10]
 8004e4a:	11db      	asrs	r3, r3, #7
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	f003 0306 	and.w	r3, r3, #6
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	f063 030f 	orn	r3, r3, #15
 8004e58:	b2da      	uxtb	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	490e      	ldr	r1, [pc, #56]	; (8004ea0 <I2C_MasterRequestWrite+0xfc>)
 8004e66:	68f8      	ldr	r0, [r7, #12]
 8004e68:	f000 f875 	bl	8004f56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d001      	beq.n	8004e76 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e010      	b.n	8004e98 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e76:	897b      	ldrh	r3, [r7, #10]
 8004e78:	b2da      	uxtb	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	4907      	ldr	r1, [pc, #28]	; (8004ea4 <I2C_MasterRequestWrite+0x100>)
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f000 f865 	bl	8004f56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e000      	b.n	8004e98 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3718      	adds	r7, #24
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	00010008 	.word	0x00010008
 8004ea4:	00010002 	.word	0x00010002

08004ea8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	603b      	str	r3, [r7, #0]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004eb8:	e025      	b.n	8004f06 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec0:	d021      	beq.n	8004f06 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ec2:	f7fe faeb 	bl	800349c <HAL_GetTick>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	683a      	ldr	r2, [r7, #0]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d302      	bcc.n	8004ed8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d116      	bne.n	8004f06 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2220      	movs	r2, #32
 8004ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef2:	f043 0220 	orr.w	r2, r3, #32
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e023      	b.n	8004f4e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	0c1b      	lsrs	r3, r3, #16
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d10d      	bne.n	8004f2c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	43da      	mvns	r2, r3
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	bf0c      	ite	eq
 8004f22:	2301      	moveq	r3, #1
 8004f24:	2300      	movne	r3, #0
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	461a      	mov	r2, r3
 8004f2a:	e00c      	b.n	8004f46 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	43da      	mvns	r2, r3
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	4013      	ands	r3, r2
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	bf0c      	ite	eq
 8004f3e:	2301      	moveq	r3, #1
 8004f40:	2300      	movne	r3, #0
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	461a      	mov	r2, r3
 8004f46:	79fb      	ldrb	r3, [r7, #7]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d0b6      	beq.n	8004eba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b084      	sub	sp, #16
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	60f8      	str	r0, [r7, #12]
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	607a      	str	r2, [r7, #4]
 8004f62:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f64:	e051      	b.n	800500a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f74:	d123      	bne.n	8004fbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f84:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f8e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004faa:	f043 0204 	orr.w	r2, r3, #4
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e046      	b.n	800504c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc4:	d021      	beq.n	800500a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fc6:	f7fe fa69 	bl	800349c <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d302      	bcc.n	8004fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d116      	bne.n	800500a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff6:	f043 0220 	orr.w	r2, r3, #32
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e020      	b.n	800504c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	0c1b      	lsrs	r3, r3, #16
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b01      	cmp	r3, #1
 8005012:	d10c      	bne.n	800502e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	43da      	mvns	r2, r3
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	4013      	ands	r3, r2
 8005020:	b29b      	uxth	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	bf14      	ite	ne
 8005026:	2301      	movne	r3, #1
 8005028:	2300      	moveq	r3, #0
 800502a:	b2db      	uxtb	r3, r3
 800502c:	e00b      	b.n	8005046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	699b      	ldr	r3, [r3, #24]
 8005034:	43da      	mvns	r2, r3
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	4013      	ands	r3, r2
 800503a:	b29b      	uxth	r3, r3
 800503c:	2b00      	cmp	r3, #0
 800503e:	bf14      	ite	ne
 8005040:	2301      	movne	r3, #1
 8005042:	2300      	moveq	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d18d      	bne.n	8004f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800504a:	2300      	movs	r3, #0
}
 800504c:	4618      	mov	r0, r3
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005060:	e02d      	b.n	80050be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 f878 	bl	8005158 <I2C_IsAcknowledgeFailed>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e02d      	b.n	80050ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005078:	d021      	beq.n	80050be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800507a:	f7fe fa0f 	bl	800349c <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	429a      	cmp	r2, r3
 8005088:	d302      	bcc.n	8005090 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d116      	bne.n	80050be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2220      	movs	r2, #32
 800509a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050aa:	f043 0220 	orr.w	r2, r3, #32
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e007      	b.n	80050ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050c8:	2b80      	cmp	r3, #128	; 0x80
 80050ca:	d1ca      	bne.n	8005062 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3710      	adds	r7, #16
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b084      	sub	sp, #16
 80050da:	af00      	add	r7, sp, #0
 80050dc:	60f8      	str	r0, [r7, #12]
 80050de:	60b9      	str	r1, [r7, #8]
 80050e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050e2:	e02d      	b.n	8005140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 f837 	bl	8005158 <I2C_IsAcknowledgeFailed>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d001      	beq.n	80050f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e02d      	b.n	8005150 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fa:	d021      	beq.n	8005140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050fc:	f7fe f9ce 	bl	800349c <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	429a      	cmp	r2, r3
 800510a:	d302      	bcc.n	8005112 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d116      	bne.n	8005140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2220      	movs	r2, #32
 800511c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512c:	f043 0220 	orr.w	r2, r3, #32
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e007      	b.n	8005150 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	f003 0304 	and.w	r3, r3, #4
 800514a:	2b04      	cmp	r3, #4
 800514c:	d1ca      	bne.n	80050e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800516a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800516e:	d11b      	bne.n	80051a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005178:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2220      	movs	r2, #32
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005194:	f043 0204 	orr.w	r2, r3, #4
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e000      	b.n	80051aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
	...

080051b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d101      	bne.n	80051ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e264      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d075      	beq.n	80052c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051d6:	4ba3      	ldr	r3, [pc, #652]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f003 030c 	and.w	r3, r3, #12
 80051de:	2b04      	cmp	r3, #4
 80051e0:	d00c      	beq.n	80051fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051e2:	4ba0      	ldr	r3, [pc, #640]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051ea:	2b08      	cmp	r3, #8
 80051ec:	d112      	bne.n	8005214 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051ee:	4b9d      	ldr	r3, [pc, #628]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051fa:	d10b      	bne.n	8005214 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051fc:	4b99      	ldr	r3, [pc, #612]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d05b      	beq.n	80052c0 <HAL_RCC_OscConfig+0x108>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d157      	bne.n	80052c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e23f      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800521c:	d106      	bne.n	800522c <HAL_RCC_OscConfig+0x74>
 800521e:	4b91      	ldr	r3, [pc, #580]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a90      	ldr	r2, [pc, #576]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005228:	6013      	str	r3, [r2, #0]
 800522a:	e01d      	b.n	8005268 <HAL_RCC_OscConfig+0xb0>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005234:	d10c      	bne.n	8005250 <HAL_RCC_OscConfig+0x98>
 8005236:	4b8b      	ldr	r3, [pc, #556]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a8a      	ldr	r2, [pc, #552]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 800523c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	4b88      	ldr	r3, [pc, #544]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a87      	ldr	r2, [pc, #540]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800524c:	6013      	str	r3, [r2, #0]
 800524e:	e00b      	b.n	8005268 <HAL_RCC_OscConfig+0xb0>
 8005250:	4b84      	ldr	r3, [pc, #528]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a83      	ldr	r2, [pc, #524]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800525a:	6013      	str	r3, [r2, #0]
 800525c:	4b81      	ldr	r3, [pc, #516]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a80      	ldr	r2, [pc, #512]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d013      	beq.n	8005298 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005270:	f7fe f914 	bl	800349c <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005278:	f7fe f910 	bl	800349c <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b64      	cmp	r3, #100	; 0x64
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e204      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800528a:	4b76      	ldr	r3, [pc, #472]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d0f0      	beq.n	8005278 <HAL_RCC_OscConfig+0xc0>
 8005296:	e014      	b.n	80052c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005298:	f7fe f900 	bl	800349c <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052a0:	f7fe f8fc 	bl	800349c <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	; 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e1f0      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052b2:	4b6c      	ldr	r3, [pc, #432]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0xe8>
 80052be:	e000      	b.n	80052c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d063      	beq.n	8005396 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052ce:	4b65      	ldr	r3, [pc, #404]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 030c 	and.w	r3, r3, #12
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00b      	beq.n	80052f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052da:	4b62      	ldr	r3, [pc, #392]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d11c      	bne.n	8005320 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052e6:	4b5f      	ldr	r3, [pc, #380]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d116      	bne.n	8005320 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052f2:	4b5c      	ldr	r3, [pc, #368]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d005      	beq.n	800530a <HAL_RCC_OscConfig+0x152>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	2b01      	cmp	r3, #1
 8005304:	d001      	beq.n	800530a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e1c4      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800530a:	4b56      	ldr	r3, [pc, #344]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	00db      	lsls	r3, r3, #3
 8005318:	4952      	ldr	r1, [pc, #328]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 800531a:	4313      	orrs	r3, r2
 800531c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800531e:	e03a      	b.n	8005396 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d020      	beq.n	800536a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005328:	4b4f      	ldr	r3, [pc, #316]	; (8005468 <HAL_RCC_OscConfig+0x2b0>)
 800532a:	2201      	movs	r2, #1
 800532c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532e:	f7fe f8b5 	bl	800349c <HAL_GetTick>
 8005332:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005334:	e008      	b.n	8005348 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005336:	f7fe f8b1 	bl	800349c <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	2b02      	cmp	r3, #2
 8005342:	d901      	bls.n	8005348 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e1a5      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005348:	4b46      	ldr	r3, [pc, #280]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0302 	and.w	r3, r3, #2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d0f0      	beq.n	8005336 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005354:	4b43      	ldr	r3, [pc, #268]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	00db      	lsls	r3, r3, #3
 8005362:	4940      	ldr	r1, [pc, #256]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005364:	4313      	orrs	r3, r2
 8005366:	600b      	str	r3, [r1, #0]
 8005368:	e015      	b.n	8005396 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800536a:	4b3f      	ldr	r3, [pc, #252]	; (8005468 <HAL_RCC_OscConfig+0x2b0>)
 800536c:	2200      	movs	r2, #0
 800536e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005370:	f7fe f894 	bl	800349c <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005376:	e008      	b.n	800538a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005378:	f7fe f890 	bl	800349c <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b02      	cmp	r3, #2
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e184      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800538a:	4b36      	ldr	r3, [pc, #216]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1f0      	bne.n	8005378 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d030      	beq.n	8005404 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d016      	beq.n	80053d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053aa:	4b30      	ldr	r3, [pc, #192]	; (800546c <HAL_RCC_OscConfig+0x2b4>)
 80053ac:	2201      	movs	r2, #1
 80053ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b0:	f7fe f874 	bl	800349c <HAL_GetTick>
 80053b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053b6:	e008      	b.n	80053ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053b8:	f7fe f870 	bl	800349c <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e164      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ca:	4b26      	ldr	r3, [pc, #152]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80053cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d0f0      	beq.n	80053b8 <HAL_RCC_OscConfig+0x200>
 80053d6:	e015      	b.n	8005404 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053d8:	4b24      	ldr	r3, [pc, #144]	; (800546c <HAL_RCC_OscConfig+0x2b4>)
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053de:	f7fe f85d 	bl	800349c <HAL_GetTick>
 80053e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053e4:	e008      	b.n	80053f8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053e6:	f7fe f859 	bl	800349c <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e14d      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053f8:	4b1a      	ldr	r3, [pc, #104]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 80053fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1f0      	bne.n	80053e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	2b00      	cmp	r3, #0
 800540e:	f000 80a0 	beq.w	8005552 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005412:	2300      	movs	r3, #0
 8005414:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005416:	4b13      	ldr	r3, [pc, #76]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10f      	bne.n	8005442 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005422:	2300      	movs	r3, #0
 8005424:	60bb      	str	r3, [r7, #8]
 8005426:	4b0f      	ldr	r3, [pc, #60]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	4a0e      	ldr	r2, [pc, #56]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 800542c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005430:	6413      	str	r3, [r2, #64]	; 0x40
 8005432:	4b0c      	ldr	r3, [pc, #48]	; (8005464 <HAL_RCC_OscConfig+0x2ac>)
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800543a:	60bb      	str	r3, [r7, #8]
 800543c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800543e:	2301      	movs	r3, #1
 8005440:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005442:	4b0b      	ldr	r3, [pc, #44]	; (8005470 <HAL_RCC_OscConfig+0x2b8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544a:	2b00      	cmp	r3, #0
 800544c:	d121      	bne.n	8005492 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800544e:	4b08      	ldr	r3, [pc, #32]	; (8005470 <HAL_RCC_OscConfig+0x2b8>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a07      	ldr	r2, [pc, #28]	; (8005470 <HAL_RCC_OscConfig+0x2b8>)
 8005454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005458:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800545a:	f7fe f81f 	bl	800349c <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005460:	e011      	b.n	8005486 <HAL_RCC_OscConfig+0x2ce>
 8005462:	bf00      	nop
 8005464:	40023800 	.word	0x40023800
 8005468:	42470000 	.word	0x42470000
 800546c:	42470e80 	.word	0x42470e80
 8005470:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005474:	f7fe f812 	bl	800349c <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b02      	cmp	r3, #2
 8005480:	d901      	bls.n	8005486 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e106      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005486:	4b85      	ldr	r3, [pc, #532]	; (800569c <HAL_RCC_OscConfig+0x4e4>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800548e:	2b00      	cmp	r3, #0
 8005490:	d0f0      	beq.n	8005474 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	2b01      	cmp	r3, #1
 8005498:	d106      	bne.n	80054a8 <HAL_RCC_OscConfig+0x2f0>
 800549a:	4b81      	ldr	r3, [pc, #516]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 800549c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549e:	4a80      	ldr	r2, [pc, #512]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054a0:	f043 0301 	orr.w	r3, r3, #1
 80054a4:	6713      	str	r3, [r2, #112]	; 0x70
 80054a6:	e01c      	b.n	80054e2 <HAL_RCC_OscConfig+0x32a>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	2b05      	cmp	r3, #5
 80054ae:	d10c      	bne.n	80054ca <HAL_RCC_OscConfig+0x312>
 80054b0:	4b7b      	ldr	r3, [pc, #492]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b4:	4a7a      	ldr	r2, [pc, #488]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054b6:	f043 0304 	orr.w	r3, r3, #4
 80054ba:	6713      	str	r3, [r2, #112]	; 0x70
 80054bc:	4b78      	ldr	r3, [pc, #480]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c0:	4a77      	ldr	r2, [pc, #476]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054c2:	f043 0301 	orr.w	r3, r3, #1
 80054c6:	6713      	str	r3, [r2, #112]	; 0x70
 80054c8:	e00b      	b.n	80054e2 <HAL_RCC_OscConfig+0x32a>
 80054ca:	4b75      	ldr	r3, [pc, #468]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ce:	4a74      	ldr	r2, [pc, #464]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054d0:	f023 0301 	bic.w	r3, r3, #1
 80054d4:	6713      	str	r3, [r2, #112]	; 0x70
 80054d6:	4b72      	ldr	r3, [pc, #456]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054da:	4a71      	ldr	r2, [pc, #452]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80054dc:	f023 0304 	bic.w	r3, r3, #4
 80054e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d015      	beq.n	8005516 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054ea:	f7fd ffd7 	bl	800349c <HAL_GetTick>
 80054ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054f0:	e00a      	b.n	8005508 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054f2:	f7fd ffd3 	bl	800349c <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005500:	4293      	cmp	r3, r2
 8005502:	d901      	bls.n	8005508 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e0c5      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005508:	4b65      	ldr	r3, [pc, #404]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 800550a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550c:	f003 0302 	and.w	r3, r3, #2
 8005510:	2b00      	cmp	r3, #0
 8005512:	d0ee      	beq.n	80054f2 <HAL_RCC_OscConfig+0x33a>
 8005514:	e014      	b.n	8005540 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005516:	f7fd ffc1 	bl	800349c <HAL_GetTick>
 800551a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800551c:	e00a      	b.n	8005534 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800551e:	f7fd ffbd 	bl	800349c <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	f241 3288 	movw	r2, #5000	; 0x1388
 800552c:	4293      	cmp	r3, r2
 800552e:	d901      	bls.n	8005534 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	e0af      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005534:	4b5a      	ldr	r3, [pc, #360]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 8005536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005538:	f003 0302 	and.w	r3, r3, #2
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1ee      	bne.n	800551e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005540:	7dfb      	ldrb	r3, [r7, #23]
 8005542:	2b01      	cmp	r3, #1
 8005544:	d105      	bne.n	8005552 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005546:	4b56      	ldr	r3, [pc, #344]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 8005548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554a:	4a55      	ldr	r2, [pc, #340]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 800554c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005550:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	699b      	ldr	r3, [r3, #24]
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 809b 	beq.w	8005692 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800555c:	4b50      	ldr	r3, [pc, #320]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f003 030c 	and.w	r3, r3, #12
 8005564:	2b08      	cmp	r3, #8
 8005566:	d05c      	beq.n	8005622 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	2b02      	cmp	r3, #2
 800556e:	d141      	bne.n	80055f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005570:	4b4c      	ldr	r3, [pc, #304]	; (80056a4 <HAL_RCC_OscConfig+0x4ec>)
 8005572:	2200      	movs	r2, #0
 8005574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005576:	f7fd ff91 	bl	800349c <HAL_GetTick>
 800557a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800557c:	e008      	b.n	8005590 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800557e:	f7fd ff8d 	bl	800349c <HAL_GetTick>
 8005582:	4602      	mov	r2, r0
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	2b02      	cmp	r3, #2
 800558a:	d901      	bls.n	8005590 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e081      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005590:	4b43      	ldr	r3, [pc, #268]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1f0      	bne.n	800557e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	69da      	ldr	r2, [r3, #28]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	431a      	orrs	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055aa:	019b      	lsls	r3, r3, #6
 80055ac:	431a      	orrs	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b2:	085b      	lsrs	r3, r3, #1
 80055b4:	3b01      	subs	r3, #1
 80055b6:	041b      	lsls	r3, r3, #16
 80055b8:	431a      	orrs	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055be:	061b      	lsls	r3, r3, #24
 80055c0:	4937      	ldr	r1, [pc, #220]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80055c2:	4313      	orrs	r3, r2
 80055c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055c6:	4b37      	ldr	r3, [pc, #220]	; (80056a4 <HAL_RCC_OscConfig+0x4ec>)
 80055c8:	2201      	movs	r2, #1
 80055ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055cc:	f7fd ff66 	bl	800349c <HAL_GetTick>
 80055d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055d2:	e008      	b.n	80055e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055d4:	f7fd ff62 	bl	800349c <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d901      	bls.n	80055e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e056      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055e6:	4b2e      	ldr	r3, [pc, #184]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d0f0      	beq.n	80055d4 <HAL_RCC_OscConfig+0x41c>
 80055f2:	e04e      	b.n	8005692 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055f4:	4b2b      	ldr	r3, [pc, #172]	; (80056a4 <HAL_RCC_OscConfig+0x4ec>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055fa:	f7fd ff4f 	bl	800349c <HAL_GetTick>
 80055fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005600:	e008      	b.n	8005614 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005602:	f7fd ff4b 	bl	800349c <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	2b02      	cmp	r3, #2
 800560e:	d901      	bls.n	8005614 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e03f      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005614:	4b22      	ldr	r3, [pc, #136]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1f0      	bne.n	8005602 <HAL_RCC_OscConfig+0x44a>
 8005620:	e037      	b.n	8005692 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	2b01      	cmp	r3, #1
 8005628:	d101      	bne.n	800562e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e032      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800562e:	4b1c      	ldr	r3, [pc, #112]	; (80056a0 <HAL_RCC_OscConfig+0x4e8>)
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d028      	beq.n	800568e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005646:	429a      	cmp	r2, r3
 8005648:	d121      	bne.n	800568e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005654:	429a      	cmp	r2, r3
 8005656:	d11a      	bne.n	800568e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005658:	68fa      	ldr	r2, [r7, #12]
 800565a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800565e:	4013      	ands	r3, r2
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005664:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005666:	4293      	cmp	r3, r2
 8005668:	d111      	bne.n	800568e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005674:	085b      	lsrs	r3, r3, #1
 8005676:	3b01      	subs	r3, #1
 8005678:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800567a:	429a      	cmp	r2, r3
 800567c:	d107      	bne.n	800568e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005688:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800568a:	429a      	cmp	r2, r3
 800568c:	d001      	beq.n	8005692 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e000      	b.n	8005694 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	40007000 	.word	0x40007000
 80056a0:	40023800 	.word	0x40023800
 80056a4:	42470060 	.word	0x42470060

080056a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d101      	bne.n	80056bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e0cc      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056bc:	4b68      	ldr	r3, [pc, #416]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0307 	and.w	r3, r3, #7
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d90c      	bls.n	80056e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ca:	4b65      	ldr	r3, [pc, #404]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	b2d2      	uxtb	r2, r2
 80056d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056d2:	4b63      	ldr	r3, [pc, #396]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0307 	and.w	r3, r3, #7
 80056da:	683a      	ldr	r2, [r7, #0]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d001      	beq.n	80056e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e0b8      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d020      	beq.n	8005732 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0304 	and.w	r3, r3, #4
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d005      	beq.n	8005708 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056fc:	4b59      	ldr	r3, [pc, #356]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	4a58      	ldr	r2, [pc, #352]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005702:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005706:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b00      	cmp	r3, #0
 8005712:	d005      	beq.n	8005720 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005714:	4b53      	ldr	r3, [pc, #332]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	4a52      	ldr	r2, [pc, #328]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800571a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800571e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005720:	4b50      	ldr	r3, [pc, #320]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	494d      	ldr	r1, [pc, #308]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800572e:	4313      	orrs	r3, r2
 8005730:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d044      	beq.n	80057c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d107      	bne.n	8005756 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005746:	4b47      	ldr	r3, [pc, #284]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d119      	bne.n	8005786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e07f      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d003      	beq.n	8005766 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005762:	2b03      	cmp	r3, #3
 8005764:	d107      	bne.n	8005776 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005766:	4b3f      	ldr	r3, [pc, #252]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d109      	bne.n	8005786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e06f      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005776:	4b3b      	ldr	r3, [pc, #236]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e067      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005786:	4b37      	ldr	r3, [pc, #220]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f023 0203 	bic.w	r2, r3, #3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	4934      	ldr	r1, [pc, #208]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005794:	4313      	orrs	r3, r2
 8005796:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005798:	f7fd fe80 	bl	800349c <HAL_GetTick>
 800579c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800579e:	e00a      	b.n	80057b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057a0:	f7fd fe7c 	bl	800349c <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e04f      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057b6:	4b2b      	ldr	r3, [pc, #172]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f003 020c 	and.w	r2, r3, #12
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d1eb      	bne.n	80057a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057c8:	4b25      	ldr	r3, [pc, #148]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0307 	and.w	r3, r3, #7
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d20c      	bcs.n	80057f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057d6:	4b22      	ldr	r3, [pc, #136]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80057d8:	683a      	ldr	r2, [r7, #0]
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057de:	4b20      	ldr	r3, [pc, #128]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	683a      	ldr	r2, [r7, #0]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d001      	beq.n	80057f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e032      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d008      	beq.n	800580e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057fc:	4b19      	ldr	r3, [pc, #100]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	4916      	ldr	r1, [pc, #88]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800580a:	4313      	orrs	r3, r2
 800580c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0308 	and.w	r3, r3, #8
 8005816:	2b00      	cmp	r3, #0
 8005818:	d009      	beq.n	800582e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800581a:	4b12      	ldr	r3, [pc, #72]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	00db      	lsls	r3, r3, #3
 8005828:	490e      	ldr	r1, [pc, #56]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800582a:	4313      	orrs	r3, r2
 800582c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800582e:	f000 f821 	bl	8005874 <HAL_RCC_GetSysClockFreq>
 8005832:	4602      	mov	r2, r0
 8005834:	4b0b      	ldr	r3, [pc, #44]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	091b      	lsrs	r3, r3, #4
 800583a:	f003 030f 	and.w	r3, r3, #15
 800583e:	490a      	ldr	r1, [pc, #40]	; (8005868 <HAL_RCC_ClockConfig+0x1c0>)
 8005840:	5ccb      	ldrb	r3, [r1, r3]
 8005842:	fa22 f303 	lsr.w	r3, r2, r3
 8005846:	4a09      	ldr	r2, [pc, #36]	; (800586c <HAL_RCC_ClockConfig+0x1c4>)
 8005848:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800584a:	4b09      	ldr	r3, [pc, #36]	; (8005870 <HAL_RCC_ClockConfig+0x1c8>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4618      	mov	r0, r3
 8005850:	f7fd fde0 	bl	8003414 <HAL_InitTick>

  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3710      	adds	r7, #16
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	40023c00 	.word	0x40023c00
 8005864:	40023800 	.word	0x40023800
 8005868:	08006838 	.word	0x08006838
 800586c:	20000000 	.word	0x20000000
 8005870:	2000001c 	.word	0x2000001c

08005874 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005874:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005878:	b084      	sub	sp, #16
 800587a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800587c:	2300      	movs	r3, #0
 800587e:	607b      	str	r3, [r7, #4]
 8005880:	2300      	movs	r3, #0
 8005882:	60fb      	str	r3, [r7, #12]
 8005884:	2300      	movs	r3, #0
 8005886:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005888:	2300      	movs	r3, #0
 800588a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800588c:	4b67      	ldr	r3, [pc, #412]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f003 030c 	and.w	r3, r3, #12
 8005894:	2b08      	cmp	r3, #8
 8005896:	d00d      	beq.n	80058b4 <HAL_RCC_GetSysClockFreq+0x40>
 8005898:	2b08      	cmp	r3, #8
 800589a:	f200 80bd 	bhi.w	8005a18 <HAL_RCC_GetSysClockFreq+0x1a4>
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <HAL_RCC_GetSysClockFreq+0x34>
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d003      	beq.n	80058ae <HAL_RCC_GetSysClockFreq+0x3a>
 80058a6:	e0b7      	b.n	8005a18 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058a8:	4b61      	ldr	r3, [pc, #388]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80058aa:	60bb      	str	r3, [r7, #8]
       break;
 80058ac:	e0b7      	b.n	8005a1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058ae:	4b60      	ldr	r3, [pc, #384]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80058b0:	60bb      	str	r3, [r7, #8]
      break;
 80058b2:	e0b4      	b.n	8005a1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058b4:	4b5d      	ldr	r3, [pc, #372]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058bc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058be:	4b5b      	ldr	r3, [pc, #364]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d04d      	beq.n	8005966 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058ca:	4b58      	ldr	r3, [pc, #352]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	099b      	lsrs	r3, r3, #6
 80058d0:	461a      	mov	r2, r3
 80058d2:	f04f 0300 	mov.w	r3, #0
 80058d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80058da:	f04f 0100 	mov.w	r1, #0
 80058de:	ea02 0800 	and.w	r8, r2, r0
 80058e2:	ea03 0901 	and.w	r9, r3, r1
 80058e6:	4640      	mov	r0, r8
 80058e8:	4649      	mov	r1, r9
 80058ea:	f04f 0200 	mov.w	r2, #0
 80058ee:	f04f 0300 	mov.w	r3, #0
 80058f2:	014b      	lsls	r3, r1, #5
 80058f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80058f8:	0142      	lsls	r2, r0, #5
 80058fa:	4610      	mov	r0, r2
 80058fc:	4619      	mov	r1, r3
 80058fe:	ebb0 0008 	subs.w	r0, r0, r8
 8005902:	eb61 0109 	sbc.w	r1, r1, r9
 8005906:	f04f 0200 	mov.w	r2, #0
 800590a:	f04f 0300 	mov.w	r3, #0
 800590e:	018b      	lsls	r3, r1, #6
 8005910:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005914:	0182      	lsls	r2, r0, #6
 8005916:	1a12      	subs	r2, r2, r0
 8005918:	eb63 0301 	sbc.w	r3, r3, r1
 800591c:	f04f 0000 	mov.w	r0, #0
 8005920:	f04f 0100 	mov.w	r1, #0
 8005924:	00d9      	lsls	r1, r3, #3
 8005926:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800592a:	00d0      	lsls	r0, r2, #3
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	eb12 0208 	adds.w	r2, r2, r8
 8005934:	eb43 0309 	adc.w	r3, r3, r9
 8005938:	f04f 0000 	mov.w	r0, #0
 800593c:	f04f 0100 	mov.w	r1, #0
 8005940:	0299      	lsls	r1, r3, #10
 8005942:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005946:	0290      	lsls	r0, r2, #10
 8005948:	4602      	mov	r2, r0
 800594a:	460b      	mov	r3, r1
 800594c:	4610      	mov	r0, r2
 800594e:	4619      	mov	r1, r3
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	461a      	mov	r2, r3
 8005954:	f04f 0300 	mov.w	r3, #0
 8005958:	f7fb f880 	bl	8000a5c <__aeabi_uldivmod>
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	4613      	mov	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]
 8005964:	e04a      	b.n	80059fc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005966:	4b31      	ldr	r3, [pc, #196]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	099b      	lsrs	r3, r3, #6
 800596c:	461a      	mov	r2, r3
 800596e:	f04f 0300 	mov.w	r3, #0
 8005972:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005976:	f04f 0100 	mov.w	r1, #0
 800597a:	ea02 0400 	and.w	r4, r2, r0
 800597e:	ea03 0501 	and.w	r5, r3, r1
 8005982:	4620      	mov	r0, r4
 8005984:	4629      	mov	r1, r5
 8005986:	f04f 0200 	mov.w	r2, #0
 800598a:	f04f 0300 	mov.w	r3, #0
 800598e:	014b      	lsls	r3, r1, #5
 8005990:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005994:	0142      	lsls	r2, r0, #5
 8005996:	4610      	mov	r0, r2
 8005998:	4619      	mov	r1, r3
 800599a:	1b00      	subs	r0, r0, r4
 800599c:	eb61 0105 	sbc.w	r1, r1, r5
 80059a0:	f04f 0200 	mov.w	r2, #0
 80059a4:	f04f 0300 	mov.w	r3, #0
 80059a8:	018b      	lsls	r3, r1, #6
 80059aa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80059ae:	0182      	lsls	r2, r0, #6
 80059b0:	1a12      	subs	r2, r2, r0
 80059b2:	eb63 0301 	sbc.w	r3, r3, r1
 80059b6:	f04f 0000 	mov.w	r0, #0
 80059ba:	f04f 0100 	mov.w	r1, #0
 80059be:	00d9      	lsls	r1, r3, #3
 80059c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80059c4:	00d0      	lsls	r0, r2, #3
 80059c6:	4602      	mov	r2, r0
 80059c8:	460b      	mov	r3, r1
 80059ca:	1912      	adds	r2, r2, r4
 80059cc:	eb45 0303 	adc.w	r3, r5, r3
 80059d0:	f04f 0000 	mov.w	r0, #0
 80059d4:	f04f 0100 	mov.w	r1, #0
 80059d8:	0299      	lsls	r1, r3, #10
 80059da:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80059de:	0290      	lsls	r0, r2, #10
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4610      	mov	r0, r2
 80059e6:	4619      	mov	r1, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	461a      	mov	r2, r3
 80059ec:	f04f 0300 	mov.w	r3, #0
 80059f0:	f7fb f834 	bl	8000a5c <__aeabi_uldivmod>
 80059f4:	4602      	mov	r2, r0
 80059f6:	460b      	mov	r3, r1
 80059f8:	4613      	mov	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059fc:	4b0b      	ldr	r3, [pc, #44]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	0c1b      	lsrs	r3, r3, #16
 8005a02:	f003 0303 	and.w	r3, r3, #3
 8005a06:	3301      	adds	r3, #1
 8005a08:	005b      	lsls	r3, r3, #1
 8005a0a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a14:	60bb      	str	r3, [r7, #8]
      break;
 8005a16:	e002      	b.n	8005a1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a18:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005a1a:	60bb      	str	r3, [r7, #8]
      break;
 8005a1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a1e:	68bb      	ldr	r3, [r7, #8]
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005a2a:	bf00      	nop
 8005a2c:	40023800 	.word	0x40023800
 8005a30:	00f42400 	.word	0x00f42400

08005a34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a34:	b480      	push	{r7}
 8005a36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a38:	4b03      	ldr	r3, [pc, #12]	; (8005a48 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop
 8005a48:	20000000 	.word	0x20000000

08005a4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a50:	f7ff fff0 	bl	8005a34 <HAL_RCC_GetHCLKFreq>
 8005a54:	4602      	mov	r2, r0
 8005a56:	4b05      	ldr	r3, [pc, #20]	; (8005a6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	0a9b      	lsrs	r3, r3, #10
 8005a5c:	f003 0307 	and.w	r3, r3, #7
 8005a60:	4903      	ldr	r1, [pc, #12]	; (8005a70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a62:	5ccb      	ldrb	r3, [r1, r3]
 8005a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	40023800 	.word	0x40023800
 8005a70:	08006848 	.word	0x08006848

08005a74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a78:	f7ff ffdc 	bl	8005a34 <HAL_RCC_GetHCLKFreq>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	4b05      	ldr	r3, [pc, #20]	; (8005a94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	0b5b      	lsrs	r3, r3, #13
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	4903      	ldr	r1, [pc, #12]	; (8005a98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a8a:	5ccb      	ldrb	r3, [r1, r3]
 8005a8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	40023800 	.word	0x40023800
 8005a98:	08006848 	.word	0x08006848

08005a9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d101      	bne.n	8005aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e03f      	b.n	8005b2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d106      	bne.n	8005ac8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7fc f8c2 	bl	8001c4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2224      	movs	r2, #36	; 0x24
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ade:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f829 	bl	8005b38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	691a      	ldr	r2, [r3, #16]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005af4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	695a      	ldr	r2, [r3, #20]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2220      	movs	r2, #32
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2220      	movs	r2, #32
 8005b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3708      	adds	r7, #8
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
	...

08005b38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3c:	b09f      	sub	sp, #124	; 0x7c
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005b4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b4e:	68d9      	ldr	r1, [r3, #12]
 8005b50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	ea40 0301 	orr.w	r3, r0, r1
 8005b58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	431a      	orrs	r2, r3
 8005b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b6c:	69db      	ldr	r3, [r3, #28]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005b7c:	f021 010c 	bic.w	r1, r1, #12
 8005b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b86:	430b      	orrs	r3, r1
 8005b88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b96:	6999      	ldr	r1, [r3, #24]
 8005b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	ea40 0301 	orr.w	r3, r0, r1
 8005ba0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ba2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	4bc5      	ldr	r3, [pc, #788]	; (8005ebc <UART_SetConfig+0x384>)
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d004      	beq.n	8005bb6 <UART_SetConfig+0x7e>
 8005bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	4bc3      	ldr	r3, [pc, #780]	; (8005ec0 <UART_SetConfig+0x388>)
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d103      	bne.n	8005bbe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005bb6:	f7ff ff5d 	bl	8005a74 <HAL_RCC_GetPCLK2Freq>
 8005bba:	6778      	str	r0, [r7, #116]	; 0x74
 8005bbc:	e002      	b.n	8005bc4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bbe:	f7ff ff45 	bl	8005a4c <HAL_RCC_GetPCLK1Freq>
 8005bc2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bc6:	69db      	ldr	r3, [r3, #28]
 8005bc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bcc:	f040 80b6 	bne.w	8005d3c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005bd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bd2:	461c      	mov	r4, r3
 8005bd4:	f04f 0500 	mov.w	r5, #0
 8005bd8:	4622      	mov	r2, r4
 8005bda:	462b      	mov	r3, r5
 8005bdc:	1891      	adds	r1, r2, r2
 8005bde:	6439      	str	r1, [r7, #64]	; 0x40
 8005be0:	415b      	adcs	r3, r3
 8005be2:	647b      	str	r3, [r7, #68]	; 0x44
 8005be4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005be8:	1912      	adds	r2, r2, r4
 8005bea:	eb45 0303 	adc.w	r3, r5, r3
 8005bee:	f04f 0000 	mov.w	r0, #0
 8005bf2:	f04f 0100 	mov.w	r1, #0
 8005bf6:	00d9      	lsls	r1, r3, #3
 8005bf8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bfc:	00d0      	lsls	r0, r2, #3
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	1911      	adds	r1, r2, r4
 8005c04:	6639      	str	r1, [r7, #96]	; 0x60
 8005c06:	416b      	adcs	r3, r5
 8005c08:	667b      	str	r3, [r7, #100]	; 0x64
 8005c0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	461a      	mov	r2, r3
 8005c10:	f04f 0300 	mov.w	r3, #0
 8005c14:	1891      	adds	r1, r2, r2
 8005c16:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c18:	415b      	adcs	r3, r3
 8005c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c20:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005c24:	f7fa ff1a 	bl	8000a5c <__aeabi_uldivmod>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	4ba5      	ldr	r3, [pc, #660]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005c2e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c32:	095b      	lsrs	r3, r3, #5
 8005c34:	011e      	lsls	r6, r3, #4
 8005c36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c38:	461c      	mov	r4, r3
 8005c3a:	f04f 0500 	mov.w	r5, #0
 8005c3e:	4622      	mov	r2, r4
 8005c40:	462b      	mov	r3, r5
 8005c42:	1891      	adds	r1, r2, r2
 8005c44:	6339      	str	r1, [r7, #48]	; 0x30
 8005c46:	415b      	adcs	r3, r3
 8005c48:	637b      	str	r3, [r7, #52]	; 0x34
 8005c4a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005c4e:	1912      	adds	r2, r2, r4
 8005c50:	eb45 0303 	adc.w	r3, r5, r3
 8005c54:	f04f 0000 	mov.w	r0, #0
 8005c58:	f04f 0100 	mov.w	r1, #0
 8005c5c:	00d9      	lsls	r1, r3, #3
 8005c5e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c62:	00d0      	lsls	r0, r2, #3
 8005c64:	4602      	mov	r2, r0
 8005c66:	460b      	mov	r3, r1
 8005c68:	1911      	adds	r1, r2, r4
 8005c6a:	65b9      	str	r1, [r7, #88]	; 0x58
 8005c6c:	416b      	adcs	r3, r5
 8005c6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	461a      	mov	r2, r3
 8005c76:	f04f 0300 	mov.w	r3, #0
 8005c7a:	1891      	adds	r1, r2, r2
 8005c7c:	62b9      	str	r1, [r7, #40]	; 0x28
 8005c7e:	415b      	adcs	r3, r3
 8005c80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c86:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005c8a:	f7fa fee7 	bl	8000a5c <__aeabi_uldivmod>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	460b      	mov	r3, r1
 8005c92:	4b8c      	ldr	r3, [pc, #560]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005c94:	fba3 1302 	umull	r1, r3, r3, r2
 8005c98:	095b      	lsrs	r3, r3, #5
 8005c9a:	2164      	movs	r1, #100	; 0x64
 8005c9c:	fb01 f303 	mul.w	r3, r1, r3
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	00db      	lsls	r3, r3, #3
 8005ca4:	3332      	adds	r3, #50	; 0x32
 8005ca6:	4a87      	ldr	r2, [pc, #540]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cac:	095b      	lsrs	r3, r3, #5
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005cb4:	441e      	add	r6, r3
 8005cb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f04f 0100 	mov.w	r1, #0
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	1894      	adds	r4, r2, r2
 8005cc4:	623c      	str	r4, [r7, #32]
 8005cc6:	415b      	adcs	r3, r3
 8005cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cce:	1812      	adds	r2, r2, r0
 8005cd0:	eb41 0303 	adc.w	r3, r1, r3
 8005cd4:	f04f 0400 	mov.w	r4, #0
 8005cd8:	f04f 0500 	mov.w	r5, #0
 8005cdc:	00dd      	lsls	r5, r3, #3
 8005cde:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005ce2:	00d4      	lsls	r4, r2, #3
 8005ce4:	4622      	mov	r2, r4
 8005ce6:	462b      	mov	r3, r5
 8005ce8:	1814      	adds	r4, r2, r0
 8005cea:	653c      	str	r4, [r7, #80]	; 0x50
 8005cec:	414b      	adcs	r3, r1
 8005cee:	657b      	str	r3, [r7, #84]	; 0x54
 8005cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	f04f 0300 	mov.w	r3, #0
 8005cfa:	1891      	adds	r1, r2, r2
 8005cfc:	61b9      	str	r1, [r7, #24]
 8005cfe:	415b      	adcs	r3, r3
 8005d00:	61fb      	str	r3, [r7, #28]
 8005d02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d06:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005d0a:	f7fa fea7 	bl	8000a5c <__aeabi_uldivmod>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	460b      	mov	r3, r1
 8005d12:	4b6c      	ldr	r3, [pc, #432]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005d14:	fba3 1302 	umull	r1, r3, r3, r2
 8005d18:	095b      	lsrs	r3, r3, #5
 8005d1a:	2164      	movs	r1, #100	; 0x64
 8005d1c:	fb01 f303 	mul.w	r3, r1, r3
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	3332      	adds	r3, #50	; 0x32
 8005d26:	4a67      	ldr	r2, [pc, #412]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005d28:	fba2 2303 	umull	r2, r3, r2, r3
 8005d2c:	095b      	lsrs	r3, r3, #5
 8005d2e:	f003 0207 	and.w	r2, r3, #7
 8005d32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4432      	add	r2, r6
 8005d38:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d3a:	e0b9      	b.n	8005eb0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d3e:	461c      	mov	r4, r3
 8005d40:	f04f 0500 	mov.w	r5, #0
 8005d44:	4622      	mov	r2, r4
 8005d46:	462b      	mov	r3, r5
 8005d48:	1891      	adds	r1, r2, r2
 8005d4a:	6139      	str	r1, [r7, #16]
 8005d4c:	415b      	adcs	r3, r3
 8005d4e:	617b      	str	r3, [r7, #20]
 8005d50:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005d54:	1912      	adds	r2, r2, r4
 8005d56:	eb45 0303 	adc.w	r3, r5, r3
 8005d5a:	f04f 0000 	mov.w	r0, #0
 8005d5e:	f04f 0100 	mov.w	r1, #0
 8005d62:	00d9      	lsls	r1, r3, #3
 8005d64:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d68:	00d0      	lsls	r0, r2, #3
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	eb12 0804 	adds.w	r8, r2, r4
 8005d72:	eb43 0905 	adc.w	r9, r3, r5
 8005d76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f04f 0100 	mov.w	r1, #0
 8005d80:	f04f 0200 	mov.w	r2, #0
 8005d84:	f04f 0300 	mov.w	r3, #0
 8005d88:	008b      	lsls	r3, r1, #2
 8005d8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005d8e:	0082      	lsls	r2, r0, #2
 8005d90:	4640      	mov	r0, r8
 8005d92:	4649      	mov	r1, r9
 8005d94:	f7fa fe62 	bl	8000a5c <__aeabi_uldivmod>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	4b49      	ldr	r3, [pc, #292]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005d9e:	fba3 2302 	umull	r2, r3, r3, r2
 8005da2:	095b      	lsrs	r3, r3, #5
 8005da4:	011e      	lsls	r6, r3, #4
 8005da6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005da8:	4618      	mov	r0, r3
 8005daa:	f04f 0100 	mov.w	r1, #0
 8005dae:	4602      	mov	r2, r0
 8005db0:	460b      	mov	r3, r1
 8005db2:	1894      	adds	r4, r2, r2
 8005db4:	60bc      	str	r4, [r7, #8]
 8005db6:	415b      	adcs	r3, r3
 8005db8:	60fb      	str	r3, [r7, #12]
 8005dba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dbe:	1812      	adds	r2, r2, r0
 8005dc0:	eb41 0303 	adc.w	r3, r1, r3
 8005dc4:	f04f 0400 	mov.w	r4, #0
 8005dc8:	f04f 0500 	mov.w	r5, #0
 8005dcc:	00dd      	lsls	r5, r3, #3
 8005dce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005dd2:	00d4      	lsls	r4, r2, #3
 8005dd4:	4622      	mov	r2, r4
 8005dd6:	462b      	mov	r3, r5
 8005dd8:	1814      	adds	r4, r2, r0
 8005dda:	64bc      	str	r4, [r7, #72]	; 0x48
 8005ddc:	414b      	adcs	r3, r1
 8005dde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005de0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	4618      	mov	r0, r3
 8005de6:	f04f 0100 	mov.w	r1, #0
 8005dea:	f04f 0200 	mov.w	r2, #0
 8005dee:	f04f 0300 	mov.w	r3, #0
 8005df2:	008b      	lsls	r3, r1, #2
 8005df4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005df8:	0082      	lsls	r2, r0, #2
 8005dfa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005dfe:	f7fa fe2d 	bl	8000a5c <__aeabi_uldivmod>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4b2f      	ldr	r3, [pc, #188]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005e08:	fba3 1302 	umull	r1, r3, r3, r2
 8005e0c:	095b      	lsrs	r3, r3, #5
 8005e0e:	2164      	movs	r1, #100	; 0x64
 8005e10:	fb01 f303 	mul.w	r3, r1, r3
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	011b      	lsls	r3, r3, #4
 8005e18:	3332      	adds	r3, #50	; 0x32
 8005e1a:	4a2a      	ldr	r2, [pc, #168]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e20:	095b      	lsrs	r3, r3, #5
 8005e22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e26:	441e      	add	r6, r3
 8005e28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f04f 0100 	mov.w	r1, #0
 8005e30:	4602      	mov	r2, r0
 8005e32:	460b      	mov	r3, r1
 8005e34:	1894      	adds	r4, r2, r2
 8005e36:	603c      	str	r4, [r7, #0]
 8005e38:	415b      	adcs	r3, r3
 8005e3a:	607b      	str	r3, [r7, #4]
 8005e3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e40:	1812      	adds	r2, r2, r0
 8005e42:	eb41 0303 	adc.w	r3, r1, r3
 8005e46:	f04f 0400 	mov.w	r4, #0
 8005e4a:	f04f 0500 	mov.w	r5, #0
 8005e4e:	00dd      	lsls	r5, r3, #3
 8005e50:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e54:	00d4      	lsls	r4, r2, #3
 8005e56:	4622      	mov	r2, r4
 8005e58:	462b      	mov	r3, r5
 8005e5a:	eb12 0a00 	adds.w	sl, r2, r0
 8005e5e:	eb43 0b01 	adc.w	fp, r3, r1
 8005e62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	4618      	mov	r0, r3
 8005e68:	f04f 0100 	mov.w	r1, #0
 8005e6c:	f04f 0200 	mov.w	r2, #0
 8005e70:	f04f 0300 	mov.w	r3, #0
 8005e74:	008b      	lsls	r3, r1, #2
 8005e76:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005e7a:	0082      	lsls	r2, r0, #2
 8005e7c:	4650      	mov	r0, sl
 8005e7e:	4659      	mov	r1, fp
 8005e80:	f7fa fdec 	bl	8000a5c <__aeabi_uldivmod>
 8005e84:	4602      	mov	r2, r0
 8005e86:	460b      	mov	r3, r1
 8005e88:	4b0e      	ldr	r3, [pc, #56]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005e8a:	fba3 1302 	umull	r1, r3, r3, r2
 8005e8e:	095b      	lsrs	r3, r3, #5
 8005e90:	2164      	movs	r1, #100	; 0x64
 8005e92:	fb01 f303 	mul.w	r3, r1, r3
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	3332      	adds	r3, #50	; 0x32
 8005e9c:	4a09      	ldr	r2, [pc, #36]	; (8005ec4 <UART_SetConfig+0x38c>)
 8005e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea2:	095b      	lsrs	r3, r3, #5
 8005ea4:	f003 020f 	and.w	r2, r3, #15
 8005ea8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4432      	add	r2, r6
 8005eae:	609a      	str	r2, [r3, #8]
}
 8005eb0:	bf00      	nop
 8005eb2:	377c      	adds	r7, #124	; 0x7c
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eba:	bf00      	nop
 8005ebc:	40011000 	.word	0x40011000
 8005ec0:	40011400 	.word	0x40011400
 8005ec4:	51eb851f 	.word	0x51eb851f

08005ec8 <__errno>:
 8005ec8:	4b01      	ldr	r3, [pc, #4]	; (8005ed0 <__errno+0x8>)
 8005eca:	6818      	ldr	r0, [r3, #0]
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	20000024 	.word	0x20000024

08005ed4 <__libc_init_array>:
 8005ed4:	b570      	push	{r4, r5, r6, lr}
 8005ed6:	4d0d      	ldr	r5, [pc, #52]	; (8005f0c <__libc_init_array+0x38>)
 8005ed8:	4c0d      	ldr	r4, [pc, #52]	; (8005f10 <__libc_init_array+0x3c>)
 8005eda:	1b64      	subs	r4, r4, r5
 8005edc:	10a4      	asrs	r4, r4, #2
 8005ede:	2600      	movs	r6, #0
 8005ee0:	42a6      	cmp	r6, r4
 8005ee2:	d109      	bne.n	8005ef8 <__libc_init_array+0x24>
 8005ee4:	4d0b      	ldr	r5, [pc, #44]	; (8005f14 <__libc_init_array+0x40>)
 8005ee6:	4c0c      	ldr	r4, [pc, #48]	; (8005f18 <__libc_init_array+0x44>)
 8005ee8:	f000 fc4e 	bl	8006788 <_init>
 8005eec:	1b64      	subs	r4, r4, r5
 8005eee:	10a4      	asrs	r4, r4, #2
 8005ef0:	2600      	movs	r6, #0
 8005ef2:	42a6      	cmp	r6, r4
 8005ef4:	d105      	bne.n	8005f02 <__libc_init_array+0x2e>
 8005ef6:	bd70      	pop	{r4, r5, r6, pc}
 8005ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005efc:	4798      	blx	r3
 8005efe:	3601      	adds	r6, #1
 8005f00:	e7ee      	b.n	8005ee0 <__libc_init_array+0xc>
 8005f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f06:	4798      	blx	r3
 8005f08:	3601      	adds	r6, #1
 8005f0a:	e7f2      	b.n	8005ef2 <__libc_init_array+0x1e>
 8005f0c:	0800b5dc 	.word	0x0800b5dc
 8005f10:	0800b5dc 	.word	0x0800b5dc
 8005f14:	0800b5dc 	.word	0x0800b5dc
 8005f18:	0800b5e0 	.word	0x0800b5e0

08005f1c <memset>:
 8005f1c:	4402      	add	r2, r0
 8005f1e:	4603      	mov	r3, r0
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d100      	bne.n	8005f26 <memset+0xa>
 8005f24:	4770      	bx	lr
 8005f26:	f803 1b01 	strb.w	r1, [r3], #1
 8005f2a:	e7f9      	b.n	8005f20 <memset+0x4>

08005f2c <siprintf>:
 8005f2c:	b40e      	push	{r1, r2, r3}
 8005f2e:	b500      	push	{lr}
 8005f30:	b09c      	sub	sp, #112	; 0x70
 8005f32:	ab1d      	add	r3, sp, #116	; 0x74
 8005f34:	9002      	str	r0, [sp, #8]
 8005f36:	9006      	str	r0, [sp, #24]
 8005f38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f3c:	4809      	ldr	r0, [pc, #36]	; (8005f64 <siprintf+0x38>)
 8005f3e:	9107      	str	r1, [sp, #28]
 8005f40:	9104      	str	r1, [sp, #16]
 8005f42:	4909      	ldr	r1, [pc, #36]	; (8005f68 <siprintf+0x3c>)
 8005f44:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f48:	9105      	str	r1, [sp, #20]
 8005f4a:	6800      	ldr	r0, [r0, #0]
 8005f4c:	9301      	str	r3, [sp, #4]
 8005f4e:	a902      	add	r1, sp, #8
 8005f50:	f000 f868 	bl	8006024 <_svfiprintf_r>
 8005f54:	9b02      	ldr	r3, [sp, #8]
 8005f56:	2200      	movs	r2, #0
 8005f58:	701a      	strb	r2, [r3, #0]
 8005f5a:	b01c      	add	sp, #112	; 0x70
 8005f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f60:	b003      	add	sp, #12
 8005f62:	4770      	bx	lr
 8005f64:	20000024 	.word	0x20000024
 8005f68:	ffff0208 	.word	0xffff0208

08005f6c <__ssputs_r>:
 8005f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f70:	688e      	ldr	r6, [r1, #8]
 8005f72:	429e      	cmp	r6, r3
 8005f74:	4682      	mov	sl, r0
 8005f76:	460c      	mov	r4, r1
 8005f78:	4690      	mov	r8, r2
 8005f7a:	461f      	mov	r7, r3
 8005f7c:	d838      	bhi.n	8005ff0 <__ssputs_r+0x84>
 8005f7e:	898a      	ldrh	r2, [r1, #12]
 8005f80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f84:	d032      	beq.n	8005fec <__ssputs_r+0x80>
 8005f86:	6825      	ldr	r5, [r4, #0]
 8005f88:	6909      	ldr	r1, [r1, #16]
 8005f8a:	eba5 0901 	sub.w	r9, r5, r1
 8005f8e:	6965      	ldr	r5, [r4, #20]
 8005f90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f98:	3301      	adds	r3, #1
 8005f9a:	444b      	add	r3, r9
 8005f9c:	106d      	asrs	r5, r5, #1
 8005f9e:	429d      	cmp	r5, r3
 8005fa0:	bf38      	it	cc
 8005fa2:	461d      	movcc	r5, r3
 8005fa4:	0553      	lsls	r3, r2, #21
 8005fa6:	d531      	bpl.n	800600c <__ssputs_r+0xa0>
 8005fa8:	4629      	mov	r1, r5
 8005faa:	f000 fb47 	bl	800663c <_malloc_r>
 8005fae:	4606      	mov	r6, r0
 8005fb0:	b950      	cbnz	r0, 8005fc8 <__ssputs_r+0x5c>
 8005fb2:	230c      	movs	r3, #12
 8005fb4:	f8ca 3000 	str.w	r3, [sl]
 8005fb8:	89a3      	ldrh	r3, [r4, #12]
 8005fba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fbe:	81a3      	strh	r3, [r4, #12]
 8005fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fc8:	6921      	ldr	r1, [r4, #16]
 8005fca:	464a      	mov	r2, r9
 8005fcc:	f000 fabe 	bl	800654c <memcpy>
 8005fd0:	89a3      	ldrh	r3, [r4, #12]
 8005fd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005fd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fda:	81a3      	strh	r3, [r4, #12]
 8005fdc:	6126      	str	r6, [r4, #16]
 8005fde:	6165      	str	r5, [r4, #20]
 8005fe0:	444e      	add	r6, r9
 8005fe2:	eba5 0509 	sub.w	r5, r5, r9
 8005fe6:	6026      	str	r6, [r4, #0]
 8005fe8:	60a5      	str	r5, [r4, #8]
 8005fea:	463e      	mov	r6, r7
 8005fec:	42be      	cmp	r6, r7
 8005fee:	d900      	bls.n	8005ff2 <__ssputs_r+0x86>
 8005ff0:	463e      	mov	r6, r7
 8005ff2:	4632      	mov	r2, r6
 8005ff4:	6820      	ldr	r0, [r4, #0]
 8005ff6:	4641      	mov	r1, r8
 8005ff8:	f000 fab6 	bl	8006568 <memmove>
 8005ffc:	68a3      	ldr	r3, [r4, #8]
 8005ffe:	6822      	ldr	r2, [r4, #0]
 8006000:	1b9b      	subs	r3, r3, r6
 8006002:	4432      	add	r2, r6
 8006004:	60a3      	str	r3, [r4, #8]
 8006006:	6022      	str	r2, [r4, #0]
 8006008:	2000      	movs	r0, #0
 800600a:	e7db      	b.n	8005fc4 <__ssputs_r+0x58>
 800600c:	462a      	mov	r2, r5
 800600e:	f000 fb6f 	bl	80066f0 <_realloc_r>
 8006012:	4606      	mov	r6, r0
 8006014:	2800      	cmp	r0, #0
 8006016:	d1e1      	bne.n	8005fdc <__ssputs_r+0x70>
 8006018:	6921      	ldr	r1, [r4, #16]
 800601a:	4650      	mov	r0, sl
 800601c:	f000 fabe 	bl	800659c <_free_r>
 8006020:	e7c7      	b.n	8005fb2 <__ssputs_r+0x46>
	...

08006024 <_svfiprintf_r>:
 8006024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006028:	4698      	mov	r8, r3
 800602a:	898b      	ldrh	r3, [r1, #12]
 800602c:	061b      	lsls	r3, r3, #24
 800602e:	b09d      	sub	sp, #116	; 0x74
 8006030:	4607      	mov	r7, r0
 8006032:	460d      	mov	r5, r1
 8006034:	4614      	mov	r4, r2
 8006036:	d50e      	bpl.n	8006056 <_svfiprintf_r+0x32>
 8006038:	690b      	ldr	r3, [r1, #16]
 800603a:	b963      	cbnz	r3, 8006056 <_svfiprintf_r+0x32>
 800603c:	2140      	movs	r1, #64	; 0x40
 800603e:	f000 fafd 	bl	800663c <_malloc_r>
 8006042:	6028      	str	r0, [r5, #0]
 8006044:	6128      	str	r0, [r5, #16]
 8006046:	b920      	cbnz	r0, 8006052 <_svfiprintf_r+0x2e>
 8006048:	230c      	movs	r3, #12
 800604a:	603b      	str	r3, [r7, #0]
 800604c:	f04f 30ff 	mov.w	r0, #4294967295
 8006050:	e0d1      	b.n	80061f6 <_svfiprintf_r+0x1d2>
 8006052:	2340      	movs	r3, #64	; 0x40
 8006054:	616b      	str	r3, [r5, #20]
 8006056:	2300      	movs	r3, #0
 8006058:	9309      	str	r3, [sp, #36]	; 0x24
 800605a:	2320      	movs	r3, #32
 800605c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006060:	f8cd 800c 	str.w	r8, [sp, #12]
 8006064:	2330      	movs	r3, #48	; 0x30
 8006066:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006210 <_svfiprintf_r+0x1ec>
 800606a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800606e:	f04f 0901 	mov.w	r9, #1
 8006072:	4623      	mov	r3, r4
 8006074:	469a      	mov	sl, r3
 8006076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800607a:	b10a      	cbz	r2, 8006080 <_svfiprintf_r+0x5c>
 800607c:	2a25      	cmp	r2, #37	; 0x25
 800607e:	d1f9      	bne.n	8006074 <_svfiprintf_r+0x50>
 8006080:	ebba 0b04 	subs.w	fp, sl, r4
 8006084:	d00b      	beq.n	800609e <_svfiprintf_r+0x7a>
 8006086:	465b      	mov	r3, fp
 8006088:	4622      	mov	r2, r4
 800608a:	4629      	mov	r1, r5
 800608c:	4638      	mov	r0, r7
 800608e:	f7ff ff6d 	bl	8005f6c <__ssputs_r>
 8006092:	3001      	adds	r0, #1
 8006094:	f000 80aa 	beq.w	80061ec <_svfiprintf_r+0x1c8>
 8006098:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800609a:	445a      	add	r2, fp
 800609c:	9209      	str	r2, [sp, #36]	; 0x24
 800609e:	f89a 3000 	ldrb.w	r3, [sl]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f000 80a2 	beq.w	80061ec <_svfiprintf_r+0x1c8>
 80060a8:	2300      	movs	r3, #0
 80060aa:	f04f 32ff 	mov.w	r2, #4294967295
 80060ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060b2:	f10a 0a01 	add.w	sl, sl, #1
 80060b6:	9304      	str	r3, [sp, #16]
 80060b8:	9307      	str	r3, [sp, #28]
 80060ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060be:	931a      	str	r3, [sp, #104]	; 0x68
 80060c0:	4654      	mov	r4, sl
 80060c2:	2205      	movs	r2, #5
 80060c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060c8:	4851      	ldr	r0, [pc, #324]	; (8006210 <_svfiprintf_r+0x1ec>)
 80060ca:	f7fa f889 	bl	80001e0 <memchr>
 80060ce:	9a04      	ldr	r2, [sp, #16]
 80060d0:	b9d8      	cbnz	r0, 800610a <_svfiprintf_r+0xe6>
 80060d2:	06d0      	lsls	r0, r2, #27
 80060d4:	bf44      	itt	mi
 80060d6:	2320      	movmi	r3, #32
 80060d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060dc:	0711      	lsls	r1, r2, #28
 80060de:	bf44      	itt	mi
 80060e0:	232b      	movmi	r3, #43	; 0x2b
 80060e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060e6:	f89a 3000 	ldrb.w	r3, [sl]
 80060ea:	2b2a      	cmp	r3, #42	; 0x2a
 80060ec:	d015      	beq.n	800611a <_svfiprintf_r+0xf6>
 80060ee:	9a07      	ldr	r2, [sp, #28]
 80060f0:	4654      	mov	r4, sl
 80060f2:	2000      	movs	r0, #0
 80060f4:	f04f 0c0a 	mov.w	ip, #10
 80060f8:	4621      	mov	r1, r4
 80060fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060fe:	3b30      	subs	r3, #48	; 0x30
 8006100:	2b09      	cmp	r3, #9
 8006102:	d94e      	bls.n	80061a2 <_svfiprintf_r+0x17e>
 8006104:	b1b0      	cbz	r0, 8006134 <_svfiprintf_r+0x110>
 8006106:	9207      	str	r2, [sp, #28]
 8006108:	e014      	b.n	8006134 <_svfiprintf_r+0x110>
 800610a:	eba0 0308 	sub.w	r3, r0, r8
 800610e:	fa09 f303 	lsl.w	r3, r9, r3
 8006112:	4313      	orrs	r3, r2
 8006114:	9304      	str	r3, [sp, #16]
 8006116:	46a2      	mov	sl, r4
 8006118:	e7d2      	b.n	80060c0 <_svfiprintf_r+0x9c>
 800611a:	9b03      	ldr	r3, [sp, #12]
 800611c:	1d19      	adds	r1, r3, #4
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	9103      	str	r1, [sp, #12]
 8006122:	2b00      	cmp	r3, #0
 8006124:	bfbb      	ittet	lt
 8006126:	425b      	neglt	r3, r3
 8006128:	f042 0202 	orrlt.w	r2, r2, #2
 800612c:	9307      	strge	r3, [sp, #28]
 800612e:	9307      	strlt	r3, [sp, #28]
 8006130:	bfb8      	it	lt
 8006132:	9204      	strlt	r2, [sp, #16]
 8006134:	7823      	ldrb	r3, [r4, #0]
 8006136:	2b2e      	cmp	r3, #46	; 0x2e
 8006138:	d10c      	bne.n	8006154 <_svfiprintf_r+0x130>
 800613a:	7863      	ldrb	r3, [r4, #1]
 800613c:	2b2a      	cmp	r3, #42	; 0x2a
 800613e:	d135      	bne.n	80061ac <_svfiprintf_r+0x188>
 8006140:	9b03      	ldr	r3, [sp, #12]
 8006142:	1d1a      	adds	r2, r3, #4
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	9203      	str	r2, [sp, #12]
 8006148:	2b00      	cmp	r3, #0
 800614a:	bfb8      	it	lt
 800614c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006150:	3402      	adds	r4, #2
 8006152:	9305      	str	r3, [sp, #20]
 8006154:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006220 <_svfiprintf_r+0x1fc>
 8006158:	7821      	ldrb	r1, [r4, #0]
 800615a:	2203      	movs	r2, #3
 800615c:	4650      	mov	r0, sl
 800615e:	f7fa f83f 	bl	80001e0 <memchr>
 8006162:	b140      	cbz	r0, 8006176 <_svfiprintf_r+0x152>
 8006164:	2340      	movs	r3, #64	; 0x40
 8006166:	eba0 000a 	sub.w	r0, r0, sl
 800616a:	fa03 f000 	lsl.w	r0, r3, r0
 800616e:	9b04      	ldr	r3, [sp, #16]
 8006170:	4303      	orrs	r3, r0
 8006172:	3401      	adds	r4, #1
 8006174:	9304      	str	r3, [sp, #16]
 8006176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800617a:	4826      	ldr	r0, [pc, #152]	; (8006214 <_svfiprintf_r+0x1f0>)
 800617c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006180:	2206      	movs	r2, #6
 8006182:	f7fa f82d 	bl	80001e0 <memchr>
 8006186:	2800      	cmp	r0, #0
 8006188:	d038      	beq.n	80061fc <_svfiprintf_r+0x1d8>
 800618a:	4b23      	ldr	r3, [pc, #140]	; (8006218 <_svfiprintf_r+0x1f4>)
 800618c:	bb1b      	cbnz	r3, 80061d6 <_svfiprintf_r+0x1b2>
 800618e:	9b03      	ldr	r3, [sp, #12]
 8006190:	3307      	adds	r3, #7
 8006192:	f023 0307 	bic.w	r3, r3, #7
 8006196:	3308      	adds	r3, #8
 8006198:	9303      	str	r3, [sp, #12]
 800619a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800619c:	4433      	add	r3, r6
 800619e:	9309      	str	r3, [sp, #36]	; 0x24
 80061a0:	e767      	b.n	8006072 <_svfiprintf_r+0x4e>
 80061a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80061a6:	460c      	mov	r4, r1
 80061a8:	2001      	movs	r0, #1
 80061aa:	e7a5      	b.n	80060f8 <_svfiprintf_r+0xd4>
 80061ac:	2300      	movs	r3, #0
 80061ae:	3401      	adds	r4, #1
 80061b0:	9305      	str	r3, [sp, #20]
 80061b2:	4619      	mov	r1, r3
 80061b4:	f04f 0c0a 	mov.w	ip, #10
 80061b8:	4620      	mov	r0, r4
 80061ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061be:	3a30      	subs	r2, #48	; 0x30
 80061c0:	2a09      	cmp	r2, #9
 80061c2:	d903      	bls.n	80061cc <_svfiprintf_r+0x1a8>
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d0c5      	beq.n	8006154 <_svfiprintf_r+0x130>
 80061c8:	9105      	str	r1, [sp, #20]
 80061ca:	e7c3      	b.n	8006154 <_svfiprintf_r+0x130>
 80061cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80061d0:	4604      	mov	r4, r0
 80061d2:	2301      	movs	r3, #1
 80061d4:	e7f0      	b.n	80061b8 <_svfiprintf_r+0x194>
 80061d6:	ab03      	add	r3, sp, #12
 80061d8:	9300      	str	r3, [sp, #0]
 80061da:	462a      	mov	r2, r5
 80061dc:	4b0f      	ldr	r3, [pc, #60]	; (800621c <_svfiprintf_r+0x1f8>)
 80061de:	a904      	add	r1, sp, #16
 80061e0:	4638      	mov	r0, r7
 80061e2:	f3af 8000 	nop.w
 80061e6:	1c42      	adds	r2, r0, #1
 80061e8:	4606      	mov	r6, r0
 80061ea:	d1d6      	bne.n	800619a <_svfiprintf_r+0x176>
 80061ec:	89ab      	ldrh	r3, [r5, #12]
 80061ee:	065b      	lsls	r3, r3, #25
 80061f0:	f53f af2c 	bmi.w	800604c <_svfiprintf_r+0x28>
 80061f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061f6:	b01d      	add	sp, #116	; 0x74
 80061f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061fc:	ab03      	add	r3, sp, #12
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	462a      	mov	r2, r5
 8006202:	4b06      	ldr	r3, [pc, #24]	; (800621c <_svfiprintf_r+0x1f8>)
 8006204:	a904      	add	r1, sp, #16
 8006206:	4638      	mov	r0, r7
 8006208:	f000 f87a 	bl	8006300 <_printf_i>
 800620c:	e7eb      	b.n	80061e6 <_svfiprintf_r+0x1c2>
 800620e:	bf00      	nop
 8006210:	0800b5a0 	.word	0x0800b5a0
 8006214:	0800b5aa 	.word	0x0800b5aa
 8006218:	00000000 	.word	0x00000000
 800621c:	08005f6d 	.word	0x08005f6d
 8006220:	0800b5a6 	.word	0x0800b5a6

08006224 <_printf_common>:
 8006224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006228:	4616      	mov	r6, r2
 800622a:	4699      	mov	r9, r3
 800622c:	688a      	ldr	r2, [r1, #8]
 800622e:	690b      	ldr	r3, [r1, #16]
 8006230:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006234:	4293      	cmp	r3, r2
 8006236:	bfb8      	it	lt
 8006238:	4613      	movlt	r3, r2
 800623a:	6033      	str	r3, [r6, #0]
 800623c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006240:	4607      	mov	r7, r0
 8006242:	460c      	mov	r4, r1
 8006244:	b10a      	cbz	r2, 800624a <_printf_common+0x26>
 8006246:	3301      	adds	r3, #1
 8006248:	6033      	str	r3, [r6, #0]
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	0699      	lsls	r1, r3, #26
 800624e:	bf42      	ittt	mi
 8006250:	6833      	ldrmi	r3, [r6, #0]
 8006252:	3302      	addmi	r3, #2
 8006254:	6033      	strmi	r3, [r6, #0]
 8006256:	6825      	ldr	r5, [r4, #0]
 8006258:	f015 0506 	ands.w	r5, r5, #6
 800625c:	d106      	bne.n	800626c <_printf_common+0x48>
 800625e:	f104 0a19 	add.w	sl, r4, #25
 8006262:	68e3      	ldr	r3, [r4, #12]
 8006264:	6832      	ldr	r2, [r6, #0]
 8006266:	1a9b      	subs	r3, r3, r2
 8006268:	42ab      	cmp	r3, r5
 800626a:	dc26      	bgt.n	80062ba <_printf_common+0x96>
 800626c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006270:	1e13      	subs	r3, r2, #0
 8006272:	6822      	ldr	r2, [r4, #0]
 8006274:	bf18      	it	ne
 8006276:	2301      	movne	r3, #1
 8006278:	0692      	lsls	r2, r2, #26
 800627a:	d42b      	bmi.n	80062d4 <_printf_common+0xb0>
 800627c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006280:	4649      	mov	r1, r9
 8006282:	4638      	mov	r0, r7
 8006284:	47c0      	blx	r8
 8006286:	3001      	adds	r0, #1
 8006288:	d01e      	beq.n	80062c8 <_printf_common+0xa4>
 800628a:	6823      	ldr	r3, [r4, #0]
 800628c:	68e5      	ldr	r5, [r4, #12]
 800628e:	6832      	ldr	r2, [r6, #0]
 8006290:	f003 0306 	and.w	r3, r3, #6
 8006294:	2b04      	cmp	r3, #4
 8006296:	bf08      	it	eq
 8006298:	1aad      	subeq	r5, r5, r2
 800629a:	68a3      	ldr	r3, [r4, #8]
 800629c:	6922      	ldr	r2, [r4, #16]
 800629e:	bf0c      	ite	eq
 80062a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062a4:	2500      	movne	r5, #0
 80062a6:	4293      	cmp	r3, r2
 80062a8:	bfc4      	itt	gt
 80062aa:	1a9b      	subgt	r3, r3, r2
 80062ac:	18ed      	addgt	r5, r5, r3
 80062ae:	2600      	movs	r6, #0
 80062b0:	341a      	adds	r4, #26
 80062b2:	42b5      	cmp	r5, r6
 80062b4:	d11a      	bne.n	80062ec <_printf_common+0xc8>
 80062b6:	2000      	movs	r0, #0
 80062b8:	e008      	b.n	80062cc <_printf_common+0xa8>
 80062ba:	2301      	movs	r3, #1
 80062bc:	4652      	mov	r2, sl
 80062be:	4649      	mov	r1, r9
 80062c0:	4638      	mov	r0, r7
 80062c2:	47c0      	blx	r8
 80062c4:	3001      	adds	r0, #1
 80062c6:	d103      	bne.n	80062d0 <_printf_common+0xac>
 80062c8:	f04f 30ff 	mov.w	r0, #4294967295
 80062cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d0:	3501      	adds	r5, #1
 80062d2:	e7c6      	b.n	8006262 <_printf_common+0x3e>
 80062d4:	18e1      	adds	r1, r4, r3
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	2030      	movs	r0, #48	; 0x30
 80062da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062de:	4422      	add	r2, r4
 80062e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062e8:	3302      	adds	r3, #2
 80062ea:	e7c7      	b.n	800627c <_printf_common+0x58>
 80062ec:	2301      	movs	r3, #1
 80062ee:	4622      	mov	r2, r4
 80062f0:	4649      	mov	r1, r9
 80062f2:	4638      	mov	r0, r7
 80062f4:	47c0      	blx	r8
 80062f6:	3001      	adds	r0, #1
 80062f8:	d0e6      	beq.n	80062c8 <_printf_common+0xa4>
 80062fa:	3601      	adds	r6, #1
 80062fc:	e7d9      	b.n	80062b2 <_printf_common+0x8e>
	...

08006300 <_printf_i>:
 8006300:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006304:	460c      	mov	r4, r1
 8006306:	4691      	mov	r9, r2
 8006308:	7e27      	ldrb	r7, [r4, #24]
 800630a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800630c:	2f78      	cmp	r7, #120	; 0x78
 800630e:	4680      	mov	r8, r0
 8006310:	469a      	mov	sl, r3
 8006312:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006316:	d807      	bhi.n	8006328 <_printf_i+0x28>
 8006318:	2f62      	cmp	r7, #98	; 0x62
 800631a:	d80a      	bhi.n	8006332 <_printf_i+0x32>
 800631c:	2f00      	cmp	r7, #0
 800631e:	f000 80d8 	beq.w	80064d2 <_printf_i+0x1d2>
 8006322:	2f58      	cmp	r7, #88	; 0x58
 8006324:	f000 80a3 	beq.w	800646e <_printf_i+0x16e>
 8006328:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800632c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006330:	e03a      	b.n	80063a8 <_printf_i+0xa8>
 8006332:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006336:	2b15      	cmp	r3, #21
 8006338:	d8f6      	bhi.n	8006328 <_printf_i+0x28>
 800633a:	a001      	add	r0, pc, #4	; (adr r0, 8006340 <_printf_i+0x40>)
 800633c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006340:	08006399 	.word	0x08006399
 8006344:	080063ad 	.word	0x080063ad
 8006348:	08006329 	.word	0x08006329
 800634c:	08006329 	.word	0x08006329
 8006350:	08006329 	.word	0x08006329
 8006354:	08006329 	.word	0x08006329
 8006358:	080063ad 	.word	0x080063ad
 800635c:	08006329 	.word	0x08006329
 8006360:	08006329 	.word	0x08006329
 8006364:	08006329 	.word	0x08006329
 8006368:	08006329 	.word	0x08006329
 800636c:	080064b9 	.word	0x080064b9
 8006370:	080063dd 	.word	0x080063dd
 8006374:	0800649b 	.word	0x0800649b
 8006378:	08006329 	.word	0x08006329
 800637c:	08006329 	.word	0x08006329
 8006380:	080064db 	.word	0x080064db
 8006384:	08006329 	.word	0x08006329
 8006388:	080063dd 	.word	0x080063dd
 800638c:	08006329 	.word	0x08006329
 8006390:	08006329 	.word	0x08006329
 8006394:	080064a3 	.word	0x080064a3
 8006398:	680b      	ldr	r3, [r1, #0]
 800639a:	1d1a      	adds	r2, r3, #4
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	600a      	str	r2, [r1, #0]
 80063a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80063a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063a8:	2301      	movs	r3, #1
 80063aa:	e0a3      	b.n	80064f4 <_printf_i+0x1f4>
 80063ac:	6825      	ldr	r5, [r4, #0]
 80063ae:	6808      	ldr	r0, [r1, #0]
 80063b0:	062e      	lsls	r6, r5, #24
 80063b2:	f100 0304 	add.w	r3, r0, #4
 80063b6:	d50a      	bpl.n	80063ce <_printf_i+0xce>
 80063b8:	6805      	ldr	r5, [r0, #0]
 80063ba:	600b      	str	r3, [r1, #0]
 80063bc:	2d00      	cmp	r5, #0
 80063be:	da03      	bge.n	80063c8 <_printf_i+0xc8>
 80063c0:	232d      	movs	r3, #45	; 0x2d
 80063c2:	426d      	negs	r5, r5
 80063c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063c8:	485e      	ldr	r0, [pc, #376]	; (8006544 <_printf_i+0x244>)
 80063ca:	230a      	movs	r3, #10
 80063cc:	e019      	b.n	8006402 <_printf_i+0x102>
 80063ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 80063d2:	6805      	ldr	r5, [r0, #0]
 80063d4:	600b      	str	r3, [r1, #0]
 80063d6:	bf18      	it	ne
 80063d8:	b22d      	sxthne	r5, r5
 80063da:	e7ef      	b.n	80063bc <_printf_i+0xbc>
 80063dc:	680b      	ldr	r3, [r1, #0]
 80063de:	6825      	ldr	r5, [r4, #0]
 80063e0:	1d18      	adds	r0, r3, #4
 80063e2:	6008      	str	r0, [r1, #0]
 80063e4:	0628      	lsls	r0, r5, #24
 80063e6:	d501      	bpl.n	80063ec <_printf_i+0xec>
 80063e8:	681d      	ldr	r5, [r3, #0]
 80063ea:	e002      	b.n	80063f2 <_printf_i+0xf2>
 80063ec:	0669      	lsls	r1, r5, #25
 80063ee:	d5fb      	bpl.n	80063e8 <_printf_i+0xe8>
 80063f0:	881d      	ldrh	r5, [r3, #0]
 80063f2:	4854      	ldr	r0, [pc, #336]	; (8006544 <_printf_i+0x244>)
 80063f4:	2f6f      	cmp	r7, #111	; 0x6f
 80063f6:	bf0c      	ite	eq
 80063f8:	2308      	moveq	r3, #8
 80063fa:	230a      	movne	r3, #10
 80063fc:	2100      	movs	r1, #0
 80063fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006402:	6866      	ldr	r6, [r4, #4]
 8006404:	60a6      	str	r6, [r4, #8]
 8006406:	2e00      	cmp	r6, #0
 8006408:	bfa2      	ittt	ge
 800640a:	6821      	ldrge	r1, [r4, #0]
 800640c:	f021 0104 	bicge.w	r1, r1, #4
 8006410:	6021      	strge	r1, [r4, #0]
 8006412:	b90d      	cbnz	r5, 8006418 <_printf_i+0x118>
 8006414:	2e00      	cmp	r6, #0
 8006416:	d04d      	beq.n	80064b4 <_printf_i+0x1b4>
 8006418:	4616      	mov	r6, r2
 800641a:	fbb5 f1f3 	udiv	r1, r5, r3
 800641e:	fb03 5711 	mls	r7, r3, r1, r5
 8006422:	5dc7      	ldrb	r7, [r0, r7]
 8006424:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006428:	462f      	mov	r7, r5
 800642a:	42bb      	cmp	r3, r7
 800642c:	460d      	mov	r5, r1
 800642e:	d9f4      	bls.n	800641a <_printf_i+0x11a>
 8006430:	2b08      	cmp	r3, #8
 8006432:	d10b      	bne.n	800644c <_printf_i+0x14c>
 8006434:	6823      	ldr	r3, [r4, #0]
 8006436:	07df      	lsls	r7, r3, #31
 8006438:	d508      	bpl.n	800644c <_printf_i+0x14c>
 800643a:	6923      	ldr	r3, [r4, #16]
 800643c:	6861      	ldr	r1, [r4, #4]
 800643e:	4299      	cmp	r1, r3
 8006440:	bfde      	ittt	le
 8006442:	2330      	movle	r3, #48	; 0x30
 8006444:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006448:	f106 36ff 	addle.w	r6, r6, #4294967295
 800644c:	1b92      	subs	r2, r2, r6
 800644e:	6122      	str	r2, [r4, #16]
 8006450:	f8cd a000 	str.w	sl, [sp]
 8006454:	464b      	mov	r3, r9
 8006456:	aa03      	add	r2, sp, #12
 8006458:	4621      	mov	r1, r4
 800645a:	4640      	mov	r0, r8
 800645c:	f7ff fee2 	bl	8006224 <_printf_common>
 8006460:	3001      	adds	r0, #1
 8006462:	d14c      	bne.n	80064fe <_printf_i+0x1fe>
 8006464:	f04f 30ff 	mov.w	r0, #4294967295
 8006468:	b004      	add	sp, #16
 800646a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800646e:	4835      	ldr	r0, [pc, #212]	; (8006544 <_printf_i+0x244>)
 8006470:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006474:	6823      	ldr	r3, [r4, #0]
 8006476:	680e      	ldr	r6, [r1, #0]
 8006478:	061f      	lsls	r7, r3, #24
 800647a:	f856 5b04 	ldr.w	r5, [r6], #4
 800647e:	600e      	str	r6, [r1, #0]
 8006480:	d514      	bpl.n	80064ac <_printf_i+0x1ac>
 8006482:	07d9      	lsls	r1, r3, #31
 8006484:	bf44      	itt	mi
 8006486:	f043 0320 	orrmi.w	r3, r3, #32
 800648a:	6023      	strmi	r3, [r4, #0]
 800648c:	b91d      	cbnz	r5, 8006496 <_printf_i+0x196>
 800648e:	6823      	ldr	r3, [r4, #0]
 8006490:	f023 0320 	bic.w	r3, r3, #32
 8006494:	6023      	str	r3, [r4, #0]
 8006496:	2310      	movs	r3, #16
 8006498:	e7b0      	b.n	80063fc <_printf_i+0xfc>
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	f043 0320 	orr.w	r3, r3, #32
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	2378      	movs	r3, #120	; 0x78
 80064a4:	4828      	ldr	r0, [pc, #160]	; (8006548 <_printf_i+0x248>)
 80064a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064aa:	e7e3      	b.n	8006474 <_printf_i+0x174>
 80064ac:	065e      	lsls	r6, r3, #25
 80064ae:	bf48      	it	mi
 80064b0:	b2ad      	uxthmi	r5, r5
 80064b2:	e7e6      	b.n	8006482 <_printf_i+0x182>
 80064b4:	4616      	mov	r6, r2
 80064b6:	e7bb      	b.n	8006430 <_printf_i+0x130>
 80064b8:	680b      	ldr	r3, [r1, #0]
 80064ba:	6826      	ldr	r6, [r4, #0]
 80064bc:	6960      	ldr	r0, [r4, #20]
 80064be:	1d1d      	adds	r5, r3, #4
 80064c0:	600d      	str	r5, [r1, #0]
 80064c2:	0635      	lsls	r5, r6, #24
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	d501      	bpl.n	80064cc <_printf_i+0x1cc>
 80064c8:	6018      	str	r0, [r3, #0]
 80064ca:	e002      	b.n	80064d2 <_printf_i+0x1d2>
 80064cc:	0671      	lsls	r1, r6, #25
 80064ce:	d5fb      	bpl.n	80064c8 <_printf_i+0x1c8>
 80064d0:	8018      	strh	r0, [r3, #0]
 80064d2:	2300      	movs	r3, #0
 80064d4:	6123      	str	r3, [r4, #16]
 80064d6:	4616      	mov	r6, r2
 80064d8:	e7ba      	b.n	8006450 <_printf_i+0x150>
 80064da:	680b      	ldr	r3, [r1, #0]
 80064dc:	1d1a      	adds	r2, r3, #4
 80064de:	600a      	str	r2, [r1, #0]
 80064e0:	681e      	ldr	r6, [r3, #0]
 80064e2:	6862      	ldr	r2, [r4, #4]
 80064e4:	2100      	movs	r1, #0
 80064e6:	4630      	mov	r0, r6
 80064e8:	f7f9 fe7a 	bl	80001e0 <memchr>
 80064ec:	b108      	cbz	r0, 80064f2 <_printf_i+0x1f2>
 80064ee:	1b80      	subs	r0, r0, r6
 80064f0:	6060      	str	r0, [r4, #4]
 80064f2:	6863      	ldr	r3, [r4, #4]
 80064f4:	6123      	str	r3, [r4, #16]
 80064f6:	2300      	movs	r3, #0
 80064f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064fc:	e7a8      	b.n	8006450 <_printf_i+0x150>
 80064fe:	6923      	ldr	r3, [r4, #16]
 8006500:	4632      	mov	r2, r6
 8006502:	4649      	mov	r1, r9
 8006504:	4640      	mov	r0, r8
 8006506:	47d0      	blx	sl
 8006508:	3001      	adds	r0, #1
 800650a:	d0ab      	beq.n	8006464 <_printf_i+0x164>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	079b      	lsls	r3, r3, #30
 8006510:	d413      	bmi.n	800653a <_printf_i+0x23a>
 8006512:	68e0      	ldr	r0, [r4, #12]
 8006514:	9b03      	ldr	r3, [sp, #12]
 8006516:	4298      	cmp	r0, r3
 8006518:	bfb8      	it	lt
 800651a:	4618      	movlt	r0, r3
 800651c:	e7a4      	b.n	8006468 <_printf_i+0x168>
 800651e:	2301      	movs	r3, #1
 8006520:	4632      	mov	r2, r6
 8006522:	4649      	mov	r1, r9
 8006524:	4640      	mov	r0, r8
 8006526:	47d0      	blx	sl
 8006528:	3001      	adds	r0, #1
 800652a:	d09b      	beq.n	8006464 <_printf_i+0x164>
 800652c:	3501      	adds	r5, #1
 800652e:	68e3      	ldr	r3, [r4, #12]
 8006530:	9903      	ldr	r1, [sp, #12]
 8006532:	1a5b      	subs	r3, r3, r1
 8006534:	42ab      	cmp	r3, r5
 8006536:	dcf2      	bgt.n	800651e <_printf_i+0x21e>
 8006538:	e7eb      	b.n	8006512 <_printf_i+0x212>
 800653a:	2500      	movs	r5, #0
 800653c:	f104 0619 	add.w	r6, r4, #25
 8006540:	e7f5      	b.n	800652e <_printf_i+0x22e>
 8006542:	bf00      	nop
 8006544:	0800b5b1 	.word	0x0800b5b1
 8006548:	0800b5c2 	.word	0x0800b5c2

0800654c <memcpy>:
 800654c:	440a      	add	r2, r1
 800654e:	4291      	cmp	r1, r2
 8006550:	f100 33ff 	add.w	r3, r0, #4294967295
 8006554:	d100      	bne.n	8006558 <memcpy+0xc>
 8006556:	4770      	bx	lr
 8006558:	b510      	push	{r4, lr}
 800655a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800655e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006562:	4291      	cmp	r1, r2
 8006564:	d1f9      	bne.n	800655a <memcpy+0xe>
 8006566:	bd10      	pop	{r4, pc}

08006568 <memmove>:
 8006568:	4288      	cmp	r0, r1
 800656a:	b510      	push	{r4, lr}
 800656c:	eb01 0402 	add.w	r4, r1, r2
 8006570:	d902      	bls.n	8006578 <memmove+0x10>
 8006572:	4284      	cmp	r4, r0
 8006574:	4623      	mov	r3, r4
 8006576:	d807      	bhi.n	8006588 <memmove+0x20>
 8006578:	1e43      	subs	r3, r0, #1
 800657a:	42a1      	cmp	r1, r4
 800657c:	d008      	beq.n	8006590 <memmove+0x28>
 800657e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006582:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006586:	e7f8      	b.n	800657a <memmove+0x12>
 8006588:	4402      	add	r2, r0
 800658a:	4601      	mov	r1, r0
 800658c:	428a      	cmp	r2, r1
 800658e:	d100      	bne.n	8006592 <memmove+0x2a>
 8006590:	bd10      	pop	{r4, pc}
 8006592:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006596:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800659a:	e7f7      	b.n	800658c <memmove+0x24>

0800659c <_free_r>:
 800659c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800659e:	2900      	cmp	r1, #0
 80065a0:	d048      	beq.n	8006634 <_free_r+0x98>
 80065a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065a6:	9001      	str	r0, [sp, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f1a1 0404 	sub.w	r4, r1, #4
 80065ae:	bfb8      	it	lt
 80065b0:	18e4      	addlt	r4, r4, r3
 80065b2:	f000 f8d3 	bl	800675c <__malloc_lock>
 80065b6:	4a20      	ldr	r2, [pc, #128]	; (8006638 <_free_r+0x9c>)
 80065b8:	9801      	ldr	r0, [sp, #4]
 80065ba:	6813      	ldr	r3, [r2, #0]
 80065bc:	4615      	mov	r5, r2
 80065be:	b933      	cbnz	r3, 80065ce <_free_r+0x32>
 80065c0:	6063      	str	r3, [r4, #4]
 80065c2:	6014      	str	r4, [r2, #0]
 80065c4:	b003      	add	sp, #12
 80065c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065ca:	f000 b8cd 	b.w	8006768 <__malloc_unlock>
 80065ce:	42a3      	cmp	r3, r4
 80065d0:	d90b      	bls.n	80065ea <_free_r+0x4e>
 80065d2:	6821      	ldr	r1, [r4, #0]
 80065d4:	1862      	adds	r2, r4, r1
 80065d6:	4293      	cmp	r3, r2
 80065d8:	bf04      	itt	eq
 80065da:	681a      	ldreq	r2, [r3, #0]
 80065dc:	685b      	ldreq	r3, [r3, #4]
 80065de:	6063      	str	r3, [r4, #4]
 80065e0:	bf04      	itt	eq
 80065e2:	1852      	addeq	r2, r2, r1
 80065e4:	6022      	streq	r2, [r4, #0]
 80065e6:	602c      	str	r4, [r5, #0]
 80065e8:	e7ec      	b.n	80065c4 <_free_r+0x28>
 80065ea:	461a      	mov	r2, r3
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	b10b      	cbz	r3, 80065f4 <_free_r+0x58>
 80065f0:	42a3      	cmp	r3, r4
 80065f2:	d9fa      	bls.n	80065ea <_free_r+0x4e>
 80065f4:	6811      	ldr	r1, [r2, #0]
 80065f6:	1855      	adds	r5, r2, r1
 80065f8:	42a5      	cmp	r5, r4
 80065fa:	d10b      	bne.n	8006614 <_free_r+0x78>
 80065fc:	6824      	ldr	r4, [r4, #0]
 80065fe:	4421      	add	r1, r4
 8006600:	1854      	adds	r4, r2, r1
 8006602:	42a3      	cmp	r3, r4
 8006604:	6011      	str	r1, [r2, #0]
 8006606:	d1dd      	bne.n	80065c4 <_free_r+0x28>
 8006608:	681c      	ldr	r4, [r3, #0]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	6053      	str	r3, [r2, #4]
 800660e:	4421      	add	r1, r4
 8006610:	6011      	str	r1, [r2, #0]
 8006612:	e7d7      	b.n	80065c4 <_free_r+0x28>
 8006614:	d902      	bls.n	800661c <_free_r+0x80>
 8006616:	230c      	movs	r3, #12
 8006618:	6003      	str	r3, [r0, #0]
 800661a:	e7d3      	b.n	80065c4 <_free_r+0x28>
 800661c:	6825      	ldr	r5, [r4, #0]
 800661e:	1961      	adds	r1, r4, r5
 8006620:	428b      	cmp	r3, r1
 8006622:	bf04      	itt	eq
 8006624:	6819      	ldreq	r1, [r3, #0]
 8006626:	685b      	ldreq	r3, [r3, #4]
 8006628:	6063      	str	r3, [r4, #4]
 800662a:	bf04      	itt	eq
 800662c:	1949      	addeq	r1, r1, r5
 800662e:	6021      	streq	r1, [r4, #0]
 8006630:	6054      	str	r4, [r2, #4]
 8006632:	e7c7      	b.n	80065c4 <_free_r+0x28>
 8006634:	b003      	add	sp, #12
 8006636:	bd30      	pop	{r4, r5, pc}
 8006638:	20000170 	.word	0x20000170

0800663c <_malloc_r>:
 800663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663e:	1ccd      	adds	r5, r1, #3
 8006640:	f025 0503 	bic.w	r5, r5, #3
 8006644:	3508      	adds	r5, #8
 8006646:	2d0c      	cmp	r5, #12
 8006648:	bf38      	it	cc
 800664a:	250c      	movcc	r5, #12
 800664c:	2d00      	cmp	r5, #0
 800664e:	4606      	mov	r6, r0
 8006650:	db01      	blt.n	8006656 <_malloc_r+0x1a>
 8006652:	42a9      	cmp	r1, r5
 8006654:	d903      	bls.n	800665e <_malloc_r+0x22>
 8006656:	230c      	movs	r3, #12
 8006658:	6033      	str	r3, [r6, #0]
 800665a:	2000      	movs	r0, #0
 800665c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800665e:	f000 f87d 	bl	800675c <__malloc_lock>
 8006662:	4921      	ldr	r1, [pc, #132]	; (80066e8 <_malloc_r+0xac>)
 8006664:	680a      	ldr	r2, [r1, #0]
 8006666:	4614      	mov	r4, r2
 8006668:	b99c      	cbnz	r4, 8006692 <_malloc_r+0x56>
 800666a:	4f20      	ldr	r7, [pc, #128]	; (80066ec <_malloc_r+0xb0>)
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	b923      	cbnz	r3, 800667a <_malloc_r+0x3e>
 8006670:	4621      	mov	r1, r4
 8006672:	4630      	mov	r0, r6
 8006674:	f000 f862 	bl	800673c <_sbrk_r>
 8006678:	6038      	str	r0, [r7, #0]
 800667a:	4629      	mov	r1, r5
 800667c:	4630      	mov	r0, r6
 800667e:	f000 f85d 	bl	800673c <_sbrk_r>
 8006682:	1c43      	adds	r3, r0, #1
 8006684:	d123      	bne.n	80066ce <_malloc_r+0x92>
 8006686:	230c      	movs	r3, #12
 8006688:	6033      	str	r3, [r6, #0]
 800668a:	4630      	mov	r0, r6
 800668c:	f000 f86c 	bl	8006768 <__malloc_unlock>
 8006690:	e7e3      	b.n	800665a <_malloc_r+0x1e>
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	1b5b      	subs	r3, r3, r5
 8006696:	d417      	bmi.n	80066c8 <_malloc_r+0x8c>
 8006698:	2b0b      	cmp	r3, #11
 800669a:	d903      	bls.n	80066a4 <_malloc_r+0x68>
 800669c:	6023      	str	r3, [r4, #0]
 800669e:	441c      	add	r4, r3
 80066a0:	6025      	str	r5, [r4, #0]
 80066a2:	e004      	b.n	80066ae <_malloc_r+0x72>
 80066a4:	6863      	ldr	r3, [r4, #4]
 80066a6:	42a2      	cmp	r2, r4
 80066a8:	bf0c      	ite	eq
 80066aa:	600b      	streq	r3, [r1, #0]
 80066ac:	6053      	strne	r3, [r2, #4]
 80066ae:	4630      	mov	r0, r6
 80066b0:	f000 f85a 	bl	8006768 <__malloc_unlock>
 80066b4:	f104 000b 	add.w	r0, r4, #11
 80066b8:	1d23      	adds	r3, r4, #4
 80066ba:	f020 0007 	bic.w	r0, r0, #7
 80066be:	1ac2      	subs	r2, r0, r3
 80066c0:	d0cc      	beq.n	800665c <_malloc_r+0x20>
 80066c2:	1a1b      	subs	r3, r3, r0
 80066c4:	50a3      	str	r3, [r4, r2]
 80066c6:	e7c9      	b.n	800665c <_malloc_r+0x20>
 80066c8:	4622      	mov	r2, r4
 80066ca:	6864      	ldr	r4, [r4, #4]
 80066cc:	e7cc      	b.n	8006668 <_malloc_r+0x2c>
 80066ce:	1cc4      	adds	r4, r0, #3
 80066d0:	f024 0403 	bic.w	r4, r4, #3
 80066d4:	42a0      	cmp	r0, r4
 80066d6:	d0e3      	beq.n	80066a0 <_malloc_r+0x64>
 80066d8:	1a21      	subs	r1, r4, r0
 80066da:	4630      	mov	r0, r6
 80066dc:	f000 f82e 	bl	800673c <_sbrk_r>
 80066e0:	3001      	adds	r0, #1
 80066e2:	d1dd      	bne.n	80066a0 <_malloc_r+0x64>
 80066e4:	e7cf      	b.n	8006686 <_malloc_r+0x4a>
 80066e6:	bf00      	nop
 80066e8:	20000170 	.word	0x20000170
 80066ec:	20000174 	.word	0x20000174

080066f0 <_realloc_r>:
 80066f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066f2:	4607      	mov	r7, r0
 80066f4:	4614      	mov	r4, r2
 80066f6:	460e      	mov	r6, r1
 80066f8:	b921      	cbnz	r1, 8006704 <_realloc_r+0x14>
 80066fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80066fe:	4611      	mov	r1, r2
 8006700:	f7ff bf9c 	b.w	800663c <_malloc_r>
 8006704:	b922      	cbnz	r2, 8006710 <_realloc_r+0x20>
 8006706:	f7ff ff49 	bl	800659c <_free_r>
 800670a:	4625      	mov	r5, r4
 800670c:	4628      	mov	r0, r5
 800670e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006710:	f000 f830 	bl	8006774 <_malloc_usable_size_r>
 8006714:	42a0      	cmp	r0, r4
 8006716:	d20f      	bcs.n	8006738 <_realloc_r+0x48>
 8006718:	4621      	mov	r1, r4
 800671a:	4638      	mov	r0, r7
 800671c:	f7ff ff8e 	bl	800663c <_malloc_r>
 8006720:	4605      	mov	r5, r0
 8006722:	2800      	cmp	r0, #0
 8006724:	d0f2      	beq.n	800670c <_realloc_r+0x1c>
 8006726:	4631      	mov	r1, r6
 8006728:	4622      	mov	r2, r4
 800672a:	f7ff ff0f 	bl	800654c <memcpy>
 800672e:	4631      	mov	r1, r6
 8006730:	4638      	mov	r0, r7
 8006732:	f7ff ff33 	bl	800659c <_free_r>
 8006736:	e7e9      	b.n	800670c <_realloc_r+0x1c>
 8006738:	4635      	mov	r5, r6
 800673a:	e7e7      	b.n	800670c <_realloc_r+0x1c>

0800673c <_sbrk_r>:
 800673c:	b538      	push	{r3, r4, r5, lr}
 800673e:	4d06      	ldr	r5, [pc, #24]	; (8006758 <_sbrk_r+0x1c>)
 8006740:	2300      	movs	r3, #0
 8006742:	4604      	mov	r4, r0
 8006744:	4608      	mov	r0, r1
 8006746:	602b      	str	r3, [r5, #0]
 8006748:	f7fb fa0a 	bl	8001b60 <_sbrk>
 800674c:	1c43      	adds	r3, r0, #1
 800674e:	d102      	bne.n	8006756 <_sbrk_r+0x1a>
 8006750:	682b      	ldr	r3, [r5, #0]
 8006752:	b103      	cbz	r3, 8006756 <_sbrk_r+0x1a>
 8006754:	6023      	str	r3, [r4, #0]
 8006756:	bd38      	pop	{r3, r4, r5, pc}
 8006758:	200002bc 	.word	0x200002bc

0800675c <__malloc_lock>:
 800675c:	4801      	ldr	r0, [pc, #4]	; (8006764 <__malloc_lock+0x8>)
 800675e:	f000 b811 	b.w	8006784 <__retarget_lock_acquire_recursive>
 8006762:	bf00      	nop
 8006764:	200002c4 	.word	0x200002c4

08006768 <__malloc_unlock>:
 8006768:	4801      	ldr	r0, [pc, #4]	; (8006770 <__malloc_unlock+0x8>)
 800676a:	f000 b80c 	b.w	8006786 <__retarget_lock_release_recursive>
 800676e:	bf00      	nop
 8006770:	200002c4 	.word	0x200002c4

08006774 <_malloc_usable_size_r>:
 8006774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006778:	1f18      	subs	r0, r3, #4
 800677a:	2b00      	cmp	r3, #0
 800677c:	bfbc      	itt	lt
 800677e:	580b      	ldrlt	r3, [r1, r0]
 8006780:	18c0      	addlt	r0, r0, r3
 8006782:	4770      	bx	lr

08006784 <__retarget_lock_acquire_recursive>:
 8006784:	4770      	bx	lr

08006786 <__retarget_lock_release_recursive>:
 8006786:	4770      	bx	lr

08006788 <_init>:
 8006788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800678a:	bf00      	nop
 800678c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800678e:	bc08      	pop	{r3}
 8006790:	469e      	mov	lr, r3
 8006792:	4770      	bx	lr

08006794 <_fini>:
 8006794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006796:	bf00      	nop
 8006798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800679a:	bc08      	pop	{r3}
 800679c:	469e      	mov	lr, r3
 800679e:	4770      	bx	lr
