// Seed: 69106136
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    output supply1 id_3,
    input wor id_4,
    input tri id_5
    , id_26,
    output uwire id_6,
    input wor id_7,
    output wire id_8,
    input supply0 id_9,
    output wor id_10,
    output tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input wand id_18,
    input tri0 id_19,
    input wand id_20,
    output wire id_21,
    input wor id_22,
    output tri0 id_23,
    output supply1 id_24
);
  assign id_12 = 1;
  wire id_27;
  assign id_11 = 1;
  assign id_21 = id_20;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output tri id_2,
    output tri0 id_3,
    output wire id_4,
    input wor void id_5,
    output wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wand id_9,
    input uwire id_10,
    output wand id_11,
    output supply0 id_12,
    input tri1 id_13,
    input wire id_14,
    output wor id_15,
    input wire id_16,
    input tri1 id_17
    , id_27,
    output tri0 id_18,
    output supply1 id_19,
    input wand id_20,
    input tri1 id_21,
    input tri id_22,
    input uwire id_23,
    input wand id_24,
    input uwire id_25
);
  wire id_28;
  wand id_29, id_30;
  tri1 id_31, id_32 = id_23 && id_1;
  always assert (id_1) id_29 = 1;
  wire id_33, id_34;
  module_0(
      id_22,
      id_30,
      id_29,
      id_12,
      id_22,
      id_30,
      id_30,
      id_23,
      id_15,
      id_17,
      id_8,
      id_12,
      id_18,
      id_3,
      id_10,
      id_5,
      id_30,
      id_0,
      id_0,
      id_25,
      id_7,
      id_15,
      id_25,
      id_29,
      id_19
  );
  wire id_35;
  wire id_36, id_37, id_38;
  assign id_29 = id_23;
  assign id_19 = id_16;
  wire id_39 = -1;
  assign id_11 = 1'b0;
endmodule
