// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "06/18/2018 17:39:53"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module loop_back_verilog (
	\tx_out[0](n) ,
	\tx_out[1](n) ,
	\rx_in[0](n) ,
	\rx_in[1](n) ,
	pll_areset_n,
	tx_inclock,
	tx_out,
	tx_outclock,
	tx_align_done,
	rx_in,
	rx_inclock,
	rx_align_done,
	rx_out_out);
output 	\tx_out[0](n) ;
output 	\tx_out[1](n) ;
input 	\rx_in[0](n) ;
input 	\rx_in[1](n) ;
input 	pll_areset_n;
input 	tx_inclock;
output 	[1:0] tx_out;
output 	tx_outclock;
input 	tx_align_done;
input 	[1:0] rx_in;
input 	rx_inclock;
output 	rx_align_done;
output 	[7:0] rx_out_out;

// Design Ports Information
// tx_out[0]	=>  Location: PIN_N15,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// tx_out[1]	=>  Location: PIN_R16,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// tx_outclock	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_align_done	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out_out[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out_out[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out_out[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out_out[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out_out[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out_out[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out_out[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out_out[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_in[0]	=>  Location: PIN_G15,	 I/O Standard: LVDS,	 Current Strength: Default
// pll_areset_n	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_in[1]	=>  Location: PIN_C15,	 I/O Standard: LVDS,	 Current Strength: Default
// rx_inclock	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_inclock	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_align_done	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_out[0](n)	=>  Location: PIN_N16,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// tx_out[1](n)	=>  Location: PIN_P16,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// rx_in[0](n)	=>  Location: PIN_G16,	 I/O Standard: LVDS,	 Current Strength: Default
// rx_in[1](n)	=>  Location: PIN_C16,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("loop_back_verilog_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \pll_areset_n~input_o ;
wire \tx_inclock~input_o ;
wire \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|fast_clock ;
wire \tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ;
wire \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ;
wire \tx_inclock~inputclkctrl_outclk ;
wire \fifo_tx|head[2]~feeder_combout ;
wire \fifo_tx|head[1]~_wirecell_combout ;
wire \fifo_tx|tail~0_combout ;
wire \fifo_tx|Selector8~0_combout ;
wire \fifo_tx|hasodata~q ;
wire \next_state_tx~17_combout ;
wire \next_state_tx.t4~q ;
wire \state_tx~24_combout ;
wire \state_tx.t4~q ;
wire \next_state_tx~14_combout ;
wire \next_state_tx.t5~q ;
wire \state_tx~21_combout ;
wire \state_tx.t5~q ;
wire \next_state_tx~15_combout ;
wire \next_state_tx.t6~q ;
wire \state_tx~22_combout ;
wire \state_tx.t6~q ;
wire \tx_align_done~input_o ;
wire \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_locked ;
wire \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~q ;
wire \next_state_tx~16_combout ;
wire \next_state_tx.t0~q ;
wire \state_tx~23_combout ;
wire \state_tx.t0~q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \next_state_tx.t1~q ;
wire \state_tx~19_combout ;
wire \state_tx.t1~q ;
wire \next_state_tx~13_combout ;
wire \next_state_tx.t2~q ;
wire \state_tx~20_combout ;
wire \state_tx.t2~q ;
wire \next_state_tx~18_combout ;
wire \next_state_tx.t3~q ;
wire \state_tx~25_combout ;
wire \state_tx.t3~q ;
wire \Selector1~2_combout ;
wire \deq_tx~q ;
wire \fifo_tx|tail[0]~1_combout ;
wire \fifo_tx|tail[0]~2_combout ;
wire \fifo_tx|tail~3_combout ;
wire \fifo_tx|tail~4_combout ;
wire \fifo_tx|Selector7~3_combout ;
wire \fifo_tx|Selector7~2_combout ;
wire \fifo_tx|Selector7~4_combout ;
wire \fifo_tx|Selector7~5_combout ;
wire \fifo_tx|not_ring_full~q ;
wire \fifo_tx|Selector6~0_combout ;
wire \fifo_tx|ring_empty~q ;
wire \fifo_tx|head[0]~1_combout ;
wire \fifo_tx|head~2_combout ;
wire \fifo_tx|head~3_combout ;
wire \fifo_tx|head~0_combout ;
wire \fifo_tx|Selector9~0_combout ;
wire \fifo_tx|D_OUT[2]~0_combout ;
wire \WideOr2~combout ;
wire \Selector24~0_combout ;
wire \Selector32~0_combout ;
wire \Selector8~0_combout ;
wire \Selector16~0_combout ;
wire \Selector8~1_combout ;
wire \Selector8~2_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~0_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ;
wire \tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ;
wire \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~1_combout ;
wire \Selector30~0_combout ;
wire \Selector22~0_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~0_combout ;
wire \tx_in~1_combout ;
wire \fifo_tx|Selector34~0_combout ;
wire \fifo_tx|Selector34~1_combout ;
wire \sub_3_tx~0_combout ;
wire \sub_1_tx[1]~feeder_combout ;
wire \sub_1_tx[4]~0_combout ;
wire \tx_in~3_combout ;
wire \tx_in~4_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~1_combout ;
wire \Selector29~0_combout ;
wire \Selector5~0_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~0_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \sub_3_tx~1_combout ;
wire \Selector4~2_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~1_combout ;
wire \sub_1_tx[6]~feeder_combout ;
wire \tx_in~0_combout ;
wire \tx_in~2_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~0_combout ;
wire \Selector9~0_combout ;
wire \Selector1~1_combout ;
wire \Selector17~0_combout ;
wire \Selector25~0_combout ;
wire \Selector1~0_combout ;
wire \Selector1~3_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7]~feeder_combout ;
wire \Selector27~0_combout ;
wire \Selector19~0_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~1_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~0_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0]~feeder_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|dffe22~0_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|dffe22~q ;
wire \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~1_combout ;
wire \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~0_combout ;
wire \rx_inclock~input_o ;
wire \rx_inclock~inputclkctrl_outclk ;
wire \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_fbout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ;
wire \rx1|ALTLVDS_RX_component|auto_generated|fast_clock ;
wire \rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ;
wire \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ;
wire \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~q ;
wire \next_state_rx~17_combout ;
wire \next_state_rx.t0~q ;
wire \state_rx~28_combout ;
wire \state_rx.t0~q ;
wire \rx_in[1]~input_o ;
wire \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]~0_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout ;
wire \rx_in[0]~input_o ;
wire \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]~0_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ;
wire \Equal2~0_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]~0_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout ;
wire \Equal0~0_combout ;
wire \Selector35~0_combout ;
wire \next_state_rx.t3~q ;
wire \state_rx~23_combout ;
wire \state_rx.t3~q ;
wire \Selector36~0_combout ;
wire \next_state_rx.t4~q ;
wire \state_rx~24_combout ;
wire \state_rx.t4~q ;
wire \next_state_rx~15_combout ;
wire \next_state_rx.t5~q ;
wire \state_rx~25_combout ;
wire \state_rx.t5~q ;
wire \next_state_rx~16_combout ;
wire \next_state_rx.t6~q ;
wire \state_rx~26_combout ;
wire \state_rx.t6~q ;
wire \next_state_rx~14_combout ;
wire \next_state_rx.t7~q ;
wire \state_rx~22_combout ;
wire \state_rx.t7~q ;
wire \Selector33~0_combout ;
wire \Selector33~1_combout ;
wire \next_state_rx.t1~q ;
wire \state_rx~27_combout ;
wire \state_rx.t1~q ;
wire \Selector40~0_combout ;
wire \Selector39~0_combout ;
wire \Selector39~1_combout ;
wire \Selector34~0_combout ;
wire \Selector38~0_combout ;
wire \Selector38~1_combout ;
wire \rx_data_align~feeder_combout ;
wire \rx_data_align~q ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ;
wire \rx1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ;
wire \rx1|ALTLVDS_RX_component|auto_generated|bitslip~combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]~0_combout ;
wire \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder_combout ;
wire \Equal0~1_combout ;
wire \Selector34~1_combout ;
wire \next_state_rx.t2~q ;
wire \state_rx~21_combout ;
wire \state_rx.t2~q ;
wire \Selector41~0_combout ;
wire \Selector37~0_combout ;
wire \Selector37~1_combout ;
wire \WideOr13~0_combout ;
wire \Selector37~2_combout ;
wire \align_done~q ;
wire \fifo_rx|head~2_combout ;
wire \fifo_rx|tail~3_combout ;
wire \WideOr10~combout ;
wire \Selector42~0_combout ;
wire \fifo_rx|Selector7~0_combout ;
wire \fifo_rx|Selector7~2_combout ;
wire \fifo_rx|Selector7~1_combout ;
wire \fifo_rx|Selector7~3_combout ;
wire \fifo_rx|Selector7~4_combout ;
wire \fifo_rx|not_ring_full~q ;
wire \enq_rx~0_combout ;
wire \~GND~combout ;
wire \enq_rx~q ;
wire \fifo_rx|Selector8~0_combout ;
wire \fifo_rx|hasodata~q ;
wire \deq_rx~0_combout ;
wire \deq_rx~q ;
wire \fifo_rx|tail[0]~1_combout ;
wire \fifo_rx|tail[0]~2_combout ;
wire \fifo_rx|tail~4_combout ;
wire \fifo_rx|tail~0_combout ;
wire \fifo_rx|Selector6~1_combout ;
wire \fifo_rx|Selector6~2_combout ;
wire \fifo_rx|Selector6~3_combout ;
wire \fifo_rx|always2~2_combout ;
wire \fifo_rx|Selector6~0_combout ;
wire \fifo_rx|Selector6~4_combout ;
wire \fifo_rx|ring_empty~q ;
wire \fifo_rx|head[2]~1_combout ;
wire \fifo_rx|head~3_combout ;
wire \fifo_rx|head~0_combout ;
wire \Selector49~0_combout ;
wire \Selector73~0_combout ;
wire \fifo_rx|arr~48feeder_combout ;
wire \fifo_rx|D_OUT[31]~8_combout ;
wire \fifo_rx|arr~88_combout ;
wire \fifo_rx|arr~93_combout ;
wire \fifo_rx|arr~48_q ;
wire \fifo_rx|arr~94_combout ;
wire \fifo_rx|arr~32_q ;
wire \fifo_rx|arr~58_combout ;
wire \fifo_rx|always2~3_combout ;
wire \fifo_rx|arr~95_combout ;
wire \fifo_rx|arr~40_q ;
wire \fifo_rx|arr~59_combout ;
wire \fifo_rx|arr~90_combout ;
wire \fifo_rx|arr~8_q ;
wire \fifo_rx|arr~91_combout ;
wire \fifo_rx|arr~0_q ;
wire \fifo_rx|arr~56_combout ;
wire \fifo_rx|arr~89_combout ;
wire \fifo_rx|arr~16_q ;
wire \fifo_rx|arr~92_combout ;
wire \fifo_rx|arr~24_q ;
wire \fifo_rx|arr~57_combout ;
wire \fifo_rx|D_OUT[24]~0_combout ;
wire \fifo_rx|D_OUT[31]~9_combout ;
wire \Selector48~0_combout ;
wire \Selector72~0_combout ;
wire \fifo_rx|arr~25feeder_combout ;
wire \fifo_rx|arr~25_q ;
wire \fifo_rx|arr~1_q ;
wire \fifo_rx|arr~17feeder_combout ;
wire \fifo_rx|arr~17_q ;
wire \fifo_rx|arr~60_combout ;
wire \fifo_rx|arr~9_q ;
wire \fifo_rx|arr~61_combout ;
wire \fifo_rx|arr~49feeder_combout ;
wire \fifo_rx|arr~49_q ;
wire \fifo_rx|arr~33_q ;
wire \fifo_rx|arr~62_combout ;
wire \fifo_rx|arr~41_q ;
wire \fifo_rx|arr~63_combout ;
wire \fifo_rx|D_OUT[25]~1_combout ;
wire \Selector47~0_combout ;
wire \Selector71~0_combout ;
wire \fifo_rx|arr~26_q ;
wire \fifo_rx|arr~18_q ;
wire \fifo_rx|arr~10_q ;
wire \fifo_rx|arr~2_q ;
wire \fifo_rx|arr~64_combout ;
wire \fifo_rx|arr~65_combout ;
wire \fifo_rx|arr~50feeder_combout ;
wire \fifo_rx|arr~50_q ;
wire \fifo_rx|arr~34_q ;
wire \fifo_rx|arr~66_combout ;
wire \fifo_rx|arr~42_q ;
wire \fifo_rx|arr~67_combout ;
wire \fifo_rx|D_OUT[26]~2_combout ;
wire \Selector46~0_combout ;
wire \Selector70~0_combout ;
wire \fifo_rx|arr~19_q ;
wire \fifo_rx|arr~3_q ;
wire \fifo_rx|arr~68_combout ;
wire \fifo_rx|arr~27_q ;
wire \fifo_rx|arr~11_q ;
wire \fifo_rx|arr~69_combout ;
wire \fifo_rx|arr~51feeder_combout ;
wire \fifo_rx|arr~51_q ;
wire \fifo_rx|arr~35_q ;
wire \fifo_rx|arr~70_combout ;
wire \fifo_rx|arr~43_q ;
wire \fifo_rx|arr~71_combout ;
wire \fifo_rx|D_OUT[27]~3_combout ;
wire \Selector45~0_combout ;
wire \Selector69~0_combout ;
wire \fifo_rx|arr~28feeder_combout ;
wire \fifo_rx|arr~28_q ;
wire \fifo_rx|arr~20_q ;
wire \fifo_rx|arr~12_q ;
wire \fifo_rx|arr~4_q ;
wire \fifo_rx|arr~72_combout ;
wire \fifo_rx|arr~73_combout ;
wire \fifo_rx|arr~52_q ;
wire \fifo_rx|arr~36_q ;
wire \fifo_rx|arr~74_combout ;
wire \fifo_rx|arr~44_q ;
wire \fifo_rx|arr~75_combout ;
wire \fifo_rx|D_OUT[28]~4_combout ;
wire \Selector44~0_combout ;
wire \Selector68~0_combout ;
wire \fifo_rx|arr~21_q ;
wire \fifo_rx|arr~5_q ;
wire \fifo_rx|arr~76_combout ;
wire \fifo_rx|arr~29_q ;
wire \fifo_rx|arr~13_q ;
wire \fifo_rx|arr~77_combout ;
wire \fifo_rx|arr~37_q ;
wire \fifo_rx|arr~53_q ;
wire \fifo_rx|arr~78_combout ;
wire \fifo_rx|arr~45_q ;
wire \fifo_rx|arr~79_combout ;
wire \fifo_rx|D_OUT[29]~5_combout ;
wire \Selector43~0_combout ;
wire \Selector67~0_combout ;
wire \fifo_rx|arr~14_q ;
wire \fifo_rx|arr~6_q ;
wire \fifo_rx|arr~80_combout ;
wire \fifo_rx|arr~22_q ;
wire \fifo_rx|arr~30feeder_combout ;
wire \fifo_rx|arr~30_q ;
wire \fifo_rx|arr~81_combout ;
wire \fifo_rx|arr~54_q ;
wire \fifo_rx|arr~38_q ;
wire \fifo_rx|arr~82_combout ;
wire \fifo_rx|arr~46_q ;
wire \fifo_rx|arr~83_combout ;
wire \fifo_rx|D_OUT[30]~6_combout ;
wire \Selector66~0_combout ;
wire \fifo_rx|arr~55feeder_combout ;
wire \fifo_rx|arr~55_q ;
wire \fifo_rx|arr~39_q ;
wire \fifo_rx|arr~86_combout ;
wire \fifo_rx|arr~47_q ;
wire \fifo_rx|arr~87_combout ;
wire \fifo_rx|arr~23feeder_combout ;
wire \fifo_rx|arr~23_q ;
wire \fifo_rx|arr~7_q ;
wire \fifo_rx|arr~84_combout ;
wire \fifo_rx|arr~15_q ;
wire \fifo_rx|arr~31feeder_combout ;
wire \fifo_rx|arr~31_q ;
wire \fifo_rx|arr~85_combout ;
wire \fifo_rx|D_OUT[31]~7_combout ;
wire [2:0] \fifo_tx|tail ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a ;
wire [0:0] \rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a ;
wire [0:0] \rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit ;
wire [0:0] \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout ;
wire [0:0] \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|cntr13|wire_counter_comb_bita_0combout ;
wire [2:0] \fifo_tx|head ;
wire [7:0] sub_0_rx;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe7a ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a ;
wire [1:0] \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout ;
wire [7:0] sub_3_tx;
wire [4:0] \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk ;
wire [7:0] sub_1_tx;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe8a ;
wire [0:0] \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|outclock_ddio|wire_ddio_outa_dataout ;
wire [2:0] count;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg ;
wire [2:0] \fifo_rx|tail ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe5a ;
wire [4:0] \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk ;
wire [1:0] \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg ;
wire [7:0] tx_in;
wire [7:0] sub_2_tx;
wire [7:0] \tx1|ALTLVDS_TX_component|auto_generated|tx_reg ;
wire [31:0] \fifo_rx|D_OUT ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe4a ;
wire [31:0] d_in_rx;
wire [31:0] \fifo_tx|D_OUT ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe14a ;
wire [1:0] \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg ;
wire [1:0] \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg ;
wire [1:0] \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg ;
wire [3:0] \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe6a ;
wire [2:0] \fifo_rx|head ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe3a ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe18a ;
wire [7:0] \rx1|ALTLVDS_RX_component|auto_generated|rx_reg ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_reg_bit ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg ;
wire [0:0] \tx1|ALTLVDS_TX_component|auto_generated|dffe16a ;
wire [1:0] \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a ;

wire [4:0] \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus ;
wire [4:0] \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus ;

assign \rx1|ALTLVDS_RX_component|auto_generated|fast_clock  = \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [0];
assign \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [1] = \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [1];
assign \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [2] = \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [2];
assign \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [3] = \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [3];
assign \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [4] = \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [4];

assign \tx1|ALTLVDS_TX_component|auto_generated|fast_clock  = \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [0];
assign \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [1] = \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [1];
assign \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [2] = \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [2];
assign \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [3] = \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [3];
assign \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [4] = \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [4];

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \tx_out[0]~output (
	.i(\tx1|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_out[0]),
	.obar(\tx_out[0](n) ));
// synopsys translate_off
defparam \tx_out[0]~output .bus_hold = "false";
defparam \tx_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \tx_out[1]~output (
	.i(\tx1|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_out[1]),
	.obar(\tx_out[1](n) ));
// synopsys translate_off
defparam \tx_out[1]~output .bus_hold = "false";
defparam \tx_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \tx_outclock~output (
	.i(\tx1|ALTLVDS_TX_component|auto_generated|outclock_ddio|wire_ddio_outa_dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_outclock),
	.obar());
// synopsys translate_off
defparam \tx_outclock~output .bus_hold = "false";
defparam \tx_outclock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \rx_align_done~output (
	.i(\align_done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_align_done),
	.obar());
// synopsys translate_off
defparam \rx_align_done~output .bus_hold = "false";
defparam \rx_align_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \rx_out_out[0]~output (
	.i(\fifo_rx|D_OUT [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out_out[0]),
	.obar());
// synopsys translate_off
defparam \rx_out_out[0]~output .bus_hold = "false";
defparam \rx_out_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \rx_out_out[1]~output (
	.i(\fifo_rx|D_OUT [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out_out[1]),
	.obar());
// synopsys translate_off
defparam \rx_out_out[1]~output .bus_hold = "false";
defparam \rx_out_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \rx_out_out[2]~output (
	.i(\fifo_rx|D_OUT [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out_out[2]),
	.obar());
// synopsys translate_off
defparam \rx_out_out[2]~output .bus_hold = "false";
defparam \rx_out_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \rx_out_out[3]~output (
	.i(\fifo_rx|D_OUT [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out_out[3]),
	.obar());
// synopsys translate_off
defparam \rx_out_out[3]~output .bus_hold = "false";
defparam \rx_out_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \rx_out_out[4]~output (
	.i(\fifo_rx|D_OUT [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out_out[4]),
	.obar());
// synopsys translate_off
defparam \rx_out_out[4]~output .bus_hold = "false";
defparam \rx_out_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \rx_out_out[5]~output (
	.i(\fifo_rx|D_OUT [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out_out[5]),
	.obar());
// synopsys translate_off
defparam \rx_out_out[5]~output .bus_hold = "false";
defparam \rx_out_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \rx_out_out[6]~output (
	.i(\fifo_rx|D_OUT [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out_out[6]),
	.obar());
// synopsys translate_off
defparam \rx_out_out[6]~output .bus_hold = "false";
defparam \rx_out_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \rx_out_out[7]~output (
	.i(\fifo_rx|D_OUT [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out_out[7]),
	.obar());
// synopsys translate_off
defparam \rx_out_out[7]~output .bus_hold = "false";
defparam \rx_out_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \pll_areset_n~input (
	.i(pll_areset_n),
	.ibar(gnd),
	.o(\pll_areset_n~input_o ));
// synopsys translate_off
defparam \pll_areset_n~input .bus_hold = "false";
defparam \pll_areset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \tx_inclock~input (
	.i(tx_inclock),
	.ibar(gnd),
	.o(\tx_inclock~input_o ));
// synopsys translate_off
defparam \tx_inclock~input .bus_hold = "false";
defparam \tx_inclock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll (
	.areset(!\pll_areset_n~input_o ),
	.pfdena(vcc),
	.fbin(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\tx_inclock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ),
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .auto_settings = "false";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .bandwidth_type = "medium";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_high = 3;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_initial = 1;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_low = 3;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_mode = "even";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_ph = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_high = 6;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_initial = 1;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_low = 6;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_mode = "even";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_ph = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_use_casc_in = "off";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_high = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_initial = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_low = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_mode = "bypass";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_ph = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_use_casc_in = "off";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_high = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_initial = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_low = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_mode = "bypass";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_ph = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_use_casc_in = "off";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_high = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_initial = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_low = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_mode = "bypass";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_ph = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_use_casc_in = "off";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .charge_pump_current_bits = 1;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_counter = "c0";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_divide_by = 1;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_duty_cycle = 50;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_multiply_by = 2;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_phase_shift = "-2500";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_counter = "c1";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_divide_by = 1;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_duty_cycle = 50;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_multiply_by = 1;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_phase_shift = "-2500";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_counter = "unused";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_divide_by = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_duty_cycle = 50;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_multiply_by = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_phase_shift = "0";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_counter = "unused";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_divide_by = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_duty_cycle = 50;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_multiply_by = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_phase_shift = "0";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_counter = "unused";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_divide_by = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_duty_cycle = 50;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_multiply_by = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_phase_shift = "0";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .compensate_clock = "clock0";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .inclk0_input_frequency = 20000;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .inclk1_input_frequency = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .loop_filter_c_bits = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .loop_filter_r_bits = 27;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m = 12;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m_initial = 2;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m_ph = 4;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .n = 1;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .operation_mode = "normal";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .pfd_max = 200000;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .pfd_min = 3076;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .self_reset_on_loss_lock = "on";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .simulation_type = "timing";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .switch_over_type = "auto";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_center = 1538;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_divide_by = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_frequency_control = "auto";
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_max = 3333;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_min = 1538;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_multiply_by = 0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_phase_shift_step = 208;
defparam \tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\tx1|ALTLVDS_TX_component|auto_generated|fast_clock }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl .clock_type = "global clock";
defparam \tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl .clock_type = "global clock";
defparam \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \tx_inclock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\tx_inclock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\tx_inclock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \tx_inclock~inputclkctrl .clock_type = "global clock";
defparam \tx_inclock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N24
cycloneive_lcell_comb \fifo_tx|head[2]~feeder (
// Equation(s):
// \fifo_tx|head[2]~feeder_combout  = \fifo_tx|head~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_tx|head~0_combout ),
	.cin(gnd),
	.combout(\fifo_tx|head[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|head[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_tx|head[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N30
cycloneive_lcell_comb \fifo_tx|head[1]~_wirecell (
// Equation(s):
// \fifo_tx|head[1]~_wirecell_combout  = !\fifo_tx|head [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_tx|head [1]),
	.cin(gnd),
	.combout(\fifo_tx|head[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|head[1]~_wirecell .lut_mask = 16'h00FF;
defparam \fifo_tx|head[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N16
cycloneive_lcell_comb \fifo_tx|tail~0 (
// Equation(s):
// \fifo_tx|tail~0_combout  = (\pll_areset_n~input_o  & (!\fifo_tx|tail [0] & ((!\fifo_tx|tail [2]) # (!\fifo_tx|tail [1]))))

	.dataa(\fifo_tx|tail [1]),
	.datab(\pll_areset_n~input_o ),
	.datac(\fifo_tx|tail [0]),
	.datad(\fifo_tx|tail [2]),
	.cin(gnd),
	.combout(\fifo_tx|tail~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|tail~0 .lut_mask = 16'h040C;
defparam \fifo_tx|tail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N14
cycloneive_lcell_comb \fifo_tx|Selector8~0 (
// Equation(s):
// \fifo_tx|Selector8~0_combout  = (\fifo_tx|hasodata~q ) # (!\deq_tx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_tx|hasodata~q ),
	.datad(\deq_tx~q ),
	.cin(gnd),
	.combout(\fifo_tx|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector8~0 .lut_mask = 16'hF0FF;
defparam \fifo_tx|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N15
dffeas \fifo_tx|hasodata (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|hasodata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|hasodata .is_wysiwyg = "true";
defparam \fifo_tx|hasodata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N20
cycloneive_lcell_comb \next_state_tx~17 (
// Equation(s):
// \next_state_tx~17_combout  = (\state_tx.t3~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(\state_tx.t3~q ),
	.datac(\pll_areset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\next_state_tx~17_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_tx~17 .lut_mask = 16'hC0C0;
defparam \next_state_tx~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N21
dffeas \next_state_tx.t4 (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\next_state_tx~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_tx.t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_tx.t4 .is_wysiwyg = "true";
defparam \next_state_tx.t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N8
cycloneive_lcell_comb \state_tx~24 (
// Equation(s):
// \state_tx~24_combout  = (\next_state_tx.t4~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(\next_state_tx.t4~q ),
	.datac(\pll_areset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_tx~24_combout ),
	.cout());
// synopsys translate_off
defparam \state_tx~24 .lut_mask = 16'hC0C0;
defparam \state_tx~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N9
dffeas \state_tx.t4 (
	.clk(!\tx_inclock~inputclkctrl_outclk ),
	.d(\state_tx~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_tx.t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_tx.t4 .is_wysiwyg = "true";
defparam \state_tx.t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N30
cycloneive_lcell_comb \next_state_tx~14 (
// Equation(s):
// \next_state_tx~14_combout  = (\pll_areset_n~input_o  & \state_tx.t4~q )

	.dataa(\pll_areset_n~input_o ),
	.datab(gnd),
	.datac(\state_tx.t4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\next_state_tx~14_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_tx~14 .lut_mask = 16'hA0A0;
defparam \next_state_tx~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N31
dffeas \next_state_tx.t5 (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\next_state_tx~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_tx.t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_tx.t5 .is_wysiwyg = "true";
defparam \next_state_tx.t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N12
cycloneive_lcell_comb \state_tx~21 (
// Equation(s):
// \state_tx~21_combout  = (\next_state_tx.t5~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(\next_state_tx.t5~q ),
	.datac(\pll_areset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_tx~21_combout ),
	.cout());
// synopsys translate_off
defparam \state_tx~21 .lut_mask = 16'hC0C0;
defparam \state_tx~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N13
dffeas \state_tx.t5 (
	.clk(!\tx_inclock~inputclkctrl_outclk ),
	.d(\state_tx~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_tx.t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_tx.t5 .is_wysiwyg = "true";
defparam \state_tx.t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N26
cycloneive_lcell_comb \next_state_tx~15 (
// Equation(s):
// \next_state_tx~15_combout  = (\state_tx.t5~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_tx.t5~q ),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\next_state_tx~15_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_tx~15 .lut_mask = 16'hF000;
defparam \next_state_tx~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N27
dffeas \next_state_tx.t6 (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\next_state_tx~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_tx.t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_tx.t6 .is_wysiwyg = "true";
defparam \next_state_tx.t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N14
cycloneive_lcell_comb \state_tx~22 (
// Equation(s):
// \state_tx~22_combout  = (\pll_areset_n~input_o  & \next_state_tx.t6~q )

	.dataa(\pll_areset_n~input_o ),
	.datab(gnd),
	.datac(\next_state_tx.t6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_tx~22_combout ),
	.cout());
// synopsys translate_off
defparam \state_tx~22 .lut_mask = 16'hA0A0;
defparam \state_tx~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N15
dffeas \state_tx.t6 (
	.clk(!\tx_inclock~inputclkctrl_outclk ),
	.d(\state_tx~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_tx.t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_tx.t6 .is_wysiwyg = "true";
defparam \state_tx.t6 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \tx_align_done~input (
	.i(tx_align_done),
	.ibar(gnd),
	.o(\tx_align_done~input_o ));
// synopsys translate_off
defparam \tx_align_done~input .bus_hold = "false";
defparam \tx_align_done~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N12
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N13
dffeas \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_locked ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N4
cycloneive_lcell_comb \next_state_tx~16 (
// Equation(s):
// \next_state_tx~16_combout  = (\pll_areset_n~input_o  & ((\state_tx.t0~q ) # ((\tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~q  & \tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_locked ))))

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~q ),
	.datab(\state_tx.t0~q ),
	.datac(\pll_areset_n~input_o ),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_locked ),
	.cin(gnd),
	.combout(\next_state_tx~16_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_tx~16 .lut_mask = 16'hE0C0;
defparam \next_state_tx~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N5
dffeas \next_state_tx.t0 (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\next_state_tx~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_tx.t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_tx.t0 .is_wysiwyg = "true";
defparam \next_state_tx.t0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N2
cycloneive_lcell_comb \state_tx~23 (
// Equation(s):
// \state_tx~23_combout  = (\next_state_tx.t0~q  & \pll_areset_n~input_o )

	.dataa(\next_state_tx.t0~q ),
	.datab(gnd),
	.datac(\pll_areset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_tx~23_combout ),
	.cout());
// synopsys translate_off
defparam \state_tx~23 .lut_mask = 16'hA0A0;
defparam \state_tx~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N3
dffeas \state_tx.t0 (
	.clk(!\tx_inclock~inputclkctrl_outclk ),
	.d(\state_tx~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_tx.t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_tx.t0 .is_wysiwyg = "true";
defparam \state_tx.t0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N14
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\state_tx.t0~q ) # (!\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_locked )) # (!\tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~q )

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\state_tx.t0~q ),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_locked ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF5FF;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N10
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ((!\tx_align_done~input_o  & \state_tx.t1~q )) # (!\Selector0~0_combout )

	.dataa(\tx_align_done~input_o ),
	.datab(\state_tx.t1~q ),
	.datac(\Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h4F4F;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N11
dffeas \next_state_tx.t1 (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_tx.t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_tx.t1 .is_wysiwyg = "true";
defparam \next_state_tx.t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N0
cycloneive_lcell_comb \state_tx~19 (
// Equation(s):
// \state_tx~19_combout  = (\next_state_tx.t1~q  & \pll_areset_n~input_o )

	.dataa(\next_state_tx.t1~q ),
	.datab(gnd),
	.datac(\pll_areset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_tx~19_combout ),
	.cout());
// synopsys translate_off
defparam \state_tx~19 .lut_mask = 16'hA0A0;
defparam \state_tx~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N1
dffeas \state_tx.t1 (
	.clk(!\tx_inclock~inputclkctrl_outclk ),
	.d(\state_tx~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_tx.t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_tx.t1 .is_wysiwyg = "true";
defparam \state_tx.t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N12
cycloneive_lcell_comb \next_state_tx~13 (
// Equation(s):
// \next_state_tx~13_combout  = (\tx_align_done~input_o  & (\state_tx.t1~q  & \pll_areset_n~input_o ))

	.dataa(\tx_align_done~input_o ),
	.datab(\state_tx.t1~q ),
	.datac(\pll_areset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\next_state_tx~13_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_tx~13 .lut_mask = 16'h8080;
defparam \next_state_tx~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N13
dffeas \next_state_tx.t2 (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\next_state_tx~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_tx.t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_tx.t2 .is_wysiwyg = "true";
defparam \next_state_tx.t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N26
cycloneive_lcell_comb \state_tx~20 (
// Equation(s):
// \state_tx~20_combout  = (\next_state_tx.t2~q  & \pll_areset_n~input_o )

	.dataa(\next_state_tx.t2~q ),
	.datab(gnd),
	.datac(\pll_areset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_tx~20_combout ),
	.cout());
// synopsys translate_off
defparam \state_tx~20 .lut_mask = 16'hA0A0;
defparam \state_tx~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N27
dffeas \state_tx.t2 (
	.clk(!\tx_inclock~inputclkctrl_outclk ),
	.d(\state_tx~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_tx.t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_tx.t2 .is_wysiwyg = "true";
defparam \state_tx.t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N18
cycloneive_lcell_comb \next_state_tx~18 (
// Equation(s):
// \next_state_tx~18_combout  = (\state_tx.t6~q ) # (\state_tx.t2~q )

	.dataa(gnd),
	.datab(\state_tx.t6~q ),
	.datac(\state_tx.t2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\next_state_tx~18_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_tx~18 .lut_mask = 16'hFCFC;
defparam \next_state_tx~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N19
dffeas \next_state_tx.t3 (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\next_state_tx~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_tx.t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_tx.t3 .is_wysiwyg = "true";
defparam \next_state_tx.t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N18
cycloneive_lcell_comb \state_tx~25 (
// Equation(s):
// \state_tx~25_combout  = (\next_state_tx.t3~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(\next_state_tx.t3~q ),
	.datac(\pll_areset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_tx~25_combout ),
	.cout());
// synopsys translate_off
defparam \state_tx~25 .lut_mask = 16'hC0C0;
defparam \state_tx~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N19
dffeas \state_tx.t3 (
	.clk(!\tx_inclock~inputclkctrl_outclk ),
	.d(\state_tx~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_tx.t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_tx.t3 .is_wysiwyg = "true";
defparam \state_tx.t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N28
cycloneive_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\fifo_tx|hasodata~q  & \state_tx.t3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_tx|hasodata~q ),
	.datad(\state_tx.t3~q ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hF000;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N29
dffeas deq_tx(
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deq_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam deq_tx.is_wysiwyg = "true";
defparam deq_tx.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N6
cycloneive_lcell_comb \fifo_tx|tail[0]~1 (
// Equation(s):
// \fifo_tx|tail[0]~1_combout  = (\deq_tx~q  & (((\fifo_tx|ring_empty~q )))) # (!\deq_tx~q  & (((!\fifo_tx|hasodata~q )) # (!\fifo_tx|not_ring_full~q )))

	.dataa(\fifo_tx|not_ring_full~q ),
	.datab(\fifo_tx|ring_empty~q ),
	.datac(\deq_tx~q ),
	.datad(\fifo_tx|hasodata~q ),
	.cin(gnd),
	.combout(\fifo_tx|tail[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|tail[0]~1 .lut_mask = 16'hC5CF;
defparam \fifo_tx|tail[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N28
cycloneive_lcell_comb \fifo_tx|tail[0]~2 (
// Equation(s):
// \fifo_tx|tail[0]~2_combout  = (!\pll_areset_n~input_o ) # (!\fifo_tx|tail[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_tx|tail[0]~1_combout ),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_tx|tail[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|tail[0]~2 .lut_mask = 16'h0FFF;
defparam \fifo_tx|tail[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y12_N17
dffeas \fifo_tx|tail[0] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|tail~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_tx|tail[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|tail [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|tail[0] .is_wysiwyg = "true";
defparam \fifo_tx|tail[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N26
cycloneive_lcell_comb \fifo_tx|tail~3 (
// Equation(s):
// \fifo_tx|tail~3_combout  = (\pll_areset_n~input_o  & ((\fifo_tx|tail [0] & ((!\fifo_tx|tail [1]))) # (!\fifo_tx|tail [0] & (!\fifo_tx|tail [2] & \fifo_tx|tail [1]))))

	.dataa(\fifo_tx|tail [2]),
	.datab(\fifo_tx|tail [0]),
	.datac(\fifo_tx|tail [1]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_tx|tail~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|tail~3 .lut_mask = 16'h1C00;
defparam \fifo_tx|tail~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y12_N27
dffeas \fifo_tx|tail[1] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|tail~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_tx|tail[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|tail [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|tail[1] .is_wysiwyg = "true";
defparam \fifo_tx|tail[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N12
cycloneive_lcell_comb \fifo_tx|tail~4 (
// Equation(s):
// \fifo_tx|tail~4_combout  = (\pll_areset_n~input_o  & ((\fifo_tx|tail [1] & (\fifo_tx|tail [0] & !\fifo_tx|tail [2])) # (!\fifo_tx|tail [1] & ((\fifo_tx|tail [2])))))

	.dataa(\fifo_tx|tail [1]),
	.datab(\fifo_tx|tail [0]),
	.datac(\fifo_tx|tail [2]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_tx|tail~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|tail~4 .lut_mask = 16'h5800;
defparam \fifo_tx|tail~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y12_N13
dffeas \fifo_tx|tail[2] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|tail~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_tx|tail[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|tail [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|tail[2] .is_wysiwyg = "true";
defparam \fifo_tx|tail[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N8
cycloneive_lcell_comb \fifo_tx|Selector7~3 (
// Equation(s):
// \fifo_tx|Selector7~3_combout  = (\fifo_tx|head [1] & (!\fifo_tx|tail [1] & (\fifo_tx|tail [2] $ (!\fifo_tx|head [2])))) # (!\fifo_tx|head [1] & (\fifo_tx|tail [1] & (\fifo_tx|tail [2] $ (\fifo_tx|head [2]))))

	.dataa(\fifo_tx|tail [2]),
	.datab(\fifo_tx|head [1]),
	.datac(\fifo_tx|tail [1]),
	.datad(\fifo_tx|head [2]),
	.cin(gnd),
	.combout(\fifo_tx|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector7~3 .lut_mask = 16'h1824;
defparam \fifo_tx|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N14
cycloneive_lcell_comb \fifo_tx|Selector7~2 (
// Equation(s):
// \fifo_tx|Selector7~2_combout  = (\fifo_tx|tail [2] & (((\fifo_tx|tail [1]) # (!\fifo_tx|head [2])))) # (!\fifo_tx|tail [2] & (\fifo_tx|head [2] $ (((!\fifo_tx|head [1] & \fifo_tx|tail [1])))))

	.dataa(\fifo_tx|tail [2]),
	.datab(\fifo_tx|head [1]),
	.datac(\fifo_tx|tail [1]),
	.datad(\fifo_tx|head [2]),
	.cin(gnd),
	.combout(\fifo_tx|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector7~2 .lut_mask = 16'hE5BA;
defparam \fifo_tx|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N18
cycloneive_lcell_comb \fifo_tx|Selector7~4 (
// Equation(s):
// \fifo_tx|Selector7~4_combout  = (\fifo_tx|head [0] & (!\fifo_tx|Selector7~3_combout  & (!\fifo_tx|Selector7~2_combout  & !\fifo_tx|tail [0]))) # (!\fifo_tx|head [0] & (\fifo_tx|Selector7~3_combout  & ((\fifo_tx|Selector7~2_combout ) # (\fifo_tx|tail 
// [0]))))

	.dataa(\fifo_tx|head [0]),
	.datab(\fifo_tx|Selector7~3_combout ),
	.datac(\fifo_tx|Selector7~2_combout ),
	.datad(\fifo_tx|tail [0]),
	.cin(gnd),
	.combout(\fifo_tx|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector7~4 .lut_mask = 16'h4442;
defparam \fifo_tx|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N10
cycloneive_lcell_comb \fifo_tx|Selector7~5 (
// Equation(s):
// \fifo_tx|Selector7~5_combout  = (\fifo_tx|not_ring_full~q  & (((\deq_tx~q ) # (!\fifo_tx|hasodata~q )) # (!\fifo_tx|Selector7~4_combout )))

	.dataa(\fifo_tx|Selector7~4_combout ),
	.datab(\deq_tx~q ),
	.datac(\fifo_tx|not_ring_full~q ),
	.datad(\fifo_tx|hasodata~q ),
	.cin(gnd),
	.combout(\fifo_tx|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector7~5 .lut_mask = 16'hD0F0;
defparam \fifo_tx|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y12_N11
dffeas \fifo_tx|not_ring_full (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|Selector7~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll_areset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|not_ring_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|not_ring_full .is_wysiwyg = "true";
defparam \fifo_tx|not_ring_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N24
cycloneive_lcell_comb \fifo_tx|Selector6~0 (
// Equation(s):
// \fifo_tx|Selector6~0_combout  = (\fifo_tx|ring_empty~q  & (((\deq_tx~q ) # (!\fifo_tx|hasodata~q )) # (!\fifo_tx|not_ring_full~q )))

	.dataa(\fifo_tx|not_ring_full~q ),
	.datab(\deq_tx~q ),
	.datac(\fifo_tx|ring_empty~q ),
	.datad(\fifo_tx|hasodata~q ),
	.cin(gnd),
	.combout(\fifo_tx|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector6~0 .lut_mask = 16'hD0F0;
defparam \fifo_tx|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y12_N25
dffeas \fifo_tx|ring_empty (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll_areset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|ring_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|ring_empty .is_wysiwyg = "true";
defparam \fifo_tx|ring_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N12
cycloneive_lcell_comb \fifo_tx|head[0]~1 (
// Equation(s):
// \fifo_tx|head[0]~1_combout  = ((!\fifo_tx|ring_empty~q  & \deq_tx~q )) # (!\pll_areset_n~input_o )

	.dataa(gnd),
	.datab(\fifo_tx|ring_empty~q ),
	.datac(\deq_tx~q ),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_tx|head[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|head[0]~1 .lut_mask = 16'h30FF;
defparam \fifo_tx|head[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y12_N25
dffeas \fifo_tx|head[2] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|head[2]~feeder_combout ),
	.asdata(\fifo_tx|head[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(\fifo_tx|head [2]),
	.ena(\fifo_tx|head[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|head [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|head[2] .is_wysiwyg = "true";
defparam \fifo_tx|head[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N10
cycloneive_lcell_comb \fifo_tx|head~2 (
// Equation(s):
// \fifo_tx|head~2_combout  = (!\fifo_tx|head [0] & (\pll_areset_n~input_o  & ((!\fifo_tx|head [1]) # (!\fifo_tx|head [2]))))

	.dataa(\fifo_tx|head [2]),
	.datab(\fifo_tx|head [1]),
	.datac(\fifo_tx|head [0]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_tx|head~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|head~2 .lut_mask = 16'h0700;
defparam \fifo_tx|head~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y12_N11
dffeas \fifo_tx|head[0] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|head~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_tx|head[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|head [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|head[0] .is_wysiwyg = "true";
defparam \fifo_tx|head[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N20
cycloneive_lcell_comb \fifo_tx|head~3 (
// Equation(s):
// \fifo_tx|head~3_combout  = (\pll_areset_n~input_o  & ((\fifo_tx|head [0] & ((!\fifo_tx|head [1]))) # (!\fifo_tx|head [0] & (!\fifo_tx|head [2] & \fifo_tx|head [1]))))

	.dataa(\fifo_tx|head [0]),
	.datab(\fifo_tx|head [2]),
	.datac(\fifo_tx|head [1]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_tx|head~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|head~3 .lut_mask = 16'h1A00;
defparam \fifo_tx|head~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y12_N21
dffeas \fifo_tx|head[1] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|head~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_tx|head[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|head [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|head[1] .is_wysiwyg = "true";
defparam \fifo_tx|head[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N6
cycloneive_lcell_comb \fifo_tx|head~0 (
// Equation(s):
// \fifo_tx|head~0_combout  = (\fifo_tx|head [1] & \fifo_tx|head [0])

	.dataa(gnd),
	.datab(\fifo_tx|head [1]),
	.datac(gnd),
	.datad(\fifo_tx|head [0]),
	.cin(gnd),
	.combout(\fifo_tx|head~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|head~0 .lut_mask = 16'hCC00;
defparam \fifo_tx|head~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N28
cycloneive_lcell_comb \fifo_tx|Selector9~0 (
// Equation(s):
// \fifo_tx|Selector9~0_combout  = ((\fifo_tx|ring_empty~q ) # ((!\fifo_tx|head [2]) # (!\deq_tx~q ))) # (!\fifo_tx|head~0_combout )

	.dataa(\fifo_tx|head~0_combout ),
	.datab(\fifo_tx|ring_empty~q ),
	.datac(\deq_tx~q ),
	.datad(\fifo_tx|head [2]),
	.cin(gnd),
	.combout(\fifo_tx|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector9~0 .lut_mask = 16'hDFFF;
defparam \fifo_tx|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N8
cycloneive_lcell_comb \fifo_tx|D_OUT[2]~0 (
// Equation(s):
// \fifo_tx|D_OUT[2]~0_combout  = (\deq_tx~q ) # (!\fifo_tx|hasodata~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\deq_tx~q ),
	.datad(\fifo_tx|hasodata~q ),
	.cin(gnd),
	.combout(\fifo_tx|D_OUT[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|D_OUT[2]~0 .lut_mask = 16'hF0FF;
defparam \fifo_tx|D_OUT[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y12_N29
dffeas \fifo_tx|D_OUT[31] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_tx|D_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|D_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|D_OUT[31] .is_wysiwyg = "true";
defparam \fifo_tx|D_OUT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N20
cycloneive_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = (\state_tx.t5~q ) # ((\state_tx.t6~q ) # (\state_tx.t4~q ))

	.dataa(\state_tx.t5~q ),
	.datab(\state_tx.t6~q ),
	.datac(gnd),
	.datad(\state_tx.t4~q ),
	.cin(gnd),
	.combout(\WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam WideOr2.lut_mask = 16'hFFEE;
defparam WideOr2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N26
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_2_tx[0] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_2_tx[0] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_2_tx[0]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hF888;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N27
dffeas \sub_2_tx[0] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_2_tx[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_2_tx[0] .is_wysiwyg = "true";
defparam \sub_2_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N20
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_3_tx[0] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_3_tx[0] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_3_tx[0]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hF888;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N21
dffeas \sub_3_tx[0] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_3_tx[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_3_tx[0] .is_wysiwyg = "true";
defparam \sub_3_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N2
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (sub_2_tx[0] & ((\state_tx.t5~q ) # ((sub_3_tx[0] & \state_tx.t6~q )))) # (!sub_2_tx[0] & (sub_3_tx[0] & (\state_tx.t6~q )))

	.dataa(sub_2_tx[0]),
	.datab(sub_3_tx[0]),
	.datac(\state_tx.t6~q ),
	.datad(\state_tx.t5~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hEAC0;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N30
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_1_tx[0] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_1_tx[0] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_1_tx[0]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hF888;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N31
dffeas \sub_1_tx[0] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_1_tx[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_1_tx[0] .is_wysiwyg = "true";
defparam \sub_1_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N22
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\state_tx.t2~q ) # ((\state_tx.t1~q ) # ((\state_tx.t4~q  & sub_1_tx[0])))

	.dataa(\state_tx.t2~q ),
	.datab(\state_tx.t1~q ),
	.datac(\state_tx.t4~q ),
	.datad(sub_1_tx[0]),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFEEE;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N30
cycloneive_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\Selector8~0_combout ) # ((\Selector8~1_combout ) # ((\fifo_tx|D_OUT [31] & \Selector1~2_combout )))

	.dataa(\Selector8~0_combout ),
	.datab(\fifo_tx|D_OUT [31]),
	.datac(\Selector8~1_combout ),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hFEFA;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N31
dffeas \tx_in[0] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_in[0] .is_wysiwyg = "true";
defparam \tx_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N28
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder_combout  = tx_in[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(tx_in[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N29
dffeas \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N6
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~0_combout  = !\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~0 .lut_mask = 16'h0F0F;
defparam \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N7
dffeas \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~0_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N16
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0] = !\tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .lut_mask = 16'h00FF;
defparam \tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y10_N17
dffeas \tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N23
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe4a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe4a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe4a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N15
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe6a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tx1|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe6a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe6a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N13
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe8a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tx1|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe8a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N17
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe3a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tx1|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N4
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout  = \tx1|ALTLVDS_TX_component|auto_generated|dffe3a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y10_N5
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe5a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N19
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe7a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tx1|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe7a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N18
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|dffe11~0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q  & (\tx1|ALTLVDS_TX_component|auto_generated|dffe7a [0] $ (\tx1|ALTLVDS_TX_component|auto_generated|dffe3a [0])))

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.datab(gnd),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe11~0 .lut_mask = 16'h0AA0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N22
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|dffe11~1 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  = (!\tx1|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  & ((\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ) # (\tx1|ALTLVDS_TX_component|auto_generated|dffe8a [0] $ 
// (!\tx1|ALTLVDS_TX_component|auto_generated|dffe4a [0]))))

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.datab(\tx1|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe11~1 .lut_mask = 16'h00EB;
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N23
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe11 (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe11 .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N12
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~1 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~1_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [0] & \tx1|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [0]),
	.datab(gnd),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~1 .lut_mask = 16'hA0A0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N13
dffeas \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg[1] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg[1] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N16
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_3_tx[2] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_3_tx[2] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_3_tx[2]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hF888;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N17
dffeas \sub_3_tx[2] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_3_tx[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_3_tx[2] .is_wysiwyg = "true";
defparam \sub_3_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N18
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_2_tx[2] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_2_tx[2] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_2_tx[2]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hF888;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N19
dffeas \sub_2_tx[2] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_2_tx[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_2_tx[2] .is_wysiwyg = "true";
defparam \sub_2_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N16
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (sub_3_tx[2] & ((\state_tx.t6~q ) # ((sub_2_tx[2] & \state_tx.t5~q )))) # (!sub_3_tx[2] & (sub_2_tx[2] & ((\state_tx.t5~q ))))

	.dataa(sub_3_tx[2]),
	.datab(sub_2_tx[2]),
	.datac(\state_tx.t6~q ),
	.datad(\state_tx.t5~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hECA0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N0
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((\state_tx.t1~q ) # (\state_tx.t2~q ))

	.dataa(\Selector6~0_combout ),
	.datab(\state_tx.t1~q ),
	.datac(\state_tx.t2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFEFE;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N1
dffeas \tx_in[2] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_in[2] .is_wysiwyg = "true";
defparam \tx_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N20
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2]~feeder_combout  = tx_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tx_in[2]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N21
dffeas \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N10
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~0_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [2]))) # (!\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// (\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg [1]))

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg [1]),
	.datab(gnd),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [2]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~0 .lut_mask = 16'hFA0A;
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N11
dffeas \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N16
cycloneive_lcell_comb \tx_in~1 (
// Equation(s):
// \tx_in~1_combout  = (!\state_tx.t2~q  & (\Selector0~0_combout  & ((\fifo_tx|hasodata~q ) # (!\state_tx.t3~q ))))

	.dataa(\state_tx.t2~q ),
	.datab(\Selector0~0_combout ),
	.datac(\fifo_tx|hasodata~q ),
	.datad(\state_tx.t3~q ),
	.cin(gnd),
	.combout(\tx_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_in~1 .lut_mask = 16'h4044;
defparam \tx_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N26
cycloneive_lcell_comb \fifo_tx|Selector34~0 (
// Equation(s):
// \fifo_tx|Selector34~0_combout  = (\deq_tx~q  & (\fifo_tx|ring_empty~q )) # (!\deq_tx~q  & (((\fifo_tx|D_OUT [6]) # (!\fifo_tx|hasodata~q ))))

	.dataa(\fifo_tx|ring_empty~q ),
	.datab(\fifo_tx|D_OUT [6]),
	.datac(\deq_tx~q ),
	.datad(\fifo_tx|hasodata~q ),
	.cin(gnd),
	.combout(\fifo_tx|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector34~0 .lut_mask = 16'hACAF;
defparam \fifo_tx|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N14
cycloneive_lcell_comb \fifo_tx|Selector34~1 (
// Equation(s):
// \fifo_tx|Selector34~1_combout  = (\fifo_tx|Selector34~0_combout ) # ((\deq_tx~q  & ((!\fifo_tx|head~0_combout ) # (!\fifo_tx|head [2]))))

	.dataa(\fifo_tx|Selector34~0_combout ),
	.datab(\fifo_tx|head [2]),
	.datac(\deq_tx~q ),
	.datad(\fifo_tx|head~0_combout ),
	.cin(gnd),
	.combout(\fifo_tx|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_tx|Selector34~1 .lut_mask = 16'hBAFA;
defparam \fifo_tx|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y12_N15
dffeas \fifo_tx|D_OUT[6] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\fifo_tx|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tx|D_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tx|D_OUT[6] .is_wysiwyg = "true";
defparam \fifo_tx|D_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N26
cycloneive_lcell_comb \sub_3_tx~0 (
// Equation(s):
// \sub_3_tx~0_combout  = (((\fifo_tx|D_OUT [6]) # (!\state_tx.t3~q )) # (!\fifo_tx|hasodata~q )) # (!\pll_areset_n~input_o )

	.dataa(\pll_areset_n~input_o ),
	.datab(\fifo_tx|hasodata~q ),
	.datac(\fifo_tx|D_OUT [6]),
	.datad(\state_tx.t3~q ),
	.cin(gnd),
	.combout(\sub_3_tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \sub_3_tx~0 .lut_mask = 16'hF7FF;
defparam \sub_3_tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N0
cycloneive_lcell_comb \sub_1_tx[1]~feeder (
// Equation(s):
// \sub_1_tx[1]~feeder_combout  = \sub_3_tx~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sub_3_tx~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sub_1_tx[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sub_1_tx[1]~feeder .lut_mask = 16'hF0F0;
defparam \sub_1_tx[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N4
cycloneive_lcell_comb \sub_1_tx[4]~0 (
// Equation(s):
// \sub_1_tx[4]~0_combout  = ((!\state_tx.t6~q  & (!\state_tx.t4~q  & !\state_tx.t5~q ))) # (!\pll_areset_n~input_o )

	.dataa(\pll_areset_n~input_o ),
	.datab(\state_tx.t6~q ),
	.datac(\state_tx.t4~q ),
	.datad(\state_tx.t5~q ),
	.cin(gnd),
	.combout(\sub_1_tx[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sub_1_tx[4]~0 .lut_mask = 16'h5557;
defparam \sub_1_tx[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N1
dffeas \sub_1_tx[1] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\sub_1_tx[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_1_tx[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_1_tx[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_1_tx[1] .is_wysiwyg = "true";
defparam \sub_1_tx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N11
dffeas \sub_3_tx[1] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sub_3_tx~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_1_tx[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_3_tx[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_3_tx[1] .is_wysiwyg = "true";
defparam \sub_3_tx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N25
dffeas \sub_2_tx[1] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sub_3_tx~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_1_tx[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_2_tx[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_2_tx[1] .is_wysiwyg = "true";
defparam \sub_2_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N24
cycloneive_lcell_comb \tx_in~3 (
// Equation(s):
// \tx_in~3_combout  = (sub_3_tx[1] & ((\state_tx.t6~q ) # ((sub_2_tx[1] & \state_tx.t5~q )))) # (!sub_3_tx[1] & (((sub_2_tx[1] & \state_tx.t5~q ))))

	.dataa(sub_3_tx[1]),
	.datab(\state_tx.t6~q ),
	.datac(sub_2_tx[1]),
	.datad(\state_tx.t5~q ),
	.cin(gnd),
	.combout(\tx_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_in~3 .lut_mask = 16'hF888;
defparam \tx_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N4
cycloneive_lcell_comb \tx_in~4 (
// Equation(s):
// \tx_in~4_combout  = ((\tx_in~3_combout ) # ((sub_1_tx[1] & \state_tx.t4~q ))) # (!\tx_in~1_combout )

	.dataa(\tx_in~1_combout ),
	.datab(sub_1_tx[1]),
	.datac(\state_tx.t4~q ),
	.datad(\tx_in~3_combout ),
	.cin(gnd),
	.combout(\tx_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_in~4 .lut_mask = 16'hFFD5;
defparam \tx_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N5
dffeas \tx_in[1] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\tx_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_in[1] .is_wysiwyg = "true";
defparam \tx_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N8
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1]~feeder_combout  = tx_in[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tx_in[1]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N9
dffeas \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N24
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~1 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~1_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & \tx1|ALTLVDS_TX_component|auto_generated|tx_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [1]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~1 .lut_mask = 16'hF000;
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N25
dffeas \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg[1] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg[1] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N16
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\Selector1~2_combout  & ((\fifo_tx|D_OUT [31]) # ((sub_3_tx[3] & \WideOr2~combout )))) # (!\Selector1~2_combout  & (((sub_3_tx[3] & \WideOr2~combout ))))

	.dataa(\Selector1~2_combout ),
	.datab(\fifo_tx|D_OUT [31]),
	.datac(sub_3_tx[3]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hF888;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N17
dffeas \sub_3_tx[3] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_3_tx[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_3_tx[3] .is_wysiwyg = "true";
defparam \sub_3_tx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N10
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ((sub_3_tx[3] & \state_tx.t6~q )) # (!\Selector0~0_combout )

	.dataa(\Selector0~0_combout ),
	.datab(sub_3_tx[3]),
	.datac(gnd),
	.datad(\state_tx.t6~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hDD55;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N11
dffeas \tx_in[3] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_in[3] .is_wysiwyg = "true";
defparam \tx_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N14
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3]~feeder_combout  = tx_in[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tx_in[3]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N15
dffeas \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N20
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~0_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [3]))) # (!\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// (\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg [1]))

	.dataa(gnd),
	.datab(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg [1]),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [3]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~0 .lut_mask = 16'hFC0C;
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N21
dffeas \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X53_Y9_N18
cycloneive_ddio_out \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 (
	.datainlo(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg24|shift_reg [0]),
	.datainhi(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg23|shift_reg [0]),
	.clkhi(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clklo(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.muxsel(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(!\pll_areset_n~input_o ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\tx1|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .async_mode = "clear";
defparam \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .power_up = "low";
defparam \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .sync_mode = "none";
defparam \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: FF_X49_Y14_N27
dffeas \sub_3_tx[4] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\sub_3_tx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_1_tx[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_3_tx[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_3_tx[4] .is_wysiwyg = "true";
defparam \sub_3_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N0
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\state_tx.t1~q  & (((\state_tx.t6~q  & sub_3_tx[4])) # (!\tx_align_done~input_o ))) # (!\state_tx.t1~q  & (\state_tx.t6~q  & (sub_3_tx[4])))

	.dataa(\state_tx.t1~q ),
	.datab(\state_tx.t6~q ),
	.datac(sub_3_tx[4]),
	.datad(\tx_align_done~input_o ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hC0EA;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N8
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((\state_tx.t2~q ) # ((\state_tx.t3~q  & !\fifo_tx|hasodata~q )))

	.dataa(\state_tx.t3~q ),
	.datab(\Selector4~0_combout ),
	.datac(\fifo_tx|hasodata~q ),
	.datad(\state_tx.t2~q ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFFCE;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N22
cycloneive_lcell_comb \sub_3_tx~1 (
// Equation(s):
// \sub_3_tx~1_combout  = ((!\fifo_tx|hasodata~q ) # (!\state_tx.t3~q )) # (!\pll_areset_n~input_o )

	.dataa(\pll_areset_n~input_o ),
	.datab(\state_tx.t3~q ),
	.datac(\fifo_tx|hasodata~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sub_3_tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \sub_3_tx~1 .lut_mask = 16'h7F7F;
defparam \sub_3_tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N23
dffeas \sub_1_tx[4] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\sub_3_tx~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_1_tx[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_1_tx[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_1_tx[4] .is_wysiwyg = "true";
defparam \sub_1_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N24
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Selector4~1_combout ) # ((sub_1_tx[4] & ((\state_tx.t4~q ) # (\state_tx.t5~q ))))

	.dataa(\Selector4~1_combout ),
	.datab(\state_tx.t4~q ),
	.datac(sub_1_tx[4]),
	.datad(\state_tx.t5~q ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hFAEA;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N25
dffeas \tx_in[4] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_in[4] .is_wysiwyg = "true";
defparam \tx_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N2
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4]~feeder_combout  = tx_in[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tx_in[4]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N3
dffeas \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N18
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~1 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~1_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [4] & \tx1|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(gnd),
	.datab(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [4]),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~1 .lut_mask = 16'hC0C0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N19
dffeas \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg[1] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg[1] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N6
cycloneive_lcell_comb \sub_1_tx[6]~feeder (
// Equation(s):
// \sub_1_tx[6]~feeder_combout  = \sub_3_tx~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sub_3_tx~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sub_1_tx[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sub_1_tx[6]~feeder .lut_mask = 16'hF0F0;
defparam \sub_1_tx[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N7
dffeas \sub_1_tx[6] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\sub_1_tx[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_1_tx[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_1_tx[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_1_tx[6] .is_wysiwyg = "true";
defparam \sub_1_tx[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N31
dffeas \sub_3_tx[6] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sub_3_tx~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_1_tx[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_3_tx[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_3_tx[6] .is_wysiwyg = "true";
defparam \sub_3_tx[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N29
dffeas \sub_2_tx[6] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sub_3_tx~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_1_tx[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_2_tx[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_2_tx[6] .is_wysiwyg = "true";
defparam \sub_2_tx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N28
cycloneive_lcell_comb \tx_in~0 (
// Equation(s):
// \tx_in~0_combout  = (sub_3_tx[6] & ((\state_tx.t6~q ) # ((sub_2_tx[6] & \state_tx.t5~q )))) # (!sub_3_tx[6] & (((sub_2_tx[6] & \state_tx.t5~q ))))

	.dataa(sub_3_tx[6]),
	.datab(\state_tx.t6~q ),
	.datac(sub_2_tx[6]),
	.datad(\state_tx.t5~q ),
	.cin(gnd),
	.combout(\tx_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_in~0 .lut_mask = 16'hF888;
defparam \tx_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N8
cycloneive_lcell_comb \tx_in~2 (
// Equation(s):
// \tx_in~2_combout  = ((\tx_in~0_combout ) # ((sub_1_tx[6] & \state_tx.t4~q ))) # (!\tx_in~1_combout )

	.dataa(sub_1_tx[6]),
	.datab(\tx_in~1_combout ),
	.datac(\state_tx.t4~q ),
	.datad(\tx_in~0_combout ),
	.cin(gnd),
	.combout(\tx_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_in~2 .lut_mask = 16'hFFB3;
defparam \tx_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N9
dffeas \tx_in[6] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\tx_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_in[6] .is_wysiwyg = "true";
defparam \tx_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N24
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6]~feeder_combout  = tx_in[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tx_in[6]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N25
dffeas \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N6
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~0_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [6]))) # (!\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// (\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg [1]))

	.dataa(gnd),
	.datab(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg [1]),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [6]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~0 .lut_mask = 16'hFC0C;
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N7
dffeas \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N22
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_1_tx[7] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_1_tx[7] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_1_tx[7]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hF888;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N23
dffeas \sub_1_tx[7] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_1_tx[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_1_tx[7] .is_wysiwyg = "true";
defparam \sub_1_tx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N2
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\tx_align_done~input_o  & ((\state_tx.t1~q ) # ((\state_tx.t4~q  & sub_1_tx[7])))) # (!\tx_align_done~input_o  & (((\state_tx.t4~q  & sub_1_tx[7]))))

	.dataa(\tx_align_done~input_o ),
	.datab(\state_tx.t1~q ),
	.datac(\state_tx.t4~q ),
	.datad(sub_1_tx[7]),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hF888;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N10
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_2_tx[7] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_2_tx[7] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_2_tx[7]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hF888;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N11
dffeas \sub_2_tx[7] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_2_tx[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_2_tx[7] .is_wysiwyg = "true";
defparam \sub_2_tx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N28
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_3_tx[7] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_3_tx[7] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_3_tx[7]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hF888;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N29
dffeas \sub_3_tx[7] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_3_tx[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_3_tx[7] .is_wysiwyg = "true";
defparam \sub_3_tx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N0
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (sub_2_tx[7] & ((\state_tx.t5~q ) # ((sub_3_tx[7] & \state_tx.t6~q )))) # (!sub_2_tx[7] & (sub_3_tx[7] & (\state_tx.t6~q )))

	.dataa(sub_2_tx[7]),
	.datab(sub_3_tx[7]),
	.datac(\state_tx.t6~q ),
	.datad(\state_tx.t5~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hEAC0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N12
cycloneive_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Selector1~1_combout ) # ((\Selector1~0_combout ) # ((\fifo_tx|D_OUT [31] & \Selector1~2_combout )))

	.dataa(\Selector1~1_combout ),
	.datab(\fifo_tx|D_OUT [31]),
	.datac(\Selector1~2_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'hFFEA;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N13
dffeas \tx_in[7] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_in[7] .is_wysiwyg = "true";
defparam \tx_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N2
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7]~feeder_combout  = tx_in[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tx_in[7]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N3
dffeas \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N18
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_3_tx[5] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_3_tx[5] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_3_tx[5]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hF888;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N19
dffeas \sub_3_tx[5] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_3_tx[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_3_tx[5] .is_wysiwyg = "true";
defparam \sub_3_tx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N8
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\fifo_tx|D_OUT [31] & ((\Selector1~2_combout ) # ((sub_2_tx[5] & \WideOr2~combout )))) # (!\fifo_tx|D_OUT [31] & (((sub_2_tx[5] & \WideOr2~combout ))))

	.dataa(\fifo_tx|D_OUT [31]),
	.datab(\Selector1~2_combout ),
	.datac(sub_2_tx[5]),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hF888;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N9
dffeas \sub_2_tx[5] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_2_tx[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_2_tx[5] .is_wysiwyg = "true";
defparam \sub_2_tx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N6
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (sub_3_tx[5] & ((\state_tx.t6~q ) # ((sub_2_tx[5] & \state_tx.t5~q )))) # (!sub_3_tx[5] & (sub_2_tx[5] & ((\state_tx.t5~q ))))

	.dataa(sub_3_tx[5]),
	.datab(sub_2_tx[5]),
	.datac(\state_tx.t6~q ),
	.datad(\state_tx.t5~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hECA0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N24
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # (((\state_tx.t1~q ) # (\state_tx.t2~q )) # (!\Selector0~0_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\state_tx.t1~q ),
	.datad(\state_tx.t2~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFFFB;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y10_N25
dffeas \tx_in[5] (
	.clk(\tx_inclock~inputclkctrl_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_in[5] .is_wysiwyg = "true";
defparam \tx_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N28
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5]~feeder_combout  = tx_in[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tx_in[5]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N29
dffeas \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk[1]~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|tx_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N4
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~1 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~1_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [5] & \tx1|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [5]),
	.datab(gnd),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~1 .lut_mask = 16'hA0A0;
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N5
dffeas \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg[1] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg[1] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N8
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~0_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [7])) # (!\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// ((\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg [1])))

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(\tx1|ALTLVDS_TX_component|auto_generated|tx_reg [7]),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~0 .lut_mask = 16'hD8D8;
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N9
dffeas \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X53_Y8_N25
cycloneive_ddio_out \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 (
	.datainlo(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg26|shift_reg [0]),
	.datainhi(\tx1|ALTLVDS_TX_component|auto_generated|shift_reg25|shift_reg [0]),
	.clkhi(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clklo(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.muxsel(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(!\pll_areset_n~input_o ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\tx1|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .async_mode = "clear";
defparam \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .power_up = "low";
defparam \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .sync_mode = "none";
defparam \tx1|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N16
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_comb_bita_0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|cntr13|wire_counter_comb_bita_0combout [0] = !\tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|cntr13|wire_counter_comb_bita_0combout [0]),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_comb_bita_0 .lut_mask = 16'h00FF;
defparam \tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y11_N17
dffeas \tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_reg_bit[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|cntr13|wire_counter_comb_bita_0combout [0]),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N25
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe14a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tx1|ALTLVDS_TX_component|auto_generated|cntr13|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe14a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe14a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N0
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0]~feeder_combout  = \tx1|ALTLVDS_TX_component|auto_generated|dffe14a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|dffe14a [0]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y10_N1
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe16a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N26
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0]~feeder (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0]~feeder_combout  = \tx1|ALTLVDS_TX_component|auto_generated|dffe16a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|dffe16a [0]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y10_N27
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe18a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N14
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|dffe22~0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|dffe22~0_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q  & (\tx1|ALTLVDS_TX_component|auto_generated|dffe18a [0] $ (!\tx1|ALTLVDS_TX_component|auto_generated|dffe14a [0])))

	.dataa(\tx1|ALTLVDS_TX_component|auto_generated|sync_dffe12a~q ),
	.datab(gnd),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe18a [0]),
	.datad(\tx1|ALTLVDS_TX_component|auto_generated|dffe14a [0]),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|dffe22~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe22~0 .lut_mask = 16'hA00A;
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N15
dffeas \tx1|ALTLVDS_TX_component|auto_generated|dffe22 (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|dffe22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|dffe22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe22 .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|dffe22 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y10_N31
dffeas \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[2] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tx1|ALTLVDS_TX_component|auto_generated|dffe22~q ),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[2] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N0
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~1 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~1_combout  = (!\tx1|ALTLVDS_TX_component|auto_generated|dffe22~q  & \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [2])

	.dataa(gnd),
	.datab(\tx1|ALTLVDS_TX_component|auto_generated|dffe22~q ),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~1 .lut_mask = 16'h3030;
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N1
dffeas \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[1] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[1] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N26
cycloneive_lcell_comb \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~0 (
// Equation(s):
// \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~0_combout  = (\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [1]) # (\tx1|ALTLVDS_TX_component|auto_generated|dffe22~q )

	.dataa(gnd),
	.datab(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [1]),
	.datac(\tx1|ALTLVDS_TX_component|auto_generated|dffe22~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~0 .lut_mask = 16'hFCFC;
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N27
dffeas \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[0] (
	.clk(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[0] .is_wysiwyg = "true";
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X53_Y13_N11
cycloneive_ddio_out \tx1|ALTLVDS_TX_component|auto_generated|outclock_ddio|ddio_outa_0 (
	.datainlo(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [0]),
	.datainhi(\tx1|ALTLVDS_TX_component|auto_generated|outclk_shift|shift_reg [0]),
	.clkhi(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clklo(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.muxsel(\tx1|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(!\pll_areset_n~input_o ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\tx1|ALTLVDS_TX_component|auto_generated|outclock_ddio|wire_ddio_outa_dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclock_ddio|ddio_outa_0 .async_mode = "clear";
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclock_ddio|ddio_outa_0 .power_up = "low";
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclock_ddio|ddio_outa_0 .sync_mode = "none";
defparam \tx1|ALTLVDS_TX_component|auto_generated|outclock_ddio|ddio_outa_0 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \rx_inclock~input (
	.i(rx_inclock),
	.ibar(gnd),
	.o(\rx_inclock~input_o ));
// synopsys translate_off
defparam \rx_inclock~input .bus_hold = "false";
defparam \rx_inclock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \rx_inclock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rx_inclock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rx_inclock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rx_inclock~inputclkctrl .clock_type = "global clock";
defparam \rx_inclock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll (
	.areset(!\pll_areset_n~input_o ),
	.pfdena(vcc),
	.fbin(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\rx_inclock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_fbout ),
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .auto_settings = "false";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .bandwidth_type = "medium";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_high = 3;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_initial = 1;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_low = 3;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_mode = "even";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_ph = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_high = 6;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_initial = 1;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_low = 6;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_mode = "even";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_ph = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_use_casc_in = "off";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_high = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_initial = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_low = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_mode = "bypass";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_ph = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_use_casc_in = "off";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_high = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_initial = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_low = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_mode = "bypass";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_ph = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_use_casc_in = "off";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_high = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_initial = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_low = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_mode = "bypass";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_ph = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_use_casc_in = "off";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .charge_pump_current_bits = 1;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_counter = "c0";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_divide_by = 1;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_duty_cycle = 50;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_multiply_by = 2;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_phase_shift = "-2500";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_counter = "c1";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_divide_by = 1;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_duty_cycle = 50;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_multiply_by = 1;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_phase_shift = "-2500";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_counter = "unused";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_divide_by = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_duty_cycle = 50;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_multiply_by = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_phase_shift = "0";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_counter = "unused";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_divide_by = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_duty_cycle = 50;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_multiply_by = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_phase_shift = "0";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_counter = "unused";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_divide_by = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_duty_cycle = 50;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_multiply_by = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_phase_shift = "0";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .compensate_clock = "clock0";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .inclk0_input_frequency = 20000;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .inclk1_input_frequency = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .loop_filter_c_bits = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .loop_filter_r_bits = 27;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .m = 12;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .m_initial = 2;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .m_ph = 4;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .n = 1;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .operation_mode = "source synchronous";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .pfd_max = 200000;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .pfd_min = 3076;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .self_reset_on_loss_lock = "on";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .simulation_type = "timing";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .switch_over_type = "auto";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_center = 1538;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_divide_by = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_frequency_control = "auto";
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_max = 3333;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_min = 1538;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_multiply_by = 0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_phase_shift_step = 208;
defparam \rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl .clock_type = "global clock";
defparam \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rx1|ALTLVDS_RX_component|auto_generated|fast_clock }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl .clock_type = "global clock";
defparam \rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N22
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0] = \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] $ (VCC)
// \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0] = CARRY(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0])

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0]),
	.cout(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 .lut_mask = 16'h55AA;
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N5
dffeas \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneive_lcell_comb \next_state_rx~17 (
// Equation(s):
// \next_state_rx~17_combout  = (\pll_areset_n~input_o  & ((\state_rx.t0~q ) # ((\rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~q  & \rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ))))

	.dataa(\state_rx.t0~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~q ),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\next_state_rx~17_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_rx~17 .lut_mask = 16'hEA00;
defparam \next_state_rx~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N23
dffeas \next_state_rx.t0 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\next_state_rx~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_rx.t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_rx.t0 .is_wysiwyg = "true";
defparam \next_state_rx.t0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
cycloneive_lcell_comb \state_rx~28 (
// Equation(s):
// \state_rx~28_combout  = (\next_state_rx.t0~q  & \pll_areset_n~input_o )

	.dataa(\next_state_rx.t0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\state_rx~28_combout ),
	.cout());
// synopsys translate_off
defparam \state_rx~28 .lut_mask = 16'hAA00;
defparam \state_rx~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N11
dffeas \state_rx.t0 (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\state_rx~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_rx.t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_rx.t0 .is_wysiwyg = "true";
defparam \state_rx.t0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \rx_in[1]~input (
	.i(rx_in[1]),
	.ibar(\rx_in[1](n) ),
	.o(\rx_in[1]~input_o ));
// synopsys translate_off
defparam \rx_in[1]~input .bus_hold = "false";
defparam \rx_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y30_N3
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx_in[1]~input_o ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N12
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N13
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N11
dffeas \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N31
dffeas \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]~0 (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]~0_combout  = (\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [0]))) # 
// (!\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [1]))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [1]),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [0]),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]~0 .lut_mask = 16'hCCAA;
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N10
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1] (
	.clk(!\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx_in[1]~input_o ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N2
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N3
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1] (
	.clk(!\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N20
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y18_N21
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N26
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y18_N27
dffeas \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y18_N1
dffeas \rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a [1]),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N0
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0 (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout  = (\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a [0]))) # 
// (!\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a [1]))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a [1]),
	.datab(gnd),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a [0]),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0 .lut_mask = 16'hF0AA;
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N19
dffeas \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]~0_combout ),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout ),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N23
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cycloneive_io_ibuf \rx_in[0]~input (
	.i(rx_in[0]),
	.ibar(\rx_in[0](n) ),
	.o(\rx_in[0]~input_o ));
// synopsys translate_off
defparam \rx_in[0]~input .bus_hold = "false";
defparam \rx_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y20_N17
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx_in[0]~input_o ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y18_N9
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y18_N17
dffeas \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]~feeder .lut_mask = 16'hF0F0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N7
dffeas \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]~0 (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]~0_combout  = (\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1])) # 
// (!\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0])))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]~0 .lut_mask = 16'hBB88;
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N24
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] (
	.clk(!\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx_in[0]~input_o ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y18_N13
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] (
	.clk(!\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N14
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y18_N15
dffeas \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y18_N31
dffeas \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y18_N29
dffeas \rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a [0]),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N28
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout  = (\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]))) # 
// (!\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a [0]))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe13a [0]),
	.datab(gnd),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 .lut_mask = 16'hF0AA;
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N11
dffeas \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]~0_combout ),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]

	.dataa(gnd),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder .lut_mask = 16'hCCCC;
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N19
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N27
dffeas \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N17
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[2] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[2] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [4] & (!\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [3] & (\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [2] & \rx1|ALTLVDS_RX_component|auto_generated|rx_reg [0])))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [4]),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [3]),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [2]),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [0]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h2000;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N12
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N13
dffeas \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]~0 (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]~0_combout  = (\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [1])) # 
// (!\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [0])))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [1]),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a [0]),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]~0 .lut_mask = 16'hAACC;
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N25
dffeas \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]~0_combout ),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout ),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N29
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N5
dffeas \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a [1]

	.dataa(gnd),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder .lut_mask = 16'hCCCC;
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N9
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N31
dffeas \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a [1]

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder .lut_mask = 16'hAAAA;
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N7
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [5] & (\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [1] & (\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [6] & !\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [7])))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [5]),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [1]),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [6]),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [7]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0080;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\Selector37~0_combout ) # ((\state_rx.t3~q  & ((!\Equal0~0_combout ) # (!\Equal2~0_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\state_rx.t3~q ),
	.datac(\Equal0~0_combout ),
	.datad(\Selector37~0_combout ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hFF4C;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N19
dffeas \next_state_rx.t3 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_rx.t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_rx.t3 .is_wysiwyg = "true";
defparam \next_state_rx.t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
cycloneive_lcell_comb \state_rx~23 (
// Equation(s):
// \state_rx~23_combout  = (\next_state_rx.t3~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(\next_state_rx.t3~q ),
	.datac(gnd),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\state_rx~23_combout ),
	.cout());
// synopsys translate_off
defparam \state_rx~23 .lut_mask = 16'hCC00;
defparam \state_rx~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \state_rx.t3 (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\state_rx~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_rx.t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_rx.t3 .is_wysiwyg = "true";
defparam \state_rx.t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\state_rx.t7~q ) # ((\Equal2~0_combout  & (\state_rx.t3~q  & \Equal0~0_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(\state_rx.t3~q ),
	.datac(\Equal0~0_combout ),
	.datad(\state_rx.t7~q ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hFF80;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N5
dffeas \next_state_rx.t4 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_rx.t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_rx.t4 .is_wysiwyg = "true";
defparam \next_state_rx.t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneive_lcell_comb \state_rx~24 (
// Equation(s):
// \state_rx~24_combout  = (\next_state_rx.t4~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\next_state_rx.t4~q ),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\state_rx~24_combout ),
	.cout());
// synopsys translate_off
defparam \state_rx~24 .lut_mask = 16'hF000;
defparam \state_rx~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N15
dffeas \state_rx.t4 (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\state_rx~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_rx.t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_rx.t4 .is_wysiwyg = "true";
defparam \state_rx.t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneive_lcell_comb \next_state_rx~15 (
// Equation(s):
// \next_state_rx~15_combout  = (\state_rx.t4~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_rx.t4~q ),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\next_state_rx~15_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_rx~15 .lut_mask = 16'hF000;
defparam \next_state_rx~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N3
dffeas \next_state_rx.t5 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\next_state_rx~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_rx.t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_rx.t5 .is_wysiwyg = "true";
defparam \next_state_rx.t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneive_lcell_comb \state_rx~25 (
// Equation(s):
// \state_rx~25_combout  = (\pll_areset_n~input_o  & \next_state_rx.t5~q )

	.dataa(gnd),
	.datab(\pll_areset_n~input_o ),
	.datac(gnd),
	.datad(\next_state_rx.t5~q ),
	.cin(gnd),
	.combout(\state_rx~25_combout ),
	.cout());
// synopsys translate_off
defparam \state_rx~25 .lut_mask = 16'hCC00;
defparam \state_rx~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N31
dffeas \state_rx.t5 (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\state_rx~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_rx.t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_rx.t5 .is_wysiwyg = "true";
defparam \state_rx.t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
cycloneive_lcell_comb \next_state_rx~16 (
// Equation(s):
// \next_state_rx~16_combout  = (\state_rx.t5~q  & \pll_areset_n~input_o )

	.dataa(\state_rx.t5~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\next_state_rx~16_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_rx~16 .lut_mask = 16'hAA00;
defparam \next_state_rx~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N7
dffeas \next_state_rx.t6 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\next_state_rx~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_rx.t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_rx.t6 .is_wysiwyg = "true";
defparam \next_state_rx.t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneive_lcell_comb \state_rx~26 (
// Equation(s):
// \state_rx~26_combout  = (\pll_areset_n~input_o  & \next_state_rx.t6~q )

	.dataa(gnd),
	.datab(\pll_areset_n~input_o ),
	.datac(gnd),
	.datad(\next_state_rx.t6~q ),
	.cin(gnd),
	.combout(\state_rx~26_combout ),
	.cout());
// synopsys translate_off
defparam \state_rx~26 .lut_mask = 16'hCC00;
defparam \state_rx~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N1
dffeas \state_rx.t6 (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\state_rx~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_rx.t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_rx.t6 .is_wysiwyg = "true";
defparam \state_rx.t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneive_lcell_comb \next_state_rx~14 (
// Equation(s):
// \next_state_rx~14_combout  = (\pll_areset_n~input_o  & \state_rx.t6~q )

	.dataa(gnd),
	.datab(\pll_areset_n~input_o ),
	.datac(gnd),
	.datad(\state_rx.t6~q ),
	.cin(gnd),
	.combout(\next_state_rx~14_combout ),
	.cout());
// synopsys translate_off
defparam \next_state_rx~14 .lut_mask = 16'hCC00;
defparam \next_state_rx~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N29
dffeas \next_state_rx.t7 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\next_state_rx~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_rx.t7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_rx.t7 .is_wysiwyg = "true";
defparam \next_state_rx.t7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
cycloneive_lcell_comb \state_rx~22 (
// Equation(s):
// \state_rx~22_combout  = (\pll_areset_n~input_o  & \next_state_rx.t7~q )

	.dataa(gnd),
	.datab(\pll_areset_n~input_o ),
	.datac(gnd),
	.datad(\next_state_rx.t7~q ),
	.cin(gnd),
	.combout(\state_rx~22_combout ),
	.cout());
// synopsys translate_off
defparam \state_rx~22 .lut_mask = 16'hCC00;
defparam \state_rx~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N3
dffeas \state_rx.t7 (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\state_rx~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_rx.t7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_rx.t7 .is_wysiwyg = "true";
defparam \state_rx.t7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (!\state_rx.t0~q  & (\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked  & \rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~q ))

	.dataa(\state_rx.t0~q ),
	.datab(gnd),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'h5000;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
cycloneive_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = (\Selector33~0_combout ) # ((\state_rx.t1~q  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout ))))

	.dataa(\Equal0~1_combout ),
	.datab(\state_rx.t1~q ),
	.datac(\Equal0~0_combout ),
	.datad(\Selector33~0_combout ),
	.cin(gnd),
	.combout(\Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~1 .lut_mask = 16'hFF4C;
defparam \Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \next_state_rx.t1 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_rx.t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_rx.t1 .is_wysiwyg = "true";
defparam \next_state_rx.t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneive_lcell_comb \state_rx~27 (
// Equation(s):
// \state_rx~27_combout  = (\next_state_rx.t1~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\next_state_rx.t1~q ),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\state_rx~27_combout ),
	.cout());
// synopsys translate_off
defparam \state_rx~27 .lut_mask = 16'hF000;
defparam \state_rx~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N7
dffeas \state_rx.t1 (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\state_rx~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_rx.t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_rx.t1 .is_wysiwyg = "true";
defparam \state_rx.t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (count[1] & ((\state_rx.t7~q ) # ((!count[0] & \state_rx.t2~q )))) # (!count[1] & (count[0] & (\state_rx.t2~q )))

	.dataa(count[0]),
	.datab(\state_rx.t2~q ),
	.datac(count[1]),
	.datad(\state_rx.t7~q ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hF848;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N29
dffeas \count[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (count[1] & count[0])

	.dataa(gnd),
	.datab(count[1]),
	.datac(count[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hC0C0;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
cycloneive_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = (count[2] & ((\state_rx.t7~q ) # ((\state_rx.t2~q  & !\Selector39~0_combout )))) # (!count[2] & (((\state_rx.t2~q  & \Selector39~0_combout ))))

	.dataa(\state_rx.t7~q ),
	.datab(\state_rx.t2~q ),
	.datac(count[2]),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~1 .lut_mask = 16'hACE0;
defparam \Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N27
dffeas \count[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector39~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\state_rx.t2~q  & (((!count[2]) # (!count[1])) # (!count[0])))

	.dataa(count[0]),
	.datab(count[1]),
	.datac(count[2]),
	.datad(\state_rx.t2~q ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'h7F00;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\Selector34~0_combout ) # ((\state_rx.t1~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout ))))

	.dataa(\state_rx.t1~q ),
	.datab(\Equal0~0_combout ),
	.datac(\Selector34~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'hF2FA;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N16
cycloneive_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ((\rx_data_align~q  & (\state_rx.t7~q )) # (!\rx_data_align~q  & ((\Selector38~0_combout )))) # (!\state_rx.t0~q )

	.dataa(\state_rx.t0~q ),
	.datab(\state_rx.t7~q ),
	.datac(\Selector38~0_combout ),
	.datad(\rx_data_align~q ),
	.cin(gnd),
	.combout(\Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~1 .lut_mask = 16'hDDF5;
defparam \Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N24
cycloneive_lcell_comb \rx_data_align~feeder (
// Equation(s):
// \rx_data_align~feeder_combout  = \Selector38~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector38~1_combout ),
	.cin(gnd),
	.combout(\rx_data_align~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx_data_align~feeder .lut_mask = 16'hFF00;
defparam \rx_data_align~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N25
dffeas rx_data_align(
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\rx_data_align~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll_areset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_data_align~q ),
	.prn(vcc));
// synopsys translate_off
defparam rx_data_align.is_wysiwyg = "true";
defparam rx_data_align.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N16
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout  = \rx_data_align~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_data_align~q ),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N17
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y18_N19
dffeas \rx1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N18
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|bitslip (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|bitslip~combout  = (\rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q  & !\rx1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q )

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ),
	.datab(gnd),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip .lut_mask = 16'h0A0A;
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y18_N23
dffeas \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx1|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N24
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0] = \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0] $ (\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit 
// [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0]),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 .lut_mask = 16'h0FF0;
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y18_N25
dffeas \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx1|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]~0 (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]~0_combout  = (\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]))) # 
// (!\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [0]))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe13a [0]),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]~0 .lut_mask = 16'hEE44;
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N25
dffeas \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]~0_combout ),
	.asdata(\rx1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rx1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
cycloneive_lcell_comb \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder (
// Equation(s):
// \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder_combout  = \rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.cin(gnd),
	.combout(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N13
dffeas \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0] (
	.clk(\rx1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_areset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0] .is_wysiwyg = "true";
defparam \rx1|ALTLVDS_RX_component|auto_generated|rx_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [0] & (\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [3] & (!\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [4] & !\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [2])))

	.dataa(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [0]),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [3]),
	.datac(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [4]),
	.datad(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [2]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0004;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
cycloneive_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = (\Selector34~0_combout ) # ((\Equal0~1_combout  & (\state_rx.t1~q  & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\state_rx.t1~q ),
	.datac(\Equal0~0_combout ),
	.datad(\Selector34~0_combout ),
	.cin(gnd),
	.combout(\Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~1 .lut_mask = 16'hFF80;
defparam \Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N17
dffeas \next_state_rx.t2 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state_rx.t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state_rx.t2 .is_wysiwyg = "true";
defparam \next_state_rx.t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneive_lcell_comb \state_rx~21 (
// Equation(s):
// \state_rx~21_combout  = (\next_state_rx.t2~q  & \pll_areset_n~input_o )

	.dataa(gnd),
	.datab(\next_state_rx.t2~q ),
	.datac(gnd),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\state_rx~21_combout ),
	.cout());
// synopsys translate_off
defparam \state_rx~21 .lut_mask = 16'hCC00;
defparam \state_rx~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N1
dffeas \state_rx.t2 (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\state_rx~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_rx.t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_rx.t2 .is_wysiwyg = "true";
defparam \state_rx.t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (count[0] & ((\state_rx.t7~q ))) # (!count[0] & (\state_rx.t2~q ))

	.dataa(gnd),
	.datab(\state_rx.t2~q ),
	.datac(count[0]),
	.datad(\state_rx.t7~q ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'hFC0C;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N31
dffeas \count[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (count[0] & (count[1] & (count[2] & \state_rx.t2~q )))

	.dataa(count[0]),
	.datab(count[1]),
	.datac(count[2]),
	.datad(\state_rx.t2~q ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'h8000;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneive_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = (\align_done~q  & \state_rx.t7~q )

	.dataa(\align_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_rx.t7~q ),
	.cin(gnd),
	.combout(\Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~1 .lut_mask = 16'hAA00;
defparam \Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N26
cycloneive_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (!\state_rx.t4~q  & (!\state_rx.t5~q  & !\state_rx.t6~q ))

	.dataa(\state_rx.t4~q ),
	.datab(gnd),
	.datac(\state_rx.t5~q ),
	.datad(\state_rx.t6~q ),
	.cin(gnd),
	.combout(\WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = 16'h0005;
defparam \WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneive_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = (\Selector37~0_combout ) # ((\state_rx.t3~q ) # ((\Selector37~1_combout ) # (!\WideOr13~0_combout )))

	.dataa(\Selector37~0_combout ),
	.datab(\state_rx.t3~q ),
	.datac(\Selector37~1_combout ),
	.datad(\WideOr13~0_combout ),
	.cin(gnd),
	.combout(\Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~2 .lut_mask = 16'hFEFF;
defparam \Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N9
dffeas align_done(
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector37~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam align_done.is_wysiwyg = "true";
defparam align_done.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneive_lcell_comb \fifo_rx|head~2 (
// Equation(s):
// \fifo_rx|head~2_combout  = (!\fifo_rx|head [0] & (\pll_areset_n~input_o  & ((!\fifo_rx|head [2]) # (!\fifo_rx|head [1]))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|head [2]),
	.datac(\fifo_rx|head [0]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_rx|head~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|head~2 .lut_mask = 16'h0700;
defparam \fifo_rx|head~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \fifo_rx|tail~3 (
// Equation(s):
// \fifo_rx|tail~3_combout  = (\pll_areset_n~input_o  & ((\fifo_rx|tail [0] & ((!\fifo_rx|tail [1]))) # (!\fifo_rx|tail [0] & (!\fifo_rx|tail [2] & \fifo_rx|tail [1]))))

	.dataa(\fifo_rx|tail [2]),
	.datab(\fifo_rx|tail [0]),
	.datac(\fifo_rx|tail [1]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_rx|tail~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|tail~3 .lut_mask = 16'h1C00;
defparam \fifo_rx|tail~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneive_lcell_comb WideOr10(
// Equation(s):
// \WideOr10~combout  = (\state_rx.t6~q ) # ((\state_rx.t5~q ) # (\state_rx.t7~q ))

	.dataa(gnd),
	.datab(\state_rx.t6~q ),
	.datac(\state_rx.t5~q ),
	.datad(\state_rx.t7~q ),
	.cin(gnd),
	.combout(\WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam WideOr10.lut_mask = 16'hFFFC;
defparam WideOr10.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\state_rx.t4~q  & ((\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [7]) # ((sub_0_rx[7] & \WideOr10~combout )))) # (!\state_rx.t4~q  & (((sub_0_rx[7] & \WideOr10~combout ))))

	.dataa(\state_rx.t4~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [7]),
	.datac(sub_0_rx[7]),
	.datad(\WideOr10~combout ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hF888;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N3
dffeas \sub_0_rx[7] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_0_rx[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_0_rx[7] .is_wysiwyg = "true";
defparam \sub_0_rx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \fifo_rx|Selector7~0 (
// Equation(s):
// \fifo_rx|Selector7~0_combout  = (\enq_rx~q  & (((\deq_rx~q  & \fifo_rx|not_ring_full~q )))) # (!\enq_rx~q  & ((\fifo_rx|not_ring_full~q ) # ((!\fifo_rx|ring_empty~q  & \deq_rx~q ))))

	.dataa(\enq_rx~q ),
	.datab(\fifo_rx|ring_empty~q ),
	.datac(\deq_rx~q ),
	.datad(\fifo_rx|not_ring_full~q ),
	.cin(gnd),
	.combout(\fifo_rx|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector7~0 .lut_mask = 16'hF510;
defparam \fifo_rx|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneive_lcell_comb \fifo_rx|Selector7~2 (
// Equation(s):
// \fifo_rx|Selector7~2_combout  = (\fifo_rx|tail [1] & ((\fifo_rx|tail [2]) # (\fifo_rx|head [2] $ (!\fifo_rx|head [1])))) # (!\fifo_rx|tail [1] & (\fifo_rx|tail [2] $ ((\fifo_rx|head [2]))))

	.dataa(\fifo_rx|tail [1]),
	.datab(\fifo_rx|tail [2]),
	.datac(\fifo_rx|head [2]),
	.datad(\fifo_rx|head [1]),
	.cin(gnd),
	.combout(\fifo_rx|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector7~2 .lut_mask = 16'hBC9E;
defparam \fifo_rx|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneive_lcell_comb \fifo_rx|Selector7~1 (
// Equation(s):
// \fifo_rx|Selector7~1_combout  = (\fifo_rx|tail [1] & (!\fifo_rx|head [1] & (\fifo_rx|tail [2] $ (\fifo_rx|head [2])))) # (!\fifo_rx|tail [1] & (\fifo_rx|head [1] & (\fifo_rx|tail [2] $ (!\fifo_rx|head [2]))))

	.dataa(\fifo_rx|tail [1]),
	.datab(\fifo_rx|tail [2]),
	.datac(\fifo_rx|head [2]),
	.datad(\fifo_rx|head [1]),
	.cin(gnd),
	.combout(\fifo_rx|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector7~1 .lut_mask = 16'h4128;
defparam \fifo_rx|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneive_lcell_comb \fifo_rx|Selector7~3 (
// Equation(s):
// \fifo_rx|Selector7~3_combout  = (\fifo_rx|head [0] & (!\fifo_rx|tail [0] & (!\fifo_rx|Selector7~2_combout  & !\fifo_rx|Selector7~1_combout ))) # (!\fifo_rx|head [0] & (\fifo_rx|Selector7~1_combout  & ((\fifo_rx|tail [0]) # (\fifo_rx|Selector7~2_combout 
// ))))

	.dataa(\fifo_rx|tail [0]),
	.datab(\fifo_rx|Selector7~2_combout ),
	.datac(\fifo_rx|head [0]),
	.datad(\fifo_rx|Selector7~1_combout ),
	.cin(gnd),
	.combout(\fifo_rx|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector7~3 .lut_mask = 16'h0E10;
defparam \fifo_rx|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneive_lcell_comb \fifo_rx|Selector7~4 (
// Equation(s):
// \fifo_rx|Selector7~4_combout  = (\fifo_rx|Selector7~0_combout ) # ((\fifo_rx|not_ring_full~q  & ((!\fifo_rx|Selector7~3_combout ) # (!\fifo_rx|hasodata~q ))))

	.dataa(\fifo_rx|Selector7~0_combout ),
	.datab(\fifo_rx|hasodata~q ),
	.datac(\fifo_rx|not_ring_full~q ),
	.datad(\fifo_rx|Selector7~3_combout ),
	.cin(gnd),
	.combout(\fifo_rx|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector7~4 .lut_mask = 16'hBAFA;
defparam \fifo_rx|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N25
dffeas \fifo_rx|not_ring_full (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|Selector7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll_areset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|not_ring_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|not_ring_full .is_wysiwyg = "true";
defparam \fifo_rx|not_ring_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \enq_rx~0 (
// Equation(s):
// \enq_rx~0_combout  = (sub_0_rx[7] & \fifo_rx|not_ring_full~q )

	.dataa(sub_0_rx[7]),
	.datab(\fifo_rx|not_ring_full~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\enq_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \enq_rx~0 .lut_mask = 16'h8888;
defparam \enq_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas enq_rx(
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\enq_rx~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(!\state_rx.t7~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enq_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam enq_rx.is_wysiwyg = "true";
defparam enq_rx.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \fifo_rx|Selector8~0 (
// Equation(s):
// \fifo_rx|Selector8~0_combout  = (\deq_rx~q  & (\fifo_rx|hasodata~q  & ((\enq_rx~q ) # (!\fifo_rx|ring_empty~q )))) # (!\deq_rx~q  & ((\enq_rx~q ) # ((\fifo_rx|hasodata~q ))))

	.dataa(\deq_rx~q ),
	.datab(\enq_rx~q ),
	.datac(\fifo_rx|hasodata~q ),
	.datad(\fifo_rx|ring_empty~q ),
	.cin(gnd),
	.combout(\fifo_rx|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector8~0 .lut_mask = 16'hD4F4;
defparam \fifo_rx|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N19
dffeas \fifo_rx|hasodata (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|hasodata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|hasodata .is_wysiwyg = "true";
defparam \fifo_rx|hasodata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \deq_rx~0 (
// Equation(s):
// \deq_rx~0_combout  = (\fifo_rx|hasodata~q  & \state_rx.t7~q )

	.dataa(gnd),
	.datab(\fifo_rx|hasodata~q ),
	.datac(gnd),
	.datad(\state_rx.t7~q ),
	.cin(gnd),
	.combout(\deq_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \deq_rx~0 .lut_mask = 16'hCC00;
defparam \deq_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N1
dffeas deq_rx(
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\deq_rx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deq_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam deq_rx.is_wysiwyg = "true";
defparam deq_rx.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \fifo_rx|tail[0]~1 (
// Equation(s):
// \fifo_rx|tail[0]~1_combout  = (\deq_rx~q  & (((\fifo_rx|ring_empty~q )))) # (!\deq_rx~q  & (((!\fifo_rx|not_ring_full~q )) # (!\fifo_rx|hasodata~q )))

	.dataa(\deq_rx~q ),
	.datab(\fifo_rx|hasodata~q ),
	.datac(\fifo_rx|not_ring_full~q ),
	.datad(\fifo_rx|ring_empty~q ),
	.cin(gnd),
	.combout(\fifo_rx|tail[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|tail[0]~1 .lut_mask = 16'hBF15;
defparam \fifo_rx|tail[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \fifo_rx|tail[0]~2 (
// Equation(s):
// \fifo_rx|tail[0]~2_combout  = ((!\fifo_rx|tail[0]~1_combout  & \enq_rx~q )) # (!\pll_areset_n~input_o )

	.dataa(gnd),
	.datab(\fifo_rx|tail[0]~1_combout ),
	.datac(\enq_rx~q ),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_rx|tail[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|tail[0]~2 .lut_mask = 16'h30FF;
defparam \fifo_rx|tail[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N5
dffeas \fifo_rx|tail[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|tail~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|tail[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|tail [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|tail[1] .is_wysiwyg = "true";
defparam \fifo_rx|tail[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \fifo_rx|tail~4 (
// Equation(s):
// \fifo_rx|tail~4_combout  = (\pll_areset_n~input_o  & ((\fifo_rx|tail [1] & (\fifo_rx|tail [0] & !\fifo_rx|tail [2])) # (!\fifo_rx|tail [1] & ((\fifo_rx|tail [2])))))

	.dataa(\fifo_rx|tail [1]),
	.datab(\fifo_rx|tail [0]),
	.datac(\fifo_rx|tail [2]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_rx|tail~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|tail~4 .lut_mask = 16'h5800;
defparam \fifo_rx|tail~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N31
dffeas \fifo_rx|tail[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|tail~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|tail[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|tail [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|tail[2] .is_wysiwyg = "true";
defparam \fifo_rx|tail[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \fifo_rx|tail~0 (
// Equation(s):
// \fifo_rx|tail~0_combout  = (\pll_areset_n~input_o  & (!\fifo_rx|tail [0] & ((!\fifo_rx|tail [1]) # (!\fifo_rx|tail [2]))))

	.dataa(\fifo_rx|tail [2]),
	.datab(\pll_areset_n~input_o ),
	.datac(\fifo_rx|tail [0]),
	.datad(\fifo_rx|tail [1]),
	.cin(gnd),
	.combout(\fifo_rx|tail~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|tail~0 .lut_mask = 16'h040C;
defparam \fifo_rx|tail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N17
dffeas \fifo_rx|tail[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|tail~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|tail[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|tail [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|tail[0] .is_wysiwyg = "true";
defparam \fifo_rx|tail[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneive_lcell_comb \fifo_rx|Selector6~1 (
// Equation(s):
// \fifo_rx|Selector6~1_combout  = (\fifo_rx|head [2] & (((\fifo_rx|head [1]) # (!\fifo_rx|tail [2])))) # (!\fifo_rx|head [2] & (\fifo_rx|tail [2] $ (((!\fifo_rx|tail [1] & \fifo_rx|head [1])))))

	.dataa(\fifo_rx|tail [1]),
	.datab(\fifo_rx|tail [2]),
	.datac(\fifo_rx|head [2]),
	.datad(\fifo_rx|head [1]),
	.cin(gnd),
	.combout(\fifo_rx|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector6~1 .lut_mask = 16'hF93C;
defparam \fifo_rx|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneive_lcell_comb \fifo_rx|Selector6~2 (
// Equation(s):
// \fifo_rx|Selector6~2_combout  = (\fifo_rx|tail [1] & (!\fifo_rx|head [1] & (\fifo_rx|tail [2] $ (!\fifo_rx|head [2])))) # (!\fifo_rx|tail [1] & (\fifo_rx|head [1] & (\fifo_rx|tail [2] $ (\fifo_rx|head [2]))))

	.dataa(\fifo_rx|tail [1]),
	.datab(\fifo_rx|tail [2]),
	.datac(\fifo_rx|head [2]),
	.datad(\fifo_rx|head [1]),
	.cin(gnd),
	.combout(\fifo_rx|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector6~2 .lut_mask = 16'h1482;
defparam \fifo_rx|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \fifo_rx|Selector6~3 (
// Equation(s):
// \fifo_rx|Selector6~3_combout  = (\fifo_rx|tail [0] & (!\fifo_rx|Selector6~1_combout  & (!\fifo_rx|head [0] & !\fifo_rx|Selector6~2_combout ))) # (!\fifo_rx|tail [0] & (\fifo_rx|Selector6~2_combout  & ((\fifo_rx|Selector6~1_combout ) # (\fifo_rx|head 
// [0]))))

	.dataa(\fifo_rx|tail [0]),
	.datab(\fifo_rx|Selector6~1_combout ),
	.datac(\fifo_rx|head [0]),
	.datad(\fifo_rx|Selector6~2_combout ),
	.cin(gnd),
	.combout(\fifo_rx|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector6~3 .lut_mask = 16'h5402;
defparam \fifo_rx|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \fifo_rx|always2~2 (
// Equation(s):
// \fifo_rx|always2~2_combout  = (\enq_rx~q  & (\fifo_rx|hasodata~q  & (!\deq_rx~q  & \fifo_rx|not_ring_full~q )))

	.dataa(\enq_rx~q ),
	.datab(\fifo_rx|hasodata~q ),
	.datac(\deq_rx~q ),
	.datad(\fifo_rx|not_ring_full~q ),
	.cin(gnd),
	.combout(\fifo_rx|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|always2~2 .lut_mask = 16'h0800;
defparam \fifo_rx|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \fifo_rx|Selector6~0 (
// Equation(s):
// \fifo_rx|Selector6~0_combout  = (\deq_rx~q  & !\enq_rx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\deq_rx~q ),
	.datad(\enq_rx~q ),
	.cin(gnd),
	.combout(\fifo_rx|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector6~0 .lut_mask = 16'h00F0;
defparam \fifo_rx|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \fifo_rx|Selector6~4 (
// Equation(s):
// \fifo_rx|Selector6~4_combout  = (\fifo_rx|Selector6~3_combout  & ((\fifo_rx|Selector6~0_combout ) # ((!\fifo_rx|always2~2_combout  & \fifo_rx|ring_empty~q )))) # (!\fifo_rx|Selector6~3_combout  & (!\fifo_rx|always2~2_combout  & (\fifo_rx|ring_empty~q )))

	.dataa(\fifo_rx|Selector6~3_combout ),
	.datab(\fifo_rx|always2~2_combout ),
	.datac(\fifo_rx|ring_empty~q ),
	.datad(\fifo_rx|Selector6~0_combout ),
	.cin(gnd),
	.combout(\fifo_rx|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|Selector6~4 .lut_mask = 16'hBA30;
defparam \fifo_rx|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \fifo_rx|ring_empty (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|Selector6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll_areset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|ring_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|ring_empty .is_wysiwyg = "true";
defparam \fifo_rx|ring_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \fifo_rx|head[2]~1 (
// Equation(s):
// \fifo_rx|head[2]~1_combout  = ((!\fifo_rx|ring_empty~q  & \deq_rx~q )) # (!\pll_areset_n~input_o )

	.dataa(\pll_areset_n~input_o ),
	.datab(\fifo_rx|ring_empty~q ),
	.datac(\deq_rx~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_rx|head[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|head[2]~1 .lut_mask = 16'h7575;
defparam \fifo_rx|head[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N5
dffeas \fifo_rx|head[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|head~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|head[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|head [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|head[0] .is_wysiwyg = "true";
defparam \fifo_rx|head[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneive_lcell_comb \fifo_rx|head~3 (
// Equation(s):
// \fifo_rx|head~3_combout  = (\pll_areset_n~input_o  & ((\fifo_rx|head [1] & (\fifo_rx|head [0] & !\fifo_rx|head [2])) # (!\fifo_rx|head [1] & ((\fifo_rx|head [2])))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|head [0]),
	.datac(\fifo_rx|head [2]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_rx|head~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|head~3 .lut_mask = 16'h5800;
defparam \fifo_rx|head~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N7
dffeas \fifo_rx|head[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|head~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|head[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|head [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|head[2] .is_wysiwyg = "true";
defparam \fifo_rx|head[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneive_lcell_comb \fifo_rx|head~0 (
// Equation(s):
// \fifo_rx|head~0_combout  = (\pll_areset_n~input_o  & ((\fifo_rx|head [0] & ((!\fifo_rx|head [1]))) # (!\fifo_rx|head [0] & (!\fifo_rx|head [2] & \fifo_rx|head [1]))))

	.dataa(\fifo_rx|head [2]),
	.datab(\fifo_rx|head [0]),
	.datac(\fifo_rx|head [1]),
	.datad(\pll_areset_n~input_o ),
	.cin(gnd),
	.combout(\fifo_rx|head~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|head~0 .lut_mask = 16'h1C00;
defparam \fifo_rx|head~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N11
dffeas \fifo_rx|head[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|head~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|head[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|head [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|head[1] .is_wysiwyg = "true";
defparam \fifo_rx|head[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneive_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\state_rx.t4~q  & ((\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [0]) # ((sub_0_rx[0] & \WideOr10~combout )))) # (!\state_rx.t4~q  & (((sub_0_rx[0] & \WideOr10~combout ))))

	.dataa(\state_rx.t4~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [0]),
	.datac(sub_0_rx[0]),
	.datad(\WideOr10~combout ),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'hF888;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N9
dffeas \sub_0_rx[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_0_rx[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_0_rx[0] .is_wysiwyg = "true";
defparam \sub_0_rx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneive_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = (\WideOr13~0_combout  & (\state_rx.t7~q  & ((sub_0_rx[0])))) # (!\WideOr13~0_combout  & ((d_in_rx[24]) # ((\state_rx.t7~q  & sub_0_rx[0]))))

	.dataa(\WideOr13~0_combout ),
	.datab(\state_rx.t7~q ),
	.datac(d_in_rx[24]),
	.datad(sub_0_rx[0]),
	.cin(gnd),
	.combout(\Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector73~0 .lut_mask = 16'hDC50;
defparam \Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N17
dffeas \d_in_rx[24] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d_in_rx[24]),
	.prn(vcc));
// synopsys translate_off
defparam \d_in_rx[24] .is_wysiwyg = "true";
defparam \d_in_rx[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \fifo_rx|arr~48feeder (
// Equation(s):
// \fifo_rx|arr~48feeder_combout  = d_in_rx[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[24]),
	.cin(gnd),
	.combout(\fifo_rx|arr~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~48feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \fifo_rx|D_OUT[31]~8 (
// Equation(s):
// \fifo_rx|D_OUT[31]~8_combout  = (\fifo_rx|ring_empty~q ) # (!\deq_rx~q )

	.dataa(gnd),
	.datab(\deq_rx~q ),
	.datac(gnd),
	.datad(\fifo_rx|ring_empty~q ),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[31]~8 .lut_mask = 16'hFF33;
defparam \fifo_rx|D_OUT[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \fifo_rx|arr~88 (
// Equation(s):
// \fifo_rx|arr~88_combout  = (!\fifo_rx|tail [0] & ((\fifo_rx|always2~2_combout ) # ((!\fifo_rx|D_OUT[31]~8_combout  & \enq_rx~q ))))

	.dataa(\fifo_rx|D_OUT[31]~8_combout ),
	.datab(\fifo_rx|tail [0]),
	.datac(\enq_rx~q ),
	.datad(\fifo_rx|always2~2_combout ),
	.cin(gnd),
	.combout(\fifo_rx|arr~88_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~88 .lut_mask = 16'h3310;
defparam \fifo_rx|arr~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \fifo_rx|arr~93 (
// Equation(s):
// \fifo_rx|arr~93_combout  = (\fifo_rx|tail [1] & (\fifo_rx|tail [2] & \fifo_rx|arr~88_combout ))

	.dataa(\fifo_rx|tail [1]),
	.datab(gnd),
	.datac(\fifo_rx|tail [2]),
	.datad(\fifo_rx|arr~88_combout ),
	.cin(gnd),
	.combout(\fifo_rx|arr~93_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~93 .lut_mask = 16'hA000;
defparam \fifo_rx|arr~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \fifo_rx|arr~48 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~48 .is_wysiwyg = "true";
defparam \fifo_rx|arr~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \fifo_rx|arr~94 (
// Equation(s):
// \fifo_rx|arr~94_combout  = (\fifo_rx|tail [2] & (!\fifo_rx|tail [1] & \fifo_rx|arr~88_combout ))

	.dataa(gnd),
	.datab(\fifo_rx|tail [2]),
	.datac(\fifo_rx|tail [1]),
	.datad(\fifo_rx|arr~88_combout ),
	.cin(gnd),
	.combout(\fifo_rx|arr~94_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~94 .lut_mask = 16'h0C00;
defparam \fifo_rx|arr~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N11
dffeas \fifo_rx|arr~32 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~32 .is_wysiwyg = "true";
defparam \fifo_rx|arr~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \fifo_rx|arr~58 (
// Equation(s):
// \fifo_rx|arr~58_combout  = (!\fifo_rx|head [0] & ((\fifo_rx|head [1] & (\fifo_rx|arr~48_q )) # (!\fifo_rx|head [1] & ((\fifo_rx|arr~32_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~48_q ),
	.datac(\fifo_rx|arr~32_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~58_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~58 .lut_mask = 16'h00D8;
defparam \fifo_rx|arr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \fifo_rx|always2~3 (
// Equation(s):
// \fifo_rx|always2~3_combout  = (\fifo_rx|always2~2_combout ) # ((\deq_rx~q  & (\enq_rx~q  & !\fifo_rx|ring_empty~q )))

	.dataa(\deq_rx~q ),
	.datab(\fifo_rx|always2~2_combout ),
	.datac(\enq_rx~q ),
	.datad(\fifo_rx|ring_empty~q ),
	.cin(gnd),
	.combout(\fifo_rx|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|always2~3 .lut_mask = 16'hCCEC;
defparam \fifo_rx|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \fifo_rx|arr~95 (
// Equation(s):
// \fifo_rx|arr~95_combout  = (!\fifo_rx|tail [1] & (\fifo_rx|always2~3_combout  & (\fifo_rx|tail [2] & \fifo_rx|tail [0])))

	.dataa(\fifo_rx|tail [1]),
	.datab(\fifo_rx|always2~3_combout ),
	.datac(\fifo_rx|tail [2]),
	.datad(\fifo_rx|tail [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~95_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~95 .lut_mask = 16'h4000;
defparam \fifo_rx|arr~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N17
dffeas \fifo_rx|arr~40 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~40 .is_wysiwyg = "true";
defparam \fifo_rx|arr~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \fifo_rx|arr~59 (
// Equation(s):
// \fifo_rx|arr~59_combout  = (\fifo_rx|arr~58_combout ) # ((!\fifo_rx|head [1] & (\fifo_rx|arr~40_q  & \fifo_rx|head [0])))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~58_combout ),
	.datac(\fifo_rx|arr~40_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~59_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~59 .lut_mask = 16'hDCCC;
defparam \fifo_rx|arr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \fifo_rx|arr~90 (
// Equation(s):
// \fifo_rx|arr~90_combout  = (!\fifo_rx|tail [1] & (\fifo_rx|always2~3_combout  & (!\fifo_rx|tail [2] & \fifo_rx|tail [0])))

	.dataa(\fifo_rx|tail [1]),
	.datab(\fifo_rx|always2~3_combout ),
	.datac(\fifo_rx|tail [2]),
	.datad(\fifo_rx|tail [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~90_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~90 .lut_mask = 16'h0400;
defparam \fifo_rx|arr~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \fifo_rx|arr~8 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~8 .is_wysiwyg = "true";
defparam \fifo_rx|arr~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \fifo_rx|arr~91 (
// Equation(s):
// \fifo_rx|arr~91_combout  = (!\fifo_rx|tail [2] & (!\fifo_rx|tail [1] & \fifo_rx|arr~88_combout ))

	.dataa(gnd),
	.datab(\fifo_rx|tail [2]),
	.datac(\fifo_rx|tail [1]),
	.datad(\fifo_rx|arr~88_combout ),
	.cin(gnd),
	.combout(\fifo_rx|arr~91_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~91 .lut_mask = 16'h0300;
defparam \fifo_rx|arr~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \fifo_rx|arr~0 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~0 .is_wysiwyg = "true";
defparam \fifo_rx|arr~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \fifo_rx|arr~56 (
// Equation(s):
// \fifo_rx|arr~56_combout  = (\fifo_rx|head [1] & (((\fifo_rx|head [0])))) # (!\fifo_rx|head [1] & ((\fifo_rx|head [0] & (\fifo_rx|arr~8_q )) # (!\fifo_rx|head [0] & ((\fifo_rx|arr~0_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~8_q ),
	.datac(\fifo_rx|arr~0_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~56_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~56 .lut_mask = 16'hEE50;
defparam \fifo_rx|arr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \fifo_rx|arr~89 (
// Equation(s):
// \fifo_rx|arr~89_combout  = (!\fifo_rx|tail [2] & (\fifo_rx|tail [1] & \fifo_rx|arr~88_combout ))

	.dataa(gnd),
	.datab(\fifo_rx|tail [2]),
	.datac(\fifo_rx|tail [1]),
	.datad(\fifo_rx|arr~88_combout ),
	.cin(gnd),
	.combout(\fifo_rx|arr~89_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~89 .lut_mask = 16'h3000;
defparam \fifo_rx|arr~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \fifo_rx|arr~16 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~16 .is_wysiwyg = "true";
defparam \fifo_rx|arr~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \fifo_rx|arr~92 (
// Equation(s):
// \fifo_rx|arr~92_combout  = (\fifo_rx|tail [1] & (\fifo_rx|always2~3_combout  & (!\fifo_rx|tail [2] & \fifo_rx|tail [0])))

	.dataa(\fifo_rx|tail [1]),
	.datab(\fifo_rx|always2~3_combout ),
	.datac(\fifo_rx|tail [2]),
	.datad(\fifo_rx|tail [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~92_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~92 .lut_mask = 16'h0800;
defparam \fifo_rx|arr~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N27
dffeas \fifo_rx|arr~24 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~24 .is_wysiwyg = "true";
defparam \fifo_rx|arr~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \fifo_rx|arr~57 (
// Equation(s):
// \fifo_rx|arr~57_combout  = (\fifo_rx|head [1] & ((\fifo_rx|arr~56_combout  & ((\fifo_rx|arr~24_q ))) # (!\fifo_rx|arr~56_combout  & (\fifo_rx|arr~16_q )))) # (!\fifo_rx|head [1] & (\fifo_rx|arr~56_combout ))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~56_combout ),
	.datac(\fifo_rx|arr~16_q ),
	.datad(\fifo_rx|arr~24_q ),
	.cin(gnd),
	.combout(\fifo_rx|arr~57_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~57 .lut_mask = 16'hEC64;
defparam \fifo_rx|arr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \fifo_rx|D_OUT[24]~0 (
// Equation(s):
// \fifo_rx|D_OUT[24]~0_combout  = (\fifo_rx|head [2] & (\fifo_rx|arr~59_combout )) # (!\fifo_rx|head [2] & ((\fifo_rx|arr~57_combout )))

	.dataa(\fifo_rx|arr~59_combout ),
	.datab(\fifo_rx|arr~57_combout ),
	.datac(gnd),
	.datad(\fifo_rx|head [2]),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[24]~0 .lut_mask = 16'hAACC;
defparam \fifo_rx|D_OUT[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \fifo_rx|D_OUT[31]~9 (
// Equation(s):
// \fifo_rx|D_OUT[31]~9_combout  = (\deq_rx~q  & (((\enq_rx~q ) # (!\fifo_rx|ring_empty~q )))) # (!\deq_rx~q  & (!\fifo_rx|hasodata~q  & (\enq_rx~q )))

	.dataa(\deq_rx~q ),
	.datab(\fifo_rx|hasodata~q ),
	.datac(\enq_rx~q ),
	.datad(\fifo_rx|ring_empty~q ),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[31]~9 .lut_mask = 16'hB0BA;
defparam \fifo_rx|D_OUT[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N9
dffeas \fifo_rx|D_OUT[24] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|D_OUT[24]~0_combout ),
	.asdata(d_in_rx[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fifo_rx|D_OUT[31]~8_combout ),
	.ena(\fifo_rx|D_OUT[31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|D_OUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|D_OUT[24] .is_wysiwyg = "true";
defparam \fifo_rx|D_OUT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneive_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\state_rx.t4~q  & ((\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [1]) # ((sub_0_rx[1] & \WideOr10~combout )))) # (!\state_rx.t4~q  & (((sub_0_rx[1] & \WideOr10~combout ))))

	.dataa(\state_rx.t4~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [1]),
	.datac(sub_0_rx[1]),
	.datad(\WideOr10~combout ),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'hF888;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N29
dffeas \sub_0_rx[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_0_rx[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_0_rx[1] .is_wysiwyg = "true";
defparam \sub_0_rx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneive_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = (\WideOr13~0_combout  & (\state_rx.t7~q  & ((sub_0_rx[1])))) # (!\WideOr13~0_combout  & ((d_in_rx[25]) # ((\state_rx.t7~q  & sub_0_rx[1]))))

	.dataa(\WideOr13~0_combout ),
	.datab(\state_rx.t7~q ),
	.datac(d_in_rx[25]),
	.datad(sub_0_rx[1]),
	.cin(gnd),
	.combout(\Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~0 .lut_mask = 16'hDC50;
defparam \Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N27
dffeas \d_in_rx[25] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d_in_rx[25]),
	.prn(vcc));
// synopsys translate_off
defparam \d_in_rx[25] .is_wysiwyg = "true";
defparam \d_in_rx[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \fifo_rx|arr~25feeder (
// Equation(s):
// \fifo_rx|arr~25feeder_combout  = d_in_rx[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[25]),
	.cin(gnd),
	.combout(\fifo_rx|arr~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~25feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N31
dffeas \fifo_rx|arr~25 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~25 .is_wysiwyg = "true";
defparam \fifo_rx|arr~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N15
dffeas \fifo_rx|arr~1 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~1 .is_wysiwyg = "true";
defparam \fifo_rx|arr~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \fifo_rx|arr~17feeder (
// Equation(s):
// \fifo_rx|arr~17feeder_combout  = d_in_rx[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[25]),
	.cin(gnd),
	.combout(\fifo_rx|arr~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~17feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \fifo_rx|arr~17 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~17 .is_wysiwyg = "true";
defparam \fifo_rx|arr~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \fifo_rx|arr~60 (
// Equation(s):
// \fifo_rx|arr~60_combout  = (\fifo_rx|head [1] & ((\fifo_rx|head [0]) # ((\fifo_rx|arr~17_q )))) # (!\fifo_rx|head [1] & (!\fifo_rx|head [0] & (\fifo_rx|arr~1_q )))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|head [0]),
	.datac(\fifo_rx|arr~1_q ),
	.datad(\fifo_rx|arr~17_q ),
	.cin(gnd),
	.combout(\fifo_rx|arr~60_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~60 .lut_mask = 16'hBA98;
defparam \fifo_rx|arr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \fifo_rx|arr~9 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~9 .is_wysiwyg = "true";
defparam \fifo_rx|arr~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \fifo_rx|arr~61 (
// Equation(s):
// \fifo_rx|arr~61_combout  = (\fifo_rx|arr~60_combout  & ((\fifo_rx|arr~25_q ) # ((!\fifo_rx|head [0])))) # (!\fifo_rx|arr~60_combout  & (((\fifo_rx|arr~9_q  & \fifo_rx|head [0]))))

	.dataa(\fifo_rx|arr~25_q ),
	.datab(\fifo_rx|arr~60_combout ),
	.datac(\fifo_rx|arr~9_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~61_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~61 .lut_mask = 16'hB8CC;
defparam \fifo_rx|arr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \fifo_rx|arr~49feeder (
// Equation(s):
// \fifo_rx|arr~49feeder_combout  = d_in_rx[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[25]),
	.cin(gnd),
	.combout(\fifo_rx|arr~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~49feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N5
dffeas \fifo_rx|arr~49 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~49 .is_wysiwyg = "true";
defparam \fifo_rx|arr~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N31
dffeas \fifo_rx|arr~33 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~33 .is_wysiwyg = "true";
defparam \fifo_rx|arr~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \fifo_rx|arr~62 (
// Equation(s):
// \fifo_rx|arr~62_combout  = (!\fifo_rx|head [0] & ((\fifo_rx|head [1] & (\fifo_rx|arr~49_q )) # (!\fifo_rx|head [1] & ((\fifo_rx|arr~33_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~49_q ),
	.datac(\fifo_rx|arr~33_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~62_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~62 .lut_mask = 16'h00D8;
defparam \fifo_rx|arr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N19
dffeas \fifo_rx|arr~41 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~41 .is_wysiwyg = "true";
defparam \fifo_rx|arr~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \fifo_rx|arr~63 (
// Equation(s):
// \fifo_rx|arr~63_combout  = (\fifo_rx|arr~62_combout ) # ((!\fifo_rx|head [1] & (\fifo_rx|arr~41_q  & \fifo_rx|head [0])))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~62_combout ),
	.datac(\fifo_rx|arr~41_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~63_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~63 .lut_mask = 16'hDCCC;
defparam \fifo_rx|arr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \fifo_rx|D_OUT[25]~1 (
// Equation(s):
// \fifo_rx|D_OUT[25]~1_combout  = (\fifo_rx|head [2] & ((\fifo_rx|arr~63_combout ))) # (!\fifo_rx|head [2] & (\fifo_rx|arr~61_combout ))

	.dataa(\fifo_rx|arr~61_combout ),
	.datab(\fifo_rx|arr~63_combout ),
	.datac(gnd),
	.datad(\fifo_rx|head [2]),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[25]~1 .lut_mask = 16'hCCAA;
defparam \fifo_rx|D_OUT[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N27
dffeas \fifo_rx|D_OUT[25] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|D_OUT[25]~1_combout ),
	.asdata(d_in_rx[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fifo_rx|D_OUT[31]~8_combout ),
	.ena(\fifo_rx|D_OUT[31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|D_OUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|D_OUT[25] .is_wysiwyg = "true";
defparam \fifo_rx|D_OUT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\state_rx.t4~q  & ((\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [2]) # ((sub_0_rx[2] & \WideOr10~combout )))) # (!\state_rx.t4~q  & (((sub_0_rx[2] & \WideOr10~combout ))))

	.dataa(\state_rx.t4~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [2]),
	.datac(sub_0_rx[2]),
	.datad(\WideOr10~combout ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hF888;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N7
dffeas \sub_0_rx[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_0_rx[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_0_rx[2] .is_wysiwyg = "true";
defparam \sub_0_rx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneive_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = (\WideOr13~0_combout  & (\state_rx.t7~q  & ((sub_0_rx[2])))) # (!\WideOr13~0_combout  & ((d_in_rx[26]) # ((\state_rx.t7~q  & sub_0_rx[2]))))

	.dataa(\WideOr13~0_combout ),
	.datab(\state_rx.t7~q ),
	.datac(d_in_rx[26]),
	.datad(sub_0_rx[2]),
	.cin(gnd),
	.combout(\Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~0 .lut_mask = 16'hDC50;
defparam \Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N5
dffeas \d_in_rx[26] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d_in_rx[26]),
	.prn(vcc));
// synopsys translate_off
defparam \d_in_rx[26] .is_wysiwyg = "true";
defparam \d_in_rx[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N19
dffeas \fifo_rx|arr~26 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~26 .is_wysiwyg = "true";
defparam \fifo_rx|arr~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \fifo_rx|arr~18 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~18 .is_wysiwyg = "true";
defparam \fifo_rx|arr~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \fifo_rx|arr~10 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~10 .is_wysiwyg = "true";
defparam \fifo_rx|arr~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \fifo_rx|arr~2 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~2 .is_wysiwyg = "true";
defparam \fifo_rx|arr~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \fifo_rx|arr~64 (
// Equation(s):
// \fifo_rx|arr~64_combout  = (\fifo_rx|head [1] & (((\fifo_rx|head [0])))) # (!\fifo_rx|head [1] & ((\fifo_rx|head [0] & (\fifo_rx|arr~10_q )) # (!\fifo_rx|head [0] & ((\fifo_rx|arr~2_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~10_q ),
	.datac(\fifo_rx|arr~2_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~64_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~64 .lut_mask = 16'hEE50;
defparam \fifo_rx|arr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \fifo_rx|arr~65 (
// Equation(s):
// \fifo_rx|arr~65_combout  = (\fifo_rx|head [1] & ((\fifo_rx|arr~64_combout  & (\fifo_rx|arr~26_q )) # (!\fifo_rx|arr~64_combout  & ((\fifo_rx|arr~18_q ))))) # (!\fifo_rx|head [1] & (((\fifo_rx|arr~64_combout ))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~26_q ),
	.datac(\fifo_rx|arr~18_q ),
	.datad(\fifo_rx|arr~64_combout ),
	.cin(gnd),
	.combout(\fifo_rx|arr~65_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~65 .lut_mask = 16'hDDA0;
defparam \fifo_rx|arr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \fifo_rx|arr~50feeder (
// Equation(s):
// \fifo_rx|arr~50feeder_combout  = d_in_rx[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[26]),
	.cin(gnd),
	.combout(\fifo_rx|arr~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~50feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N9
dffeas \fifo_rx|arr~50 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~50 .is_wysiwyg = "true";
defparam \fifo_rx|arr~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N19
dffeas \fifo_rx|arr~34 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~34 .is_wysiwyg = "true";
defparam \fifo_rx|arr~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \fifo_rx|arr~66 (
// Equation(s):
// \fifo_rx|arr~66_combout  = (!\fifo_rx|head [0] & ((\fifo_rx|head [1] & (\fifo_rx|arr~50_q )) # (!\fifo_rx|head [1] & ((\fifo_rx|arr~34_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~50_q ),
	.datac(\fifo_rx|arr~34_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~66_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~66 .lut_mask = 16'h00D8;
defparam \fifo_rx|arr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N5
dffeas \fifo_rx|arr~42 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~42 .is_wysiwyg = "true";
defparam \fifo_rx|arr~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \fifo_rx|arr~67 (
// Equation(s):
// \fifo_rx|arr~67_combout  = (\fifo_rx|arr~66_combout ) # ((!\fifo_rx|head [1] & (\fifo_rx|arr~42_q  & \fifo_rx|head [0])))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~66_combout ),
	.datac(\fifo_rx|arr~42_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~67_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~67 .lut_mask = 16'hDCCC;
defparam \fifo_rx|arr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \fifo_rx|D_OUT[26]~2 (
// Equation(s):
// \fifo_rx|D_OUT[26]~2_combout  = (\fifo_rx|head [2] & ((\fifo_rx|arr~67_combout ))) # (!\fifo_rx|head [2] & (\fifo_rx|arr~65_combout ))

	.dataa(\fifo_rx|arr~65_combout ),
	.datab(\fifo_rx|arr~67_combout ),
	.datac(gnd),
	.datad(\fifo_rx|head [2]),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[26]~2 .lut_mask = 16'hCCAA;
defparam \fifo_rx|D_OUT[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N29
dffeas \fifo_rx|D_OUT[26] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|D_OUT[26]~2_combout ),
	.asdata(d_in_rx[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fifo_rx|D_OUT[31]~8_combout ),
	.ena(\fifo_rx|D_OUT[31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|D_OUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|D_OUT[26] .is_wysiwyg = "true";
defparam \fifo_rx|D_OUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\state_rx.t4~q  & ((\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [3]) # ((sub_0_rx[3] & \WideOr10~combout )))) # (!\state_rx.t4~q  & (((sub_0_rx[3] & \WideOr10~combout ))))

	.dataa(\state_rx.t4~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [3]),
	.datac(sub_0_rx[3]),
	.datad(\WideOr10~combout ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hF888;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N25
dffeas \sub_0_rx[3] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_0_rx[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_0_rx[3] .is_wysiwyg = "true";
defparam \sub_0_rx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneive_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = (\WideOr13~0_combout  & (\state_rx.t7~q  & ((sub_0_rx[3])))) # (!\WideOr13~0_combout  & ((d_in_rx[27]) # ((\state_rx.t7~q  & sub_0_rx[3]))))

	.dataa(\WideOr13~0_combout ),
	.datab(\state_rx.t7~q ),
	.datac(d_in_rx[27]),
	.datad(sub_0_rx[3]),
	.cin(gnd),
	.combout(\Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~0 .lut_mask = 16'hDC50;
defparam \Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N31
dffeas \d_in_rx[27] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d_in_rx[27]),
	.prn(vcc));
// synopsys translate_off
defparam \d_in_rx[27] .is_wysiwyg = "true";
defparam \d_in_rx[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \fifo_rx|arr~19 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~19 .is_wysiwyg = "true";
defparam \fifo_rx|arr~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \fifo_rx|arr~3 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~3 .is_wysiwyg = "true";
defparam \fifo_rx|arr~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \fifo_rx|arr~68 (
// Equation(s):
// \fifo_rx|arr~68_combout  = (\fifo_rx|head [1] & ((\fifo_rx|arr~19_q ) # ((\fifo_rx|head [0])))) # (!\fifo_rx|head [1] & (((\fifo_rx|arr~3_q  & !\fifo_rx|head [0]))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~19_q ),
	.datac(\fifo_rx|arr~3_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~68_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~68 .lut_mask = 16'hAAD8;
defparam \fifo_rx|arr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N15
dffeas \fifo_rx|arr~27 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~27 .is_wysiwyg = "true";
defparam \fifo_rx|arr~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N5
dffeas \fifo_rx|arr~11 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~11 .is_wysiwyg = "true";
defparam \fifo_rx|arr~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \fifo_rx|arr~69 (
// Equation(s):
// \fifo_rx|arr~69_combout  = (\fifo_rx|arr~68_combout  & ((\fifo_rx|arr~27_q ) # ((!\fifo_rx|head [0])))) # (!\fifo_rx|arr~68_combout  & (((\fifo_rx|arr~11_q  & \fifo_rx|head [0]))))

	.dataa(\fifo_rx|arr~68_combout ),
	.datab(\fifo_rx|arr~27_q ),
	.datac(\fifo_rx|arr~11_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~69_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~69 .lut_mask = 16'hD8AA;
defparam \fifo_rx|arr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \fifo_rx|arr~51feeder (
// Equation(s):
// \fifo_rx|arr~51feeder_combout  = d_in_rx[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[27]),
	.cin(gnd),
	.combout(\fifo_rx|arr~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~51feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N21
dffeas \fifo_rx|arr~51 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~51 .is_wysiwyg = "true";
defparam \fifo_rx|arr~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N15
dffeas \fifo_rx|arr~35 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~35 .is_wysiwyg = "true";
defparam \fifo_rx|arr~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \fifo_rx|arr~70 (
// Equation(s):
// \fifo_rx|arr~70_combout  = (!\fifo_rx|head [0] & ((\fifo_rx|head [1] & (\fifo_rx|arr~51_q )) # (!\fifo_rx|head [1] & ((\fifo_rx|arr~35_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~51_q ),
	.datac(\fifo_rx|arr~35_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~70_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~70 .lut_mask = 16'h00D8;
defparam \fifo_rx|arr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N31
dffeas \fifo_rx|arr~43 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~43 .is_wysiwyg = "true";
defparam \fifo_rx|arr~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \fifo_rx|arr~71 (
// Equation(s):
// \fifo_rx|arr~71_combout  = (\fifo_rx|arr~70_combout ) # ((!\fifo_rx|head [1] & (\fifo_rx|arr~43_q  & \fifo_rx|head [0])))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~70_combout ),
	.datac(\fifo_rx|arr~43_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~71_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~71 .lut_mask = 16'hDCCC;
defparam \fifo_rx|arr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \fifo_rx|D_OUT[27]~3 (
// Equation(s):
// \fifo_rx|D_OUT[27]~3_combout  = (\fifo_rx|head [2] & ((\fifo_rx|arr~71_combout ))) # (!\fifo_rx|head [2] & (\fifo_rx|arr~69_combout ))

	.dataa(\fifo_rx|arr~69_combout ),
	.datab(\fifo_rx|head [2]),
	.datac(gnd),
	.datad(\fifo_rx|arr~71_combout ),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[27]~3 .lut_mask = 16'hEE22;
defparam \fifo_rx|D_OUT[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N15
dffeas \fifo_rx|D_OUT[27] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|D_OUT[27]~3_combout ),
	.asdata(d_in_rx[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fifo_rx|D_OUT[31]~8_combout ),
	.ena(\fifo_rx|D_OUT[31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|D_OUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|D_OUT[27] .is_wysiwyg = "true";
defparam \fifo_rx|D_OUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\state_rx.t4~q  & ((\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [4]) # ((sub_0_rx[4] & \WideOr10~combout )))) # (!\state_rx.t4~q  & (((sub_0_rx[4] & \WideOr10~combout ))))

	.dataa(\state_rx.t4~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [4]),
	.datac(sub_0_rx[4]),
	.datad(\WideOr10~combout ),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hF888;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N19
dffeas \sub_0_rx[4] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_0_rx[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_0_rx[4] .is_wysiwyg = "true";
defparam \sub_0_rx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneive_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\WideOr13~0_combout  & (\state_rx.t7~q  & ((sub_0_rx[4])))) # (!\WideOr13~0_combout  & ((d_in_rx[28]) # ((\state_rx.t7~q  & sub_0_rx[4]))))

	.dataa(\WideOr13~0_combout ),
	.datab(\state_rx.t7~q ),
	.datac(d_in_rx[28]),
	.datad(sub_0_rx[4]),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'hDC50;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N1
dffeas \d_in_rx[28] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d_in_rx[28]),
	.prn(vcc));
// synopsys translate_off
defparam \d_in_rx[28] .is_wysiwyg = "true";
defparam \d_in_rx[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \fifo_rx|arr~28feeder (
// Equation(s):
// \fifo_rx|arr~28feeder_combout  = d_in_rx[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[28]),
	.cin(gnd),
	.combout(\fifo_rx|arr~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~28feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N3
dffeas \fifo_rx|arr~28 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~28 .is_wysiwyg = "true";
defparam \fifo_rx|arr~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \fifo_rx|arr~20 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~20 .is_wysiwyg = "true";
defparam \fifo_rx|arr~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \fifo_rx|arr~12 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~12 .is_wysiwyg = "true";
defparam \fifo_rx|arr~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \fifo_rx|arr~4 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~4 .is_wysiwyg = "true";
defparam \fifo_rx|arr~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \fifo_rx|arr~72 (
// Equation(s):
// \fifo_rx|arr~72_combout  = (\fifo_rx|head [1] & (((\fifo_rx|head [0])))) # (!\fifo_rx|head [1] & ((\fifo_rx|head [0] & (\fifo_rx|arr~12_q )) # (!\fifo_rx|head [0] & ((\fifo_rx|arr~4_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~12_q ),
	.datac(\fifo_rx|arr~4_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~72_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~72 .lut_mask = 16'hEE50;
defparam \fifo_rx|arr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \fifo_rx|arr~73 (
// Equation(s):
// \fifo_rx|arr~73_combout  = (\fifo_rx|head [1] & ((\fifo_rx|arr~72_combout  & (\fifo_rx|arr~28_q )) # (!\fifo_rx|arr~72_combout  & ((\fifo_rx|arr~20_q ))))) # (!\fifo_rx|head [1] & (((\fifo_rx|arr~72_combout ))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~28_q ),
	.datac(\fifo_rx|arr~20_q ),
	.datad(\fifo_rx|arr~72_combout ),
	.cin(gnd),
	.combout(\fifo_rx|arr~73_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~73 .lut_mask = 16'hDDA0;
defparam \fifo_rx|arr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \fifo_rx|arr~52 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~52 .is_wysiwyg = "true";
defparam \fifo_rx|arr~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N3
dffeas \fifo_rx|arr~36 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~36 .is_wysiwyg = "true";
defparam \fifo_rx|arr~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \fifo_rx|arr~74 (
// Equation(s):
// \fifo_rx|arr~74_combout  = (!\fifo_rx|head [0] & ((\fifo_rx|head [1] & (\fifo_rx|arr~52_q )) # (!\fifo_rx|head [1] & ((\fifo_rx|arr~36_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~52_q ),
	.datac(\fifo_rx|arr~36_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~74_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~74 .lut_mask = 16'h00D8;
defparam \fifo_rx|arr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N1
dffeas \fifo_rx|arr~44 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~44 .is_wysiwyg = "true";
defparam \fifo_rx|arr~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \fifo_rx|arr~75 (
// Equation(s):
// \fifo_rx|arr~75_combout  = (\fifo_rx|arr~74_combout ) # ((!\fifo_rx|head [1] & (\fifo_rx|arr~44_q  & \fifo_rx|head [0])))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~74_combout ),
	.datac(\fifo_rx|arr~44_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~75_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~75 .lut_mask = 16'hDCCC;
defparam \fifo_rx|arr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \fifo_rx|D_OUT[28]~4 (
// Equation(s):
// \fifo_rx|D_OUT[28]~4_combout  = (\fifo_rx|head [2] & ((\fifo_rx|arr~75_combout ))) # (!\fifo_rx|head [2] & (\fifo_rx|arr~73_combout ))

	.dataa(\fifo_rx|arr~73_combout ),
	.datab(\fifo_rx|arr~75_combout ),
	.datac(gnd),
	.datad(\fifo_rx|head [2]),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[28]~4 .lut_mask = 16'hCCAA;
defparam \fifo_rx|D_OUT[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N17
dffeas \fifo_rx|D_OUT[28] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|D_OUT[28]~4_combout ),
	.asdata(d_in_rx[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fifo_rx|D_OUT[31]~8_combout ),
	.ena(\fifo_rx|D_OUT[31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|D_OUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|D_OUT[28] .is_wysiwyg = "true";
defparam \fifo_rx|D_OUT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\state_rx.t4~q  & ((\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [5]) # ((sub_0_rx[5] & \WideOr10~combout )))) # (!\state_rx.t4~q  & (((sub_0_rx[5] & \WideOr10~combout ))))

	.dataa(\state_rx.t4~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [5]),
	.datac(sub_0_rx[5]),
	.datad(\WideOr10~combout ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hF888;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N21
dffeas \sub_0_rx[5] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_0_rx[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_0_rx[5] .is_wysiwyg = "true";
defparam \sub_0_rx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneive_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (\WideOr13~0_combout  & (\state_rx.t7~q  & ((sub_0_rx[5])))) # (!\WideOr13~0_combout  & ((d_in_rx[29]) # ((\state_rx.t7~q  & sub_0_rx[5]))))

	.dataa(\WideOr13~0_combout ),
	.datab(\state_rx.t7~q ),
	.datac(d_in_rx[29]),
	.datad(sub_0_rx[5]),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'hDC50;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N11
dffeas \d_in_rx[29] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d_in_rx[29]),
	.prn(vcc));
// synopsys translate_off
defparam \d_in_rx[29] .is_wysiwyg = "true";
defparam \d_in_rx[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N29
dffeas \fifo_rx|arr~21 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~21 .is_wysiwyg = "true";
defparam \fifo_rx|arr~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N23
dffeas \fifo_rx|arr~5 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~5 .is_wysiwyg = "true";
defparam \fifo_rx|arr~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \fifo_rx|arr~76 (
// Equation(s):
// \fifo_rx|arr~76_combout  = (\fifo_rx|head [1] & ((\fifo_rx|arr~21_q ) # ((\fifo_rx|head [0])))) # (!\fifo_rx|head [1] & (((\fifo_rx|arr~5_q  & !\fifo_rx|head [0]))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~21_q ),
	.datac(\fifo_rx|arr~5_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~76_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~76 .lut_mask = 16'hAAD8;
defparam \fifo_rx|arr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \fifo_rx|arr~29 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~29 .is_wysiwyg = "true";
defparam \fifo_rx|arr~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N21
dffeas \fifo_rx|arr~13 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~13 .is_wysiwyg = "true";
defparam \fifo_rx|arr~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \fifo_rx|arr~77 (
// Equation(s):
// \fifo_rx|arr~77_combout  = (\fifo_rx|arr~76_combout  & ((\fifo_rx|arr~29_q ) # ((!\fifo_rx|head [0])))) # (!\fifo_rx|arr~76_combout  & (((\fifo_rx|arr~13_q  & \fifo_rx|head [0]))))

	.dataa(\fifo_rx|arr~76_combout ),
	.datab(\fifo_rx|arr~29_q ),
	.datac(\fifo_rx|arr~13_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~77_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~77 .lut_mask = 16'hD8AA;
defparam \fifo_rx|arr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N7
dffeas \fifo_rx|arr~37 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~37 .is_wysiwyg = "true";
defparam \fifo_rx|arr~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N13
dffeas \fifo_rx|arr~53 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~53 .is_wysiwyg = "true";
defparam \fifo_rx|arr~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \fifo_rx|arr~78 (
// Equation(s):
// \fifo_rx|arr~78_combout  = (!\fifo_rx|head [0] & ((\fifo_rx|head [1] & ((\fifo_rx|arr~53_q ))) # (!\fifo_rx|head [1] & (\fifo_rx|arr~37_q ))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|head [0]),
	.datac(\fifo_rx|arr~37_q ),
	.datad(\fifo_rx|arr~53_q ),
	.cin(gnd),
	.combout(\fifo_rx|arr~78_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~78 .lut_mask = 16'h3210;
defparam \fifo_rx|arr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N11
dffeas \fifo_rx|arr~45 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~45 .is_wysiwyg = "true";
defparam \fifo_rx|arr~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \fifo_rx|arr~79 (
// Equation(s):
// \fifo_rx|arr~79_combout  = (\fifo_rx|arr~78_combout ) # ((!\fifo_rx|head [1] & (\fifo_rx|arr~45_q  & \fifo_rx|head [0])))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~78_combout ),
	.datac(\fifo_rx|arr~45_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~79_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~79 .lut_mask = 16'hDCCC;
defparam \fifo_rx|arr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \fifo_rx|D_OUT[29]~5 (
// Equation(s):
// \fifo_rx|D_OUT[29]~5_combout  = (\fifo_rx|head [2] & ((\fifo_rx|arr~79_combout ))) # (!\fifo_rx|head [2] & (\fifo_rx|arr~77_combout ))

	.dataa(\fifo_rx|arr~77_combout ),
	.datab(\fifo_rx|arr~79_combout ),
	.datac(gnd),
	.datad(\fifo_rx|head [2]),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[29]~5 .lut_mask = 16'hCCAA;
defparam \fifo_rx|D_OUT[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N3
dffeas \fifo_rx|D_OUT[29] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|D_OUT[29]~5_combout ),
	.asdata(d_in_rx[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fifo_rx|D_OUT[31]~8_combout ),
	.ena(\fifo_rx|D_OUT[31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|D_OUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|D_OUT[29] .is_wysiwyg = "true";
defparam \fifo_rx|D_OUT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\state_rx.t4~q  & ((\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [6]) # ((sub_0_rx[6] & \WideOr10~combout )))) # (!\state_rx.t4~q  & (((sub_0_rx[6] & \WideOr10~combout ))))

	.dataa(\state_rx.t4~q ),
	.datab(\rx1|ALTLVDS_RX_component|auto_generated|rx_reg [6]),
	.datac(sub_0_rx[6]),
	.datad(\WideOr10~combout ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hF888;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N15
dffeas \sub_0_rx[6] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sub_0_rx[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_0_rx[6] .is_wysiwyg = "true";
defparam \sub_0_rx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (\WideOr13~0_combout  & (\state_rx.t7~q  & ((sub_0_rx[6])))) # (!\WideOr13~0_combout  & ((d_in_rx[30]) # ((\state_rx.t7~q  & sub_0_rx[6]))))

	.dataa(\WideOr13~0_combout ),
	.datab(\state_rx.t7~q ),
	.datac(d_in_rx[30]),
	.datad(sub_0_rx[6]),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'hDC50;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N13
dffeas \d_in_rx[30] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d_in_rx[30]),
	.prn(vcc));
// synopsys translate_off
defparam \d_in_rx[30] .is_wysiwyg = "true";
defparam \d_in_rx[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \fifo_rx|arr~14 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~14 .is_wysiwyg = "true";
defparam \fifo_rx|arr~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \fifo_rx|arr~6 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~6 .is_wysiwyg = "true";
defparam \fifo_rx|arr~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \fifo_rx|arr~80 (
// Equation(s):
// \fifo_rx|arr~80_combout  = (\fifo_rx|head [1] & (((\fifo_rx|head [0])))) # (!\fifo_rx|head [1] & ((\fifo_rx|head [0] & (\fifo_rx|arr~14_q )) # (!\fifo_rx|head [0] & ((\fifo_rx|arr~6_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~14_q ),
	.datac(\fifo_rx|arr~6_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~80_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~80 .lut_mask = 16'hEE50;
defparam \fifo_rx|arr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N25
dffeas \fifo_rx|arr~22 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~22 .is_wysiwyg = "true";
defparam \fifo_rx|arr~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \fifo_rx|arr~30feeder (
// Equation(s):
// \fifo_rx|arr~30feeder_combout  = d_in_rx[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[30]),
	.cin(gnd),
	.combout(\fifo_rx|arr~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~30feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N11
dffeas \fifo_rx|arr~30 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~30 .is_wysiwyg = "true";
defparam \fifo_rx|arr~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \fifo_rx|arr~81 (
// Equation(s):
// \fifo_rx|arr~81_combout  = (\fifo_rx|head [1] & ((\fifo_rx|arr~80_combout  & ((\fifo_rx|arr~30_q ))) # (!\fifo_rx|arr~80_combout  & (\fifo_rx|arr~22_q )))) # (!\fifo_rx|head [1] & (\fifo_rx|arr~80_combout ))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~80_combout ),
	.datac(\fifo_rx|arr~22_q ),
	.datad(\fifo_rx|arr~30_q ),
	.cin(gnd),
	.combout(\fifo_rx|arr~81_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~81 .lut_mask = 16'hEC64;
defparam \fifo_rx|arr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N1
dffeas \fifo_rx|arr~54 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~54 .is_wysiwyg = "true";
defparam \fifo_rx|arr~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N27
dffeas \fifo_rx|arr~38 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~38 .is_wysiwyg = "true";
defparam \fifo_rx|arr~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \fifo_rx|arr~82 (
// Equation(s):
// \fifo_rx|arr~82_combout  = (!\fifo_rx|head [0] & ((\fifo_rx|head [1] & (\fifo_rx|arr~54_q )) # (!\fifo_rx|head [1] & ((\fifo_rx|arr~38_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~54_q ),
	.datac(\fifo_rx|arr~38_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~82_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~82 .lut_mask = 16'h00D8;
defparam \fifo_rx|arr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \fifo_rx|arr~46 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~46 .is_wysiwyg = "true";
defparam \fifo_rx|arr~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \fifo_rx|arr~83 (
// Equation(s):
// \fifo_rx|arr~83_combout  = (\fifo_rx|arr~82_combout ) # ((!\fifo_rx|head [1] & (\fifo_rx|arr~46_q  & \fifo_rx|head [0])))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~82_combout ),
	.datac(\fifo_rx|arr~46_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~83_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~83 .lut_mask = 16'hDCCC;
defparam \fifo_rx|arr~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \fifo_rx|D_OUT[30]~6 (
// Equation(s):
// \fifo_rx|D_OUT[30]~6_combout  = (\fifo_rx|head [2] & ((\fifo_rx|arr~83_combout ))) # (!\fifo_rx|head [2] & (\fifo_rx|arr~81_combout ))

	.dataa(\fifo_rx|arr~81_combout ),
	.datab(\fifo_rx|arr~83_combout ),
	.datac(gnd),
	.datad(\fifo_rx|head [2]),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[30]~6 .lut_mask = 16'hCCAA;
defparam \fifo_rx|D_OUT[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N21
dffeas \fifo_rx|D_OUT[30] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|D_OUT[30]~6_combout ),
	.asdata(d_in_rx[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fifo_rx|D_OUT[31]~8_combout ),
	.ena(\fifo_rx|D_OUT[31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|D_OUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|D_OUT[30] .is_wysiwyg = "true";
defparam \fifo_rx|D_OUT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\WideOr13~0_combout  & (\state_rx.t7~q  & ((sub_0_rx[7])))) # (!\WideOr13~0_combout  & ((d_in_rx[31]) # ((\state_rx.t7~q  & sub_0_rx[7]))))

	.dataa(\WideOr13~0_combout ),
	.datab(\state_rx.t7~q ),
	.datac(d_in_rx[31]),
	.datad(sub_0_rx[7]),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'hDC50;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N23
dffeas \d_in_rx[31] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_areset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d_in_rx[31]),
	.prn(vcc));
// synopsys translate_off
defparam \d_in_rx[31] .is_wysiwyg = "true";
defparam \d_in_rx[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \fifo_rx|arr~55feeder (
// Equation(s):
// \fifo_rx|arr~55feeder_combout  = d_in_rx[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[31]),
	.cin(gnd),
	.combout(\fifo_rx|arr~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~55feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N29
dffeas \fifo_rx|arr~55 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~55 .is_wysiwyg = "true";
defparam \fifo_rx|arr~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N23
dffeas \fifo_rx|arr~39 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~39 .is_wysiwyg = "true";
defparam \fifo_rx|arr~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \fifo_rx|arr~86 (
// Equation(s):
// \fifo_rx|arr~86_combout  = (!\fifo_rx|head [0] & ((\fifo_rx|head [1] & (\fifo_rx|arr~55_q )) # (!\fifo_rx|head [1] & ((\fifo_rx|arr~39_q )))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~55_q ),
	.datac(\fifo_rx|arr~39_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~86_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~86 .lut_mask = 16'h00D8;
defparam \fifo_rx|arr~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N23
dffeas \fifo_rx|arr~47 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~47 .is_wysiwyg = "true";
defparam \fifo_rx|arr~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \fifo_rx|arr~87 (
// Equation(s):
// \fifo_rx|arr~87_combout  = (\fifo_rx|arr~86_combout ) # ((!\fifo_rx|head [1] & (\fifo_rx|arr~47_q  & \fifo_rx|head [0])))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~86_combout ),
	.datac(\fifo_rx|arr~47_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~87_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~87 .lut_mask = 16'hDCCC;
defparam \fifo_rx|arr~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \fifo_rx|arr~23feeder (
// Equation(s):
// \fifo_rx|arr~23feeder_combout  = d_in_rx[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[31]),
	.cin(gnd),
	.combout(\fifo_rx|arr~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~23feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N21
dffeas \fifo_rx|arr~23 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~23 .is_wysiwyg = "true";
defparam \fifo_rx|arr~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N31
dffeas \fifo_rx|arr~7 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~7 .is_wysiwyg = "true";
defparam \fifo_rx|arr~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \fifo_rx|arr~84 (
// Equation(s):
// \fifo_rx|arr~84_combout  = (\fifo_rx|head [1] & ((\fifo_rx|arr~23_q ) # ((\fifo_rx|head [0])))) # (!\fifo_rx|head [1] & (((\fifo_rx|arr~7_q  & !\fifo_rx|head [0]))))

	.dataa(\fifo_rx|head [1]),
	.datab(\fifo_rx|arr~23_q ),
	.datac(\fifo_rx|arr~7_q ),
	.datad(\fifo_rx|head [0]),
	.cin(gnd),
	.combout(\fifo_rx|arr~84_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~84 .lut_mask = 16'hAAD8;
defparam \fifo_rx|arr~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \fifo_rx|arr~15 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(d_in_rx[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_rx|arr~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~15 .is_wysiwyg = "true";
defparam \fifo_rx|arr~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \fifo_rx|arr~31feeder (
// Equation(s):
// \fifo_rx|arr~31feeder_combout  = d_in_rx[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(d_in_rx[31]),
	.cin(gnd),
	.combout(\fifo_rx|arr~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~31feeder .lut_mask = 16'hFF00;
defparam \fifo_rx|arr~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N7
dffeas \fifo_rx|arr~31 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|arr~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_rx|arr~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|arr~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|arr~31 .is_wysiwyg = "true";
defparam \fifo_rx|arr~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \fifo_rx|arr~85 (
// Equation(s):
// \fifo_rx|arr~85_combout  = (\fifo_rx|arr~84_combout  & (((\fifo_rx|arr~31_q )) # (!\fifo_rx|head [0]))) # (!\fifo_rx|arr~84_combout  & (\fifo_rx|head [0] & (\fifo_rx|arr~15_q )))

	.dataa(\fifo_rx|arr~84_combout ),
	.datab(\fifo_rx|head [0]),
	.datac(\fifo_rx|arr~15_q ),
	.datad(\fifo_rx|arr~31_q ),
	.cin(gnd),
	.combout(\fifo_rx|arr~85_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|arr~85 .lut_mask = 16'hEA62;
defparam \fifo_rx|arr~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \fifo_rx|D_OUT[31]~7 (
// Equation(s):
// \fifo_rx|D_OUT[31]~7_combout  = (\fifo_rx|head [2] & (\fifo_rx|arr~87_combout )) # (!\fifo_rx|head [2] & ((\fifo_rx|arr~85_combout )))

	.dataa(\fifo_rx|arr~87_combout ),
	.datab(\fifo_rx|arr~85_combout ),
	.datac(gnd),
	.datad(\fifo_rx|head [2]),
	.cin(gnd),
	.combout(\fifo_rx|D_OUT[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_rx|D_OUT[31]~7 .lut_mask = 16'hAACC;
defparam \fifo_rx|D_OUT[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N7
dffeas \fifo_rx|D_OUT[31] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\fifo_rx|D_OUT[31]~7_combout ),
	.asdata(d_in_rx[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fifo_rx|D_OUT[31]~8_combout ),
	.ena(\fifo_rx|D_OUT[31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_rx|D_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_rx|D_OUT[31] .is_wysiwyg = "true";
defparam \fifo_rx|D_OUT[31] .power_up = "low";
// synopsys translate_on

endmodule
