
vrs_cv4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000dac  0800013c  0800013c  0000813c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08000ee8  08000ee8  00008ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08000eec  08000eec  00008eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         0000001c  20000000  08000ef0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000030  2000001c  08000f0c  0001001c  2**2
                  ALLOC
  6 ._user_heap_stack 00000400  2000004c  08000f0c  0001004c  2**0
                  ALLOC
  7 .ARM.attributes 00000029  00000000  00000000  0001001c  2**0
                  CONTENTS, READONLY
  8 .debug_info   00002f47  00000000  00000000  00010045  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008fd  00000000  00000000  00012f8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000428  00000000  00000000  00013890  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000003c0  00000000  00000000  00013cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000014e1  00000000  00000000  00014078  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000164e  00000000  00000000  00015559  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      00000082  00000000  00000000  00016ba7  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00000c80  00000000  00000000  00016c2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000001c 	.word	0x2000001c
 8000158:	00000000 	.word	0x00000000
 800015c:	08000ed0 	.word	0x08000ed0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	08000ed0 	.word	0x08000ed0
 8000178:	20000020 	.word	0x20000020

0800017c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000180:	4b14      	ldr	r3, [pc, #80]	; (80001d4 <SystemInit+0x58>)
 8000182:	4a14      	ldr	r2, [pc, #80]	; (80001d4 <SystemInit+0x58>)
 8000184:	6812      	ldr	r2, [r2, #0]
 8000186:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800018a:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800018c:	4a11      	ldr	r2, [pc, #68]	; (80001d4 <SystemInit+0x58>)
 800018e:	4b11      	ldr	r3, [pc, #68]	; (80001d4 <SystemInit+0x58>)
 8000190:	6899      	ldr	r1, [r3, #8]
 8000192:	4b11      	ldr	r3, [pc, #68]	; (80001d8 <SystemInit+0x5c>)
 8000194:	400b      	ands	r3, r1
 8000196:	6093      	str	r3, [r2, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000198:	4a0e      	ldr	r2, [pc, #56]	; (80001d4 <SystemInit+0x58>)
 800019a:	4b0e      	ldr	r3, [pc, #56]	; (80001d4 <SystemInit+0x58>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80001a2:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80001a6:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80001a8:	4b0a      	ldr	r3, [pc, #40]	; (80001d4 <SystemInit+0x58>)
 80001aa:	4a0a      	ldr	r2, [pc, #40]	; (80001d4 <SystemInit+0x58>)
 80001ac:	6812      	ldr	r2, [r2, #0]
 80001ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80001b2:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80001b4:	4b07      	ldr	r3, [pc, #28]	; (80001d4 <SystemInit+0x58>)
 80001b6:	4a07      	ldr	r2, [pc, #28]	; (80001d4 <SystemInit+0x58>)
 80001b8:	6892      	ldr	r2, [r2, #8]
 80001ba:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 80001be:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80001c0:	4b04      	ldr	r3, [pc, #16]	; (80001d4 <SystemInit+0x58>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80001c6:	f000 f80b 	bl	80001e0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80001ca:	4b04      	ldr	r3, [pc, #16]	; (80001dc <SystemInit+0x60>)
 80001cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80001d0:	609a      	str	r2, [r3, #8]
#endif
}
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	40023800 	.word	0x40023800
 80001d8:	88ffc00c 	.word	0x88ffc00c
 80001dc:	e000ed00 	.word	0xe000ed00

080001e0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80001e0:	b480      	push	{r7}
 80001e2:	b083      	sub	sp, #12
 80001e4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	607b      	str	r3, [r7, #4]
 80001ea:	2300      	movs	r3, #0
 80001ec:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80001ee:	4b41      	ldr	r3, [pc, #260]	; (80002f4 <SetSysClock+0x114>)
 80001f0:	4a40      	ldr	r2, [pc, #256]	; (80002f4 <SetSysClock+0x114>)
 80001f2:	6812      	ldr	r2, [r2, #0]
 80001f4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80001f8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80001fa:	4b3e      	ldr	r3, [pc, #248]	; (80002f4 <SetSysClock+0x114>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000202:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	3301      	adds	r3, #1
 8000208:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d103      	bne.n	8000218 <SetSysClock+0x38>
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000216:	d1f0      	bne.n	80001fa <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000218:	4b36      	ldr	r3, [pc, #216]	; (80002f4 <SetSysClock+0x114>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000220:	2b00      	cmp	r3, #0
 8000222:	d002      	beq.n	800022a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000224:	2301      	movs	r3, #1
 8000226:	603b      	str	r3, [r7, #0]
 8000228:	e001      	b.n	800022e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800022a:	2300      	movs	r3, #0
 800022c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	2b01      	cmp	r3, #1
 8000232:	d15a      	bne.n	80002ea <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8000234:	4b30      	ldr	r3, [pc, #192]	; (80002f8 <SetSysClock+0x118>)
 8000236:	4a30      	ldr	r2, [pc, #192]	; (80002f8 <SetSysClock+0x118>)
 8000238:	6812      	ldr	r2, [r2, #0]
 800023a:	f042 0204 	orr.w	r2, r2, #4
 800023e:	601a      	str	r2, [r3, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000240:	4b2d      	ldr	r3, [pc, #180]	; (80002f8 <SetSysClock+0x118>)
 8000242:	4a2d      	ldr	r2, [pc, #180]	; (80002f8 <SetSysClock+0x118>)
 8000244:	6812      	ldr	r2, [r2, #0]
 8000246:	f042 0202 	orr.w	r2, r2, #2
 800024a:	601a      	str	r2, [r3, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 800024c:	4b2a      	ldr	r3, [pc, #168]	; (80002f8 <SetSysClock+0x118>)
 800024e:	4a2a      	ldr	r2, [pc, #168]	; (80002f8 <SetSysClock+0x118>)
 8000250:	6812      	ldr	r2, [r2, #0]
 8000252:	f042 0201 	orr.w	r2, r2, #1
 8000256:	601a      	str	r2, [r3, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000258:	4b26      	ldr	r3, [pc, #152]	; (80002f4 <SetSysClock+0x114>)
 800025a:	4a26      	ldr	r2, [pc, #152]	; (80002f4 <SetSysClock+0x114>)
 800025c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800025e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000262:	625a      	str	r2, [r3, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8000264:	4b25      	ldr	r3, [pc, #148]	; (80002fc <SetSysClock+0x11c>)
 8000266:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800026a:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 800026c:	bf00      	nop
 800026e:	4b23      	ldr	r3, [pc, #140]	; (80002fc <SetSysClock+0x11c>)
 8000270:	685b      	ldr	r3, [r3, #4]
 8000272:	f003 0310 	and.w	r3, r3, #16
 8000276:	2b00      	cmp	r3, #0
 8000278:	d1f9      	bne.n	800026e <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800027a:	4b1e      	ldr	r3, [pc, #120]	; (80002f4 <SetSysClock+0x114>)
 800027c:	4a1d      	ldr	r2, [pc, #116]	; (80002f4 <SetSysClock+0x114>)
 800027e:	6892      	ldr	r2, [r2, #8]
 8000280:	609a      	str	r2, [r3, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000282:	4b1c      	ldr	r3, [pc, #112]	; (80002f4 <SetSysClock+0x114>)
 8000284:	4a1b      	ldr	r2, [pc, #108]	; (80002f4 <SetSysClock+0x114>)
 8000286:	6892      	ldr	r2, [r2, #8]
 8000288:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800028a:	4b1a      	ldr	r3, [pc, #104]	; (80002f4 <SetSysClock+0x114>)
 800028c:	4a19      	ldr	r2, [pc, #100]	; (80002f4 <SetSysClock+0x114>)
 800028e:	6892      	ldr	r2, [r2, #8]
 8000290:	609a      	str	r2, [r3, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8000292:	4b18      	ldr	r3, [pc, #96]	; (80002f4 <SetSysClock+0x114>)
 8000294:	4a17      	ldr	r2, [pc, #92]	; (80002f4 <SetSysClock+0x114>)
 8000296:	6892      	ldr	r2, [r2, #8]
 8000298:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 800029c:	609a      	str	r2, [r3, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 800029e:	4b15      	ldr	r3, [pc, #84]	; (80002f4 <SetSysClock+0x114>)
 80002a0:	4a14      	ldr	r2, [pc, #80]	; (80002f4 <SetSysClock+0x114>)
 80002a2:	6892      	ldr	r2, [r2, #8]
 80002a4:	f442 0211 	orr.w	r2, r2, #9502720	; 0x910000
 80002a8:	609a      	str	r2, [r3, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002aa:	4b12      	ldr	r3, [pc, #72]	; (80002f4 <SetSysClock+0x114>)
 80002ac:	4a11      	ldr	r2, [pc, #68]	; (80002f4 <SetSysClock+0x114>)
 80002ae:	6812      	ldr	r2, [r2, #0]
 80002b0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80002b4:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002b6:	bf00      	nop
 80002b8:	4b0e      	ldr	r3, [pc, #56]	; (80002f4 <SetSysClock+0x114>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d0f9      	beq.n	80002b8 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002c4:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <SetSysClock+0x114>)
 80002c6:	4a0b      	ldr	r2, [pc, #44]	; (80002f4 <SetSysClock+0x114>)
 80002c8:	6892      	ldr	r2, [r2, #8]
 80002ca:	f022 0203 	bic.w	r2, r2, #3
 80002ce:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80002d0:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <SetSysClock+0x114>)
 80002d2:	4a08      	ldr	r2, [pc, #32]	; (80002f4 <SetSysClock+0x114>)
 80002d4:	6892      	ldr	r2, [r2, #8]
 80002d6:	f042 0203 	orr.w	r2, r2, #3
 80002da:	609a      	str	r2, [r3, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80002dc:	bf00      	nop
 80002de:	4b05      	ldr	r3, [pc, #20]	; (80002f4 <SetSysClock+0x114>)
 80002e0:	689b      	ldr	r3, [r3, #8]
 80002e2:	f003 030c 	and.w	r3, r3, #12
 80002e6:	2b0c      	cmp	r3, #12
 80002e8:	d1f9      	bne.n	80002de <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80002ea:	370c      	adds	r7, #12
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	40023800 	.word	0x40023800
 80002f8:	40023c00 	.word	0x40023c00
 80002fc:	40007000 	.word	0x40007000

08000300 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
}
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr

0800030c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000310:	e7fe      	b.n	8000310 <HardFault_Handler+0x4>
 8000312:	bf00      	nop

08000314 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000318:	e7fe      	b.n	8000318 <MemManage_Handler+0x4>
 800031a:	bf00      	nop

0800031c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000320:	e7fe      	b.n	8000320 <BusFault_Handler+0x4>
 8000322:	bf00      	nop

08000324 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000328:	e7fe      	b.n	8000328 <UsageFault_Handler+0x4>
 800032a:	bf00      	nop

0800032c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
}
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr

08000338 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
}
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr

08000344 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
}
 8000348:	46bd      	mov	sp, r7
 800034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034e:	4770      	bx	lr

08000350 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
  TimingDelay_Decrement();
 8000354:	f000 f95a 	bl	800060c <TimingDelay_Decrement>
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop

0800035c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800035c:	f8df d03c 	ldr.w	sp, [pc, #60]	; 800039c <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000360:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000362:	f000 b804 	b.w	800036e <LoopCopyDataInit>

08000366 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000366:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <LoopFillZerobss+0x1a>)
  ldr r3, [r3, r1]
 8000368:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800036a:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800036c:	3104      	adds	r1, #4

0800036e <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800036e:	480d      	ldr	r0, [pc, #52]	; (80003a4 <LoopFillZerobss+0x1e>)
  ldr r3, =_edata
 8000370:	4b0d      	ldr	r3, [pc, #52]	; (80003a8 <LoopFillZerobss+0x22>)
  adds r2, r0, r1
 8000372:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000374:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000376:	f4ff aff6 	bcc.w	8000366 <CopyDataInit>
  ldr r2, =_sbss
 800037a:	4a0c      	ldr	r2, [pc, #48]	; (80003ac <LoopFillZerobss+0x26>)
  b LoopFillZerobss
 800037c:	f000 b803 	b.w	8000386 <LoopFillZerobss>

08000380 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000380:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000382:	f842 3b04 	str.w	r3, [r2], #4

08000386 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000386:	4b0a      	ldr	r3, [pc, #40]	; (80003b0 <LoopFillZerobss+0x2a>)
  cmp r2, r3
 8000388:	429a      	cmp	r2, r3
  bcc FillZerobss
 800038a:	f4ff aff9 	bcc.w	8000380 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800038e:	f7ff fef5 	bl	800017c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000392:	f000 fd77 	bl	8000e84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000396:	f000 f85b 	bl	8000450 <main>
  bx lr
 800039a:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800039c:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80003a0:	08000ef0 	.word	0x08000ef0
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80003a4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80003a8:	2000001c 	.word	0x2000001c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80003ac:	2000001c 	.word	0x2000001c
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80003b0:	2000004c 	.word	0x2000004c

080003b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003b4:	f7ff bffe 	b.w	80003b4 <ADC1_IRQHandler>

080003b8 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b083      	sub	sp, #12
 80003bc:	af00      	add	r7, sp, #0
 80003be:	4603      	mov	r3, r0
 80003c0:	6039      	str	r1, [r7, #0]
 80003c2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80003c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	da0b      	bge.n	80003e4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80003cc:	490d      	ldr	r1, [pc, #52]	; (8000404 <NVIC_SetPriority+0x4c>)
 80003ce:	79fb      	ldrb	r3, [r7, #7]
 80003d0:	f003 030f 	and.w	r3, r3, #15
 80003d4:	3b04      	subs	r3, #4
 80003d6:	683a      	ldr	r2, [r7, #0]
 80003d8:	b2d2      	uxtb	r2, r2
 80003da:	0112      	lsls	r2, r2, #4
 80003dc:	b2d2      	uxtb	r2, r2
 80003de:	440b      	add	r3, r1
 80003e0:	761a      	strb	r2, [r3, #24]
 80003e2:	e009      	b.n	80003f8 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80003e4:	4908      	ldr	r1, [pc, #32]	; (8000408 <NVIC_SetPriority+0x50>)
 80003e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003ea:	683a      	ldr	r2, [r7, #0]
 80003ec:	b2d2      	uxtb	r2, r2
 80003ee:	0112      	lsls	r2, r2, #4
 80003f0:	b2d2      	uxtb	r2, r2
 80003f2:	440b      	add	r3, r1
 80003f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80003f8:	370c      	adds	r7, #12
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	e000ed00 	.word	0xe000ed00
 8000408:	e000e100 	.word	0xe000e100

0800040c <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800041a:	d301      	bcc.n	8000420 <SysTick_Config+0x14>
 800041c:	2301      	movs	r3, #1
 800041e:	e011      	b.n	8000444 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000420:	4b0a      	ldr	r3, [pc, #40]	; (800044c <SysTick_Config+0x40>)
 8000422:	687a      	ldr	r2, [r7, #4]
 8000424:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8000428:	3a01      	subs	r2, #1
 800042a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 800042c:	f04f 30ff 	mov.w	r0, #4294967295
 8000430:	210f      	movs	r1, #15
 8000432:	f7ff ffc1 	bl	80003b8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000436:	4b05      	ldr	r3, [pc, #20]	; (800044c <SysTick_Config+0x40>)
 8000438:	2200      	movs	r2, #0
 800043a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800043c:	4b03      	ldr	r3, [pc, #12]	; (800044c <SysTick_Config+0x40>)
 800043e:	2207      	movs	r2, #7
 8000440:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000442:	2300      	movs	r3, #0
}
 8000444:	4618      	mov	r0, r3
 8000446:	3708      	adds	r7, #8
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}
 800044c:	e000e010 	.word	0xe000e010

08000450 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0
  int i = 0;
 8000456:	2300      	movs	r3, #0
 8000458:	60fb      	str	r3, [r7, #12]
  /* SysTick end of count event each 1ms */
  RCC_GetClocksFreq(&RCC_Clocks);
 800045a:	4835      	ldr	r0, [pc, #212]	; (8000530 <main+0xe0>)
 800045c:	f000 f8f8 	bl	8000650 <RCC_GetClocksFreq>
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 8000460:	4b33      	ldr	r3, [pc, #204]	; (8000530 <main+0xe0>)
 8000462:	685a      	ldr	r2, [r3, #4]
 8000464:	4b33      	ldr	r3, [pc, #204]	; (8000534 <main+0xe4>)
 8000466:	fba3 1302 	umull	r1, r3, r3, r2
 800046a:	099b      	lsrs	r3, r3, #6
 800046c:	4618      	mov	r0, r3
 800046e:	f7ff ffcd 	bl	800040c <SysTick_Config>
  *  system_stm32l1xx.c file
  */

  GPIO_InitTypeDef        GPIO_InitStructure;

  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000472:	2001      	movs	r0, #1
 8000474:	2101      	movs	r1, #1
 8000476:	f000 f9c5 	bl	8000804 <RCC_AHBPeriphClockCmd>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 800047a:	2320      	movs	r3, #32
 800047c:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800047e:	2301      	movs	r3, #1
 8000480:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000482:	2300      	movs	r3, #0
 8000484:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000486:	2303      	movs	r3, #3
 8000488:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800048a:	2301      	movs	r3, #1
 800048c:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800048e:	463b      	mov	r3, r7
 8000490:	4829      	ldr	r0, [pc, #164]	; (8000538 <main+0xe8>)
 8000492:	4619      	mov	r1, r3
 8000494:	f000 fa26 	bl	80008e4 <GPIO_Init>

  uint16_t AD_value = 0;
 8000498:	2300      	movs	r3, #0
 800049a:	817b      	strh	r3, [r7, #10]


  adc_init();
 800049c:	f000 f850 	bl	8000540 <adc_init>
  /* Infinite loop */
  while (1)
  {

	  /* Start ADC Software Conversion */
	  ADC_SoftwareStartConv(ADC1);
 80004a0:	4826      	ldr	r0, [pc, #152]	; (800053c <main+0xec>)
 80004a2:	f000 fcb7 	bl	8000e14 <ADC_SoftwareStartConv>
	  while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)){}
 80004a6:	bf00      	nop
 80004a8:	4824      	ldr	r0, [pc, #144]	; (800053c <main+0xec>)
 80004aa:	2102      	movs	r1, #2
 80004ac:	f000 fcd0 	bl	8000e50 <ADC_GetFlagStatus>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d0f8      	beq.n	80004a8 <main+0x58>
	  AD_value=ADC_GetConversionValue(ADC1);
 80004b6:	4821      	ldr	r0, [pc, #132]	; (800053c <main+0xec>)
 80004b8:	f000 fcbc 	bl	8000e34 <ADC_GetConversionValue>
 80004bc:	4603      	mov	r3, r0
 80004be:	817b      	strh	r3, [r7, #10]
	  if(AD_value>3800) // niË
 80004c0:	897a      	ldrh	r2, [r7, #10]
 80004c2:	f640 63d8 	movw	r3, #3800	; 0xed8
 80004c6:	429a      	cmp	r2, r3
 80004c8:	d904      	bls.n	80004d4 <main+0x84>
	  {
		  Delay(1000);
 80004ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004ce:	f000 f889 	bl	80005e4 <Delay>
 80004d2:	e020      	b.n	8000516 <main+0xc6>
	  }else if(AD_value>3500) //tlaËidlo 4
 80004d4:	897a      	ldrh	r2, [r7, #10]
 80004d6:	f640 53ac 	movw	r3, #3500	; 0xdac
 80004da:	429a      	cmp	r2, r3
 80004dc:	d904      	bls.n	80004e8 <main+0x98>
	  {
		  Delay(650);
 80004de:	f240 208a 	movw	r0, #650	; 0x28a
 80004e2:	f000 f87f 	bl	80005e4 <Delay>
 80004e6:	e016      	b.n	8000516 <main+0xc6>
	  }else if(AD_value>3200) // tlaËidlo 3
 80004e8:	897b      	ldrh	r3, [r7, #10]
 80004ea:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 80004ee:	d904      	bls.n	80004fa <main+0xaa>
	  {
		  Delay(450);
 80004f0:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 80004f4:	f000 f876 	bl	80005e4 <Delay>
 80004f8:	e00d      	b.n	8000516 <main+0xc6>
	  }else if(AD_value>2800) //tlaËidlo 2
 80004fa:	897b      	ldrh	r3, [r7, #10]
 80004fc:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8000500:	d903      	bls.n	800050a <main+0xba>
	  {
		  Delay(250);
 8000502:	20fa      	movs	r0, #250	; 0xfa
 8000504:	f000 f86e 	bl	80005e4 <Delay>
 8000508:	e005      	b.n	8000516 <main+0xc6>
	  }else if(AD_value>0) //tlaËidlo 1
 800050a:	897b      	ldrh	r3, [r7, #10]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d002      	beq.n	8000516 <main+0xc6>
	  {
		  Delay(50);
 8000510:	2032      	movs	r0, #50	; 0x32
 8000512:	f000 f867 	bl	80005e4 <Delay>

	  }
	  Delay(1000);
 8000516:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800051a:	f000 f863 	bl	80005e4 <Delay>
	  GPIO_ToggleBits(GPIOA, GPIO_Pin_5);
 800051e:	4806      	ldr	r0, [pc, #24]	; (8000538 <main+0xe8>)
 8000520:	2120      	movs	r1, #32
 8000522:	f000 fa73 	bl	8000a0c <GPIO_ToggleBits>
	  i++;
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	3301      	adds	r3, #1
 800052a:	60fb      	str	r3, [r7, #12]
  }
 800052c:	e7b8      	b.n	80004a0 <main+0x50>
 800052e:	bf00      	nop
 8000530:	2000003c 	.word	0x2000003c
 8000534:	10624dd3 	.word	0x10624dd3
 8000538:	40020000 	.word	0x40020000
 800053c:	40012400 	.word	0x40012400

08000540 <adc_init>:
{
   __assert_func (file, line, NULL, failedexpr);
}

void adc_init(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b088      	sub	sp, #32
 8000544:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	ADC_InitTypeDef ADC_InitStructure;
	/* Enable GPIO clock */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);//Opraviù a upraviù
 8000546:	2001      	movs	r0, #1
 8000548:	2101      	movs	r1, #1
 800054a:	f000 f95b 	bl	8000804 <RCC_AHBPeriphClockCmd>
	/* Configure ADCx Channel 2 as analog input */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 ;
 800054e:	2302      	movs	r3, #2
 8000550:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8000552:	2303      	movs	r3, #3
 8000554:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8000556:	2300      	movs	r3, #0
 8000558:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800055a:	f107 0318 	add.w	r3, r7, #24
 800055e:	481f      	ldr	r0, [pc, #124]	; (80005dc <adc_init+0x9c>)
 8000560:	4619      	mov	r1, r3
 8000562:	f000 f9bf 	bl	80008e4 <GPIO_Init>
	/* Enable the HSI oscillator */
	RCC_HSICmd(ENABLE);
 8000566:	2001      	movs	r0, #1
 8000568:	f000 f862 	bl	8000630 <RCC_HSICmd>
	/* Check that HSI oscillator is ready */
	while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 800056c:	bf00      	nop
 800056e:	2021      	movs	r0, #33	; 0x21
 8000570:	f000 f984 	bl	800087c <RCC_GetFlagStatus>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d0f9      	beq.n	800056e <adc_init+0x2e>
	/* Enable ADC clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800057a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800057e:	2101      	movs	r1, #1
 8000580:	f000 f95e 	bl	8000840 <RCC_APB2PeriphClockCmd>
	/* Initialize ADC structure */
	ADC_StructInit(&ADC_InitStructure);
 8000584:	463b      	mov	r3, r7
 8000586:	4618      	mov	r0, r3
 8000588:	f000 faa8 	bl	8000adc <ADC_StructInit>
	/* ADC1 configuration */
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 800058c:	2300      	movs	r3, #0
 800058e:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8000590:	2300      	movs	r3, #0
 8000592:	717b      	strb	r3, [r7, #5]
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000594:	2300      	movs	r3, #0
 8000596:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8000598:	2300      	movs	r3, #0
 800059a:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfConversion = 1;
 800059c:	2301      	movs	r3, #1
 800059e:	753b      	strb	r3, [r7, #20]
	ADC_Init(ADC1, &ADC_InitStructure);
 80005a0:	463b      	mov	r3, r7
 80005a2:	480f      	ldr	r0, [pc, #60]	; (80005e0 <adc_init+0xa0>)
 80005a4:	4619      	mov	r1, r3
 80005a6:	f000 fa45 	bl	8000a34 <ADC_Init>
	/* ADCx regular channel8 configuration */
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_16Cycles);
 80005aa:	480d      	ldr	r0, [pc, #52]	; (80005e0 <adc_init+0xa0>)
 80005ac:	2101      	movs	r1, #1
 80005ae:	2201      	movs	r2, #1
 80005b0:	2302      	movs	r3, #2
 80005b2:	f000 facf 	bl	8000b54 <ADC_RegularChannelConfig>
	/* Enable the ADC */
	ADC_Cmd(ADC1, ENABLE);
 80005b6:	480a      	ldr	r0, [pc, #40]	; (80005e0 <adc_init+0xa0>)
 80005b8:	2101      	movs	r1, #1
 80005ba:	f000 faaf 	bl	8000b1c <ADC_Cmd>
	/* Wait until the ADC1 is ready */
	while(ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET)
 80005be:	bf00      	nop
 80005c0:	4807      	ldr	r0, [pc, #28]	; (80005e0 <adc_init+0xa0>)
 80005c2:	2140      	movs	r1, #64	; 0x40
 80005c4:	f000 fc44 	bl	8000e50 <ADC_GetFlagStatus>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d0f8      	beq.n	80005c0 <adc_init+0x80>
	{
	}
	/* Start ADC Software Conversion */
	ADC_SoftwareStartConv(ADC1);
 80005ce:	4804      	ldr	r0, [pc, #16]	; (80005e0 <adc_init+0xa0>)
 80005d0:	f000 fc20 	bl	8000e14 <ADC_SoftwareStartConv>
}
 80005d4:	3720      	adds	r7, #32
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40020000 	.word	0x40020000
 80005e0:	40012400 	.word	0x40012400

080005e4 <Delay>:

void Delay(__IO uint32_t nTime)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  TimingDelay = nTime;
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	4b06      	ldr	r3, [pc, #24]	; (8000608 <Delay+0x24>)
 80005f0:	601a      	str	r2, [r3, #0]

  while(TimingDelay != 0);
 80005f2:	bf00      	nop
 80005f4:	4b04      	ldr	r3, [pc, #16]	; (8000608 <Delay+0x24>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d1fb      	bne.n	80005f4 <Delay+0x10>
}
 80005fc:	370c      	adds	r7, #12
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	20000038 	.word	0x20000038

0800060c <TimingDelay_Decrement>:
* @brief  Decrements the TimingDelay variable.
* @param  None
* @retval None
*/
void TimingDelay_Decrement(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  if (TimingDelay != 0x00)
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <TimingDelay_Decrement+0x20>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d004      	beq.n	8000622 <TimingDelay_Decrement+0x16>
  {
    TimingDelay--;
 8000618:	4b04      	ldr	r3, [pc, #16]	; (800062c <TimingDelay_Decrement+0x20>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	1e5a      	subs	r2, r3, #1
 800061e:	4b03      	ldr	r3, [pc, #12]	; (800062c <TimingDelay_Decrement+0x20>)
 8000620:	601a      	str	r2, [r3, #0]
  }
}
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	20000038 	.word	0x20000038

08000630 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 800063a:	4b04      	ldr	r3, [pc, #16]	; (800064c <RCC_HSICmd+0x1c>)
 800063c:	79fa      	ldrb	r2, [r7, #7]
 800063e:	601a      	str	r2, [r3, #0]
}
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	42470000 	.word	0x42470000

08000650 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000650:	b480      	push	{r7}
 8000652:	b089      	sub	sp, #36	; 0x24
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	61fb      	str	r3, [r7, #28]
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
 8000660:	2300      	movs	r3, #0
 8000662:	617b      	str	r3, [r7, #20]
 8000664:	2300      	movs	r3, #0
 8000666:	613b      	str	r3, [r7, #16]
 8000668:	2300      	movs	r3, #0
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000670:	4b5f      	ldr	r3, [pc, #380]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	f003 030c 	and.w	r3, r3, #12
 8000678:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 800067a:	69fb      	ldr	r3, [r7, #28]
 800067c:	2b0c      	cmp	r3, #12
 800067e:	d865      	bhi.n	800074c <RCC_GetClocksFreq+0xfc>
 8000680:	a201      	add	r2, pc, #4	; (adr r2, 8000688 <RCC_GetClocksFreq+0x38>)
 8000682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000686:	bf00      	nop
 8000688:	080006bd 	.word	0x080006bd
 800068c:	0800074d 	.word	0x0800074d
 8000690:	0800074d 	.word	0x0800074d
 8000694:	0800074d 	.word	0x0800074d
 8000698:	080006dd 	.word	0x080006dd
 800069c:	0800074d 	.word	0x0800074d
 80006a0:	0800074d 	.word	0x0800074d
 80006a4:	0800074d 	.word	0x0800074d
 80006a8:	080006e5 	.word	0x080006e5
 80006ac:	0800074d 	.word	0x0800074d
 80006b0:	0800074d 	.word	0x0800074d
 80006b4:	0800074d 	.word	0x0800074d
 80006b8:	080006ed 	.word	0x080006ed
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80006bc:	4b4c      	ldr	r3, [pc, #304]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80006c4:	0b5b      	lsrs	r3, r3, #13
 80006c6:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	3301      	adds	r3, #1
 80006cc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80006d0:	fa02 f303 	lsl.w	r3, r2, r3
 80006d4:	461a      	mov	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	601a      	str	r2, [r3, #0]
      break;
 80006da:	e047      	b.n	800076c <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a45      	ldr	r2, [pc, #276]	; (80007f4 <RCC_GetClocksFreq+0x1a4>)
 80006e0:	601a      	str	r2, [r3, #0]
      break;
 80006e2:	e043      	b.n	800076c <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	4a44      	ldr	r2, [pc, #272]	; (80007f8 <RCC_GetClocksFreq+0x1a8>)
 80006e8:	601a      	str	r2, [r3, #0]
      break;
 80006ea:	e03f      	b.n	800076c <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80006ec:	4b40      	ldr	r3, [pc, #256]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 80006ee:	689b      	ldr	r3, [r3, #8]
 80006f0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80006f4:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80006f6:	4b3e      	ldr	r3, [pc, #248]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 80006f8:	689b      	ldr	r3, [r3, #8]
 80006fa:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80006fe:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8000700:	69bb      	ldr	r3, [r7, #24]
 8000702:	0c9b      	lsrs	r3, r3, #18
 8000704:	4a3d      	ldr	r2, [pc, #244]	; (80007fc <RCC_GetClocksFreq+0x1ac>)
 8000706:	5cd3      	ldrb	r3, [r2, r3]
 8000708:	b2db      	uxtb	r3, r3
 800070a:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	0d9b      	lsrs	r3, r3, #22
 8000710:	3301      	adds	r3, #1
 8000712:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000714:	4b36      	ldr	r3, [pc, #216]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 8000716:	689b      	ldr	r3, [r3, #8]
 8000718:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800071c:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 800071e:	693b      	ldr	r3, [r7, #16]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d109      	bne.n	8000738 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8000724:	69bb      	ldr	r3, [r7, #24]
 8000726:	4a33      	ldr	r2, [pc, #204]	; (80007f4 <RCC_GetClocksFreq+0x1a4>)
 8000728:	fb02 f203 	mul.w	r2, r2, r3
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8000736:	e019      	b.n	800076c <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8000738:	69bb      	ldr	r3, [r7, #24]
 800073a:	4a2f      	ldr	r2, [pc, #188]	; (80007f8 <RCC_GetClocksFreq+0x1a8>)
 800073c:	fb02 f203 	mul.w	r2, r2, r3
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	fbb2 f2f3 	udiv	r2, r2, r3
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	601a      	str	r2, [r3, #0]
      }
      break;
 800074a:	e00f      	b.n	800076c <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 800074c:	4b28      	ldr	r3, [pc, #160]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 800074e:	685b      	ldr	r3, [r3, #4]
 8000750:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000754:	0b5b      	lsrs	r3, r3, #13
 8000756:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	3301      	adds	r3, #1
 800075c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000760:	fa02 f303 	lsl.w	r3, r2, r3
 8000764:	461a      	mov	r2, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	601a      	str	r2, [r3, #0]
      break;
 800076a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800076c:	4b20      	ldr	r3, [pc, #128]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 800076e:	689b      	ldr	r3, [r3, #8]
 8000770:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000774:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8000776:	69fb      	ldr	r3, [r7, #28]
 8000778:	091b      	lsrs	r3, r3, #4
 800077a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 800077c:	4a20      	ldr	r2, [pc, #128]	; (8000800 <RCC_GetClocksFreq+0x1b0>)
 800077e:	69fb      	ldr	r3, [r7, #28]
 8000780:	4413      	add	r3, r2
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	b2db      	uxtb	r3, r3
 8000786:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	40da      	lsrs	r2, r3
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000794:	4b16      	ldr	r3, [pc, #88]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800079c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 800079e:	69fb      	ldr	r3, [r7, #28]
 80007a0:	0a1b      	lsrs	r3, r3, #8
 80007a2:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80007a4:	4a16      	ldr	r2, [pc, #88]	; (8000800 <RCC_GetClocksFreq+0x1b0>)
 80007a6:	69fb      	ldr	r3, [r7, #28]
 80007a8:	4413      	add	r3, r2
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	685a      	ldr	r2, [r3, #4]
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	40da      	lsrs	r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <RCC_GetClocksFreq+0x1a0>)
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80007c4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	0adb      	lsrs	r3, r3, #11
 80007ca:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80007cc:	4a0c      	ldr	r2, [pc, #48]	; (8000800 <RCC_GetClocksFreq+0x1b0>)
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	4413      	add	r3, r2
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	685a      	ldr	r2, [r3, #4]
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	40da      	lsrs	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	60da      	str	r2, [r3, #12]
}
 80007e4:	3724      	adds	r7, #36	; 0x24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800
 80007f4:	00f42400 	.word	0x00f42400
 80007f8:	007a1200 	.word	0x007a1200
 80007fc:	20000000 	.word	0x20000000
 8000800:	2000000c 	.word	0x2000000c

08000804 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	460b      	mov	r3, r1
 800080e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000810:	78fb      	ldrb	r3, [r7, #3]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d006      	beq.n	8000824 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <RCC_AHBPeriphClockCmd+0x38>)
 8000818:	4a08      	ldr	r2, [pc, #32]	; (800083c <RCC_AHBPeriphClockCmd+0x38>)
 800081a:	69d1      	ldr	r1, [r2, #28]
 800081c:	687a      	ldr	r2, [r7, #4]
 800081e:	430a      	orrs	r2, r1
 8000820:	61da      	str	r2, [r3, #28]
 8000822:	e006      	b.n	8000832 <RCC_AHBPeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000824:	4b05      	ldr	r3, [pc, #20]	; (800083c <RCC_AHBPeriphClockCmd+0x38>)
 8000826:	4a05      	ldr	r2, [pc, #20]	; (800083c <RCC_AHBPeriphClockCmd+0x38>)
 8000828:	69d1      	ldr	r1, [r2, #28]
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	43d2      	mvns	r2, r2
 800082e:	400a      	ands	r2, r1
 8000830:	61da      	str	r2, [r3, #28]
  }
}
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	40023800 	.word	0x40023800

08000840 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800084c:	78fb      	ldrb	r3, [r7, #3]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d006      	beq.n	8000860 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <RCC_APB2PeriphClockCmd+0x38>)
 8000854:	4a08      	ldr	r2, [pc, #32]	; (8000878 <RCC_APB2PeriphClockCmd+0x38>)
 8000856:	6a11      	ldr	r1, [r2, #32]
 8000858:	687a      	ldr	r2, [r7, #4]
 800085a:	430a      	orrs	r2, r1
 800085c:	621a      	str	r2, [r3, #32]
 800085e:	e006      	b.n	800086e <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000860:	4b05      	ldr	r3, [pc, #20]	; (8000878 <RCC_APB2PeriphClockCmd+0x38>)
 8000862:	4a05      	ldr	r2, [pc, #20]	; (8000878 <RCC_APB2PeriphClockCmd+0x38>)
 8000864:	6a11      	ldr	r1, [r2, #32]
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	43d2      	mvns	r2, r2
 800086a:	400a      	ands	r2, r1
 800086c:	621a      	str	r2, [r3, #32]
  }
}
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	40023800 	.word	0x40023800

0800087c <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 800087c:	b480      	push	{r7}
 800087e:	b087      	sub	sp, #28
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800088a:	2300      	movs	r3, #0
 800088c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800088e:	2300      	movs	r3, #0
 8000890:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	095b      	lsrs	r3, r3, #5
 8000896:	b2db      	uxtb	r3, r3
 8000898:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d103      	bne.n	80008a8 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80008a0:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <RCC_GetFlagStatus+0x64>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	617b      	str	r3, [r7, #20]
 80008a6:	e002      	b.n	80008ae <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 80008a8:	4b0d      	ldr	r3, [pc, #52]	; (80008e0 <RCC_GetFlagStatus+0x64>)
 80008aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008ac:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	f003 031f 	and.w	r3, r3, #31
 80008b4:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	697a      	ldr	r2, [r7, #20]
 80008ba:	fa22 f303 	lsr.w	r3, r2, r3
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d002      	beq.n	80008cc <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 80008c6:	2301      	movs	r3, #1
 80008c8:	74fb      	strb	r3, [r7, #19]
 80008ca:	e001      	b.n	80008d0 <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 80008cc:	2300      	movs	r3, #0
 80008ce:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80008d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	371c      	adds	r7, #28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800

080008e4 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b087      	sub	sp, #28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
 80008f6:	2300      	movs	r3, #0
 80008f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80008fa:	2300      	movs	r3, #0
 80008fc:	617b      	str	r3, [r7, #20]
 80008fe:	e07c      	b.n	80009fa <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	2201      	movs	r2, #1
 8000904:	fa02 f303 	lsl.w	r3, r2, r3
 8000908:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	693b      	ldr	r3, [r7, #16]
 8000910:	4013      	ands	r3, r2
 8000912:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000914:	68fa      	ldr	r2, [r7, #12]
 8000916:	693b      	ldr	r3, [r7, #16]
 8000918:	429a      	cmp	r2, r3
 800091a:	d16b      	bne.n	80009f4 <GPIO_Init+0x110>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	2103      	movs	r1, #3
 8000926:	fa01 f303 	lsl.w	r3, r1, r3
 800092a:	43db      	mvns	r3, r3
 800092c:	401a      	ands	r2, r3
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	791b      	ldrb	r3, [r3, #4]
 800093a:	4619      	mov	r1, r3
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	fa01 f303 	lsl.w	r3, r1, r3
 8000944:	431a      	orrs	r2, r3
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	791b      	ldrb	r3, [r3, #4]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d003      	beq.n	800095a <GPIO_Init+0x76>
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	791b      	ldrb	r3, [r3, #4]
 8000956:	2b02      	cmp	r3, #2
 8000958:	d134      	bne.n	80009c4 <GPIO_Init+0xe0>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	689a      	ldr	r2, [r3, #8]
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	005b      	lsls	r3, r3, #1
 8000962:	2103      	movs	r1, #3
 8000964:	fa01 f303 	lsl.w	r3, r1, r3
 8000968:	43db      	mvns	r3, r3
 800096a:	401a      	ands	r2, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	689a      	ldr	r2, [r3, #8]
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	795b      	ldrb	r3, [r3, #5]
 8000978:	4619      	mov	r1, r3
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	fa01 f303 	lsl.w	r3, r1, r3
 8000982:	431a      	orrs	r2, r3
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	889b      	ldrh	r3, [r3, #4]
 800098c:	b29a      	uxth	r2, r3
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	b29b      	uxth	r3, r3
 8000992:	2101      	movs	r1, #1
 8000994:	fa01 f303 	lsl.w	r3, r1, r3
 8000998:	b29b      	uxth	r3, r3
 800099a:	43db      	mvns	r3, r3
 800099c:	b29b      	uxth	r3, r3
 800099e:	4013      	ands	r3, r2
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	889b      	ldrh	r3, [r3, #4]
 80009aa:	b29a      	uxth	r2, r3
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	799b      	ldrb	r3, [r3, #6]
 80009b0:	4619      	mov	r1, r3
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	fa01 f303 	lsl.w	r3, r1, r3
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	4313      	orrs	r3, r2
 80009be:	b29a      	uxth	r2, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	68da      	ldr	r2, [r3, #12]
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	2103      	movs	r1, #3
 80009d0:	fa01 f303 	lsl.w	r3, r1, r3
 80009d4:	43db      	mvns	r3, r3
 80009d6:	401a      	ands	r2, r3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	68da      	ldr	r2, [r3, #12]
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	79db      	ldrb	r3, [r3, #7]
 80009e4:	4619      	mov	r1, r3
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	fa01 f303 	lsl.w	r3, r1, r3
 80009ee:	431a      	orrs	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	3301      	adds	r3, #1
 80009f8:	617b      	str	r3, [r7, #20]
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	2b0f      	cmp	r3, #15
 80009fe:	f67f af7f 	bls.w	8000900 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000a02:	371c      	adds	r7, #28
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr

08000a0c <GPIO_ToggleBits>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	460b      	mov	r3, r1
 8000a16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	8a9b      	ldrh	r3, [r3, #20]
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	887b      	ldrh	r3, [r7, #2]
 8000a20:	4053      	eors	r3, r2
 8000a22:	b29a      	uxth	r2, r3
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	829a      	strh	r2, [r3, #20]
}
 8000a28:	370c      	adds	r7, #12
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop

08000a34 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000a34:	b480      	push	{r7}
 8000a36:	b085      	sub	sp, #20
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000a52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a56:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	791b      	ldrb	r3, [r3, #4]
 8000a5c:	021a      	lsls	r2, r3, #8
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4313      	orrs	r3, r2
 8000a64:	68fa      	ldr	r2, [r7, #12]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	68fa      	ldr	r2, [r7, #12]
 8000a6e:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	689b      	ldr	r3, [r3, #8]
 8000a74:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000a76:	68fa      	ldr	r2, [r7, #12]
 8000a78:	4b17      	ldr	r3, [pc, #92]	; (8000ad8 <ADC_Init+0xa4>)
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	691a      	ldr	r2, [r3, #16]
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	68db      	ldr	r3, [r3, #12]
 8000a86:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000a8c:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	795b      	ldrb	r3, [r3, #5]
 8000a92:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000a94:	4313      	orrs	r3, r2
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 8000aae:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	7d1b      	ldrb	r3, [r3, #20]
 8000ab4:	3b01      	subs	r3, #1
 8000ab6:	b2da      	uxtb	r2, r3
 8000ab8:	7afb      	ldrb	r3, [r7, #11]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000abe:	7afb      	ldrb	r3, [r7, #11]
 8000ac0:	051b      	lsls	r3, r3, #20
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	68fa      	ldr	r2, [r7, #12]
 8000acc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000ace:	3714      	adds	r7, #20
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	c0fff7fd 	.word	0xc0fff7fd

08000adc <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2200      	movs	r2, #0
 8000aee:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2200      	movs	r2, #0
 8000af4:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 8000b02:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	751a      	strb	r2, [r3, #20]
}
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	460b      	mov	r3, r1
 8000b26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b28:	78fb      	ldrb	r3, [r7, #3]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d006      	beq.n	8000b3c <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	f043 0201 	orr.w	r2, r3, #1
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	e005      	b.n	8000b48 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	f023 0201 	bic.w	r2, r3, #1
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	609a      	str	r2, [r3, #8]
  }
}
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop

08000b54 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	70f9      	strb	r1, [r7, #3]
 8000b5e:	70ba      	strb	r2, [r7, #2]
 8000b60:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	2300      	movs	r3, #0
 8000b68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	2b1d      	cmp	r3, #29
 8000b6e:	d923      	bls.n	8000bb8 <ADC_RegularChannelConfig+0x64>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b74:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 8000b76:	78fb      	ldrb	r3, [r7, #3]
 8000b78:	f1a3 021e 	sub.w	r2, r3, #30
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	4413      	add	r3, r2
 8000b82:	2207      	movs	r2, #7
 8000b84:	fa02 f303 	lsl.w	r3, r2, r3
 8000b88:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	68fa      	ldr	r2, [r7, #12]
 8000b90:	4013      	ands	r3, r2
 8000b92:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 8000b94:	7879      	ldrb	r1, [r7, #1]
 8000b96:	78fb      	ldrb	r3, [r7, #3]
 8000b98:	f1a3 021e 	sub.w	r2, r3, #30
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	4413      	add	r3, r2
 8000ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba6:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000ba8:	68fa      	ldr	r2, [r7, #12]
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	68fa      	ldr	r2, [r7, #12]
 8000bb4:	65da      	str	r2, [r3, #92]	; 0x5c
 8000bb6:	e06c      	b.n	8000c92 <ADC_RegularChannelConfig+0x13e>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 8000bb8:	78fb      	ldrb	r3, [r7, #3]
 8000bba:	2b13      	cmp	r3, #19
 8000bbc:	d923      	bls.n	8000c06 <ADC_RegularChannelConfig+0xb2>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 8000bc4:	78fb      	ldrb	r3, [r7, #3]
 8000bc6:	f1a3 0214 	sub.w	r2, r3, #20
 8000bca:	4613      	mov	r3, r2
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	4413      	add	r3, r2
 8000bd0:	2207      	movs	r2, #7
 8000bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd6:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	43db      	mvns	r3, r3
 8000bdc:	68fa      	ldr	r2, [r7, #12]
 8000bde:	4013      	ands	r3, r2
 8000be0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 8000be2:	7879      	ldrb	r1, [r7, #1]
 8000be4:	78fb      	ldrb	r3, [r7, #3]
 8000be6:	f1a3 0214 	sub.w	r2, r3, #20
 8000bea:	4613      	mov	r3, r2
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	4413      	add	r3, r2
 8000bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf4:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	68fa      	ldr	r2, [r7, #12]
 8000c02:	60da      	str	r2, [r3, #12]
 8000c04:	e045      	b.n	8000c92 <ADC_RegularChannelConfig+0x13e>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 8000c06:	78fb      	ldrb	r3, [r7, #3]
 8000c08:	2b09      	cmp	r3, #9
 8000c0a:	d923      	bls.n	8000c54 <ADC_RegularChannelConfig+0x100>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	691b      	ldr	r3, [r3, #16]
 8000c10:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 8000c12:	78fb      	ldrb	r3, [r7, #3]
 8000c14:	f1a3 020a 	sub.w	r2, r3, #10
 8000c18:	4613      	mov	r3, r2
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	4413      	add	r3, r2
 8000c1e:	2207      	movs	r2, #7
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000c30:	7879      	ldrb	r1, [r7, #1]
 8000c32:	78fb      	ldrb	r3, [r7, #3]
 8000c34:	f1a3 020a 	sub.w	r2, r3, #10
 8000c38:	4613      	mov	r3, r2
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	4413      	add	r3, r2
 8000c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c42:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000c44:	68fa      	ldr	r2, [r7, #12]
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	611a      	str	r2, [r3, #16]
 8000c52:	e01e      	b.n	8000c92 <ADC_RegularChannelConfig+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	695b      	ldr	r3, [r3, #20]
 8000c58:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 8000c5a:	78fa      	ldrb	r2, [r7, #3]
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	4413      	add	r3, r2
 8000c62:	2207      	movs	r2, #7
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	68fa      	ldr	r2, [r7, #12]
 8000c70:	4013      	ands	r3, r2
 8000c72:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000c74:	7879      	ldrb	r1, [r7, #1]
 8000c76:	78fa      	ldrb	r2, [r7, #3]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	4413      	add	r3, r2
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000c84:	68fa      	ldr	r2, [r7, #12]
 8000c86:	68bb      	ldr	r3, [r7, #8]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000c92:	78bb      	ldrb	r3, [r7, #2]
 8000c94:	2b06      	cmp	r3, #6
 8000c96:	d821      	bhi.n	8000cdc <ADC_RegularChannelConfig+0x188>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8000c9e:	78bb      	ldrb	r3, [r7, #2]
 8000ca0:	1e5a      	subs	r2, r3, #1
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	4413      	add	r3, r2
 8000ca8:	221f      	movs	r2, #31
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	43db      	mvns	r3, r3
 8000cb4:	68fa      	ldr	r2, [r7, #12]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000cba:	78f9      	ldrb	r1, [r7, #3]
 8000cbc:	78bb      	ldrb	r3, [r7, #2]
 8000cbe:	1e5a      	subs	r2, r3, #1
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cca:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000ccc:	68fa      	ldr	r2, [r7, #12]
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	68fa      	ldr	r2, [r7, #12]
 8000cd8:	641a      	str	r2, [r3, #64]	; 0x40
 8000cda:	e095      	b.n	8000e08 <ADC_RegularChannelConfig+0x2b4>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000cdc:	78bb      	ldrb	r3, [r7, #2]
 8000cde:	2b0c      	cmp	r3, #12
 8000ce0:	d821      	bhi.n	8000d26 <ADC_RegularChannelConfig+0x1d2>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ce6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8000ce8:	78bb      	ldrb	r3, [r7, #2]
 8000cea:	1fda      	subs	r2, r3, #7
 8000cec:	4613      	mov	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	221f      	movs	r2, #31
 8000cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf8:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000cfa:	68bb      	ldr	r3, [r7, #8]
 8000cfc:	43db      	mvns	r3, r3
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	4013      	ands	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000d04:	78f9      	ldrb	r1, [r7, #3]
 8000d06:	78bb      	ldrb	r3, [r7, #2]
 8000d08:	1fda      	subs	r2, r3, #7
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	4413      	add	r3, r2
 8000d10:	fa01 f303 	lsl.w	r3, r1, r3
 8000d14:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000d16:	68fa      	ldr	r2, [r7, #12]
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	68fa      	ldr	r2, [r7, #12]
 8000d22:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d24:	e070      	b.n	8000e08 <ADC_RegularChannelConfig+0x2b4>
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 8000d26:	78bb      	ldrb	r3, [r7, #2]
 8000d28:	2b12      	cmp	r3, #18
 8000d2a:	d823      	bhi.n	8000d74 <ADC_RegularChannelConfig+0x220>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d30:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 8000d32:	78bb      	ldrb	r3, [r7, #2]
 8000d34:	f1a3 020d 	sub.w	r2, r3, #13
 8000d38:	4613      	mov	r3, r2
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	4413      	add	r3, r2
 8000d3e:	221f      	movs	r2, #31
 8000d40:	fa02 f303 	lsl.w	r3, r2, r3
 8000d44:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	68fa      	ldr	r2, [r7, #12]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000d50:	78f9      	ldrb	r1, [r7, #3]
 8000d52:	78bb      	ldrb	r3, [r7, #2]
 8000d54:	f1a3 020d 	sub.w	r2, r3, #13
 8000d58:	4613      	mov	r3, r2
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	4413      	add	r3, r2
 8000d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d62:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000d64:	68fa      	ldr	r2, [r7, #12]
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	639a      	str	r2, [r3, #56]	; 0x38
 8000d72:	e049      	b.n	8000e08 <ADC_RegularChannelConfig+0x2b4>
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 8000d74:	78bb      	ldrb	r3, [r7, #2]
 8000d76:	2b18      	cmp	r3, #24
 8000d78:	d823      	bhi.n	8000dc2 <ADC_RegularChannelConfig+0x26e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d7e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 8000d80:	78bb      	ldrb	r3, [r7, #2]
 8000d82:	f1a3 0213 	sub.w	r2, r3, #19
 8000d86:	4613      	mov	r3, r2
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	4413      	add	r3, r2
 8000d8c:	221f      	movs	r2, #31
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	43db      	mvns	r3, r3
 8000d98:	68fa      	ldr	r2, [r7, #12]
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000d9e:	78f9      	ldrb	r1, [r7, #3]
 8000da0:	78bb      	ldrb	r3, [r7, #2]
 8000da2:	f1a3 0213 	sub.w	r2, r3, #19
 8000da6:	4613      	mov	r3, r2
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	4413      	add	r3, r2
 8000dac:	fa01 f303 	lsl.w	r3, r1, r3
 8000db0:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	635a      	str	r2, [r3, #52]	; 0x34
 8000dc0:	e022      	b.n	8000e08 <ADC_RegularChannelConfig+0x2b4>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 8000dc8:	78bb      	ldrb	r3, [r7, #2]
 8000dca:	f1a3 0219 	sub.w	r2, r3, #25
 8000dce:	4613      	mov	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	4413      	add	r3, r2
 8000dd4:	221f      	movs	r2, #31
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	43db      	mvns	r3, r3
 8000de0:	68fa      	ldr	r2, [r7, #12]
 8000de2:	4013      	ands	r3, r2
 8000de4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 8000de6:	78f9      	ldrb	r1, [r7, #3]
 8000de8:	78bb      	ldrb	r3, [r7, #2]
 8000dea:	f1a3 0219 	sub.w	r2, r3, #25
 8000dee:	4613      	mov	r3, r2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	4413      	add	r3, r2
 8000df4:	fa01 f303 	lsl.w	r3, r1, r3
 8000df8:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000dfa:	68fa      	ldr	r2, [r7, #12]
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	68fa      	ldr	r2, [r7, #12]
 8000e06:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	609a      	str	r2, [r3, #8]
}
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e40:	b29b      	uxth	r3, r3
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	887b      	ldrh	r3, [r7, #2]
 8000e66:	4013      	ands	r3, r2
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d002      	beq.n	8000e72 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	73fb      	strb	r3, [r7, #15]
 8000e70:	e001      	b.n	8000e76 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000e72:	2300      	movs	r3, #0
 8000e74:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3714      	adds	r7, #20
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <__libc_init_array>:
 8000e84:	b570      	push	{r4, r5, r6, lr}
 8000e86:	4b0e      	ldr	r3, [pc, #56]	; (8000ec0 <__libc_init_array+0x3c>)
 8000e88:	4d0e      	ldr	r5, [pc, #56]	; (8000ec4 <__libc_init_array+0x40>)
 8000e8a:	2400      	movs	r4, #0
 8000e8c:	1aed      	subs	r5, r5, r3
 8000e8e:	10ad      	asrs	r5, r5, #2
 8000e90:	461e      	mov	r6, r3
 8000e92:	42ac      	cmp	r4, r5
 8000e94:	d004      	beq.n	8000ea0 <__libc_init_array+0x1c>
 8000e96:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8000e9a:	4790      	blx	r2
 8000e9c:	3401      	adds	r4, #1
 8000e9e:	e7f8      	b.n	8000e92 <__libc_init_array+0xe>
 8000ea0:	f000 f816 	bl	8000ed0 <_init>
 8000ea4:	4d08      	ldr	r5, [pc, #32]	; (8000ec8 <__libc_init_array+0x44>)
 8000ea6:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <__libc_init_array+0x48>)
 8000ea8:	2400      	movs	r4, #0
 8000eaa:	1aed      	subs	r5, r5, r3
 8000eac:	10ad      	asrs	r5, r5, #2
 8000eae:	461e      	mov	r6, r3
 8000eb0:	42ac      	cmp	r4, r5
 8000eb2:	d004      	beq.n	8000ebe <__libc_init_array+0x3a>
 8000eb4:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8000eb8:	4790      	blx	r2
 8000eba:	3401      	adds	r4, #1
 8000ebc:	e7f8      	b.n	8000eb0 <__libc_init_array+0x2c>
 8000ebe:	bd70      	pop	{r4, r5, r6, pc}
 8000ec0:	08000ee8 	.word	0x08000ee8
 8000ec4:	08000ee8 	.word	0x08000ee8
 8000ec8:	08000eec 	.word	0x08000eec
 8000ecc:	08000ee8 	.word	0x08000ee8

08000ed0 <_init>:
 8000ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ed2:	bf00      	nop
 8000ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ed6:	bc08      	pop	{r3}
 8000ed8:	469e      	mov	lr, r3
 8000eda:	4770      	bx	lr

08000edc <_fini>:
 8000edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ede:	bf00      	nop
 8000ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ee2:	bc08      	pop	{r3}
 8000ee4:	469e      	mov	lr, r3
 8000ee6:	4770      	bx	lr
