$date
	Fri Jul 11 13:28:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lfsr_tb $end
$var wire 4 ! lfsr [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module LFSR $end
$var wire 1 " clk $end
$var wire 4 $ lfsr [3:0] $end
$var wire 1 # rst $end
$var wire 4 % lfsr_next [3:0] $end
$var reg 4 & lfsr_prev [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 &
b1100 %
b1110 $
1#
0"
b1110 !
$end
#5000
1"
#10000
0"
#15000
b1001 %
b1100 !
b1100 $
b1100 &
0#
1"
#20000
0"
#25000
b11 %
b1001 !
b1001 $
b1001 &
1"
#30000
0"
#35000
b111 %
b11 !
b11 $
b11 &
1"
#40000
0"
#45000
b1111 %
b111 !
b111 $
b111 &
1"
#50000
0"
#55000
b1110 %
b1111 !
b1111 $
b1111 &
1"
#60000
0"
#65000
b1100 %
b1110 !
b1110 $
b1110 &
1"
#70000
0"
#75000
b1001 %
b1100 !
b1100 $
b1100 &
1"
#80000
0"
#85000
b11 %
b1001 !
b1001 $
b1001 &
1"
#90000
0"
#95000
b111 %
b11 !
b11 $
b11 &
1"
#100000
0"
#105000
b1111 %
b111 !
b111 $
b111 &
1"
#110000
0"
#115000
b1110 %
b1111 !
b1111 $
b1111 &
1"
