<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>
defines: 
time_elapsed: 1.064s
ram usage: 36588 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyz_wnbvm/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:10</a>: No timescale set for &#34;adder_implicit&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:10</a>: Compile module &#34;work@adder_implicit&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:10</a>: Top level module &#34;work@adder_implicit&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:40</a>: Cannot find a module definition for &#34;work@adder_implicit::addbit&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:48</a>: Cannot find a module definition for &#34;work@adder_implicit::addbit&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:56</a>: Cannot find a module definition for &#34;work@adder_implicit::addbit&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-64" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:64</a>: Cannot find a module definition for &#34;work@adder_implicit::addbit&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpyz_wnbvm/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_adder_implicit
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyz_wnbvm/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyz_wnbvm/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@adder_implicit)
 |vpiName:work@adder_implicit
 |uhdmallPackages:
 \_package: builtin, parent:work@adder_implicit
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@adder_implicit, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:10, parent:work@adder_implicit
   |vpiDefName:work@adder_implicit
   |vpiFullName:work@adder_implicit
   |vpiPort:
   \_port: (result), line:11
     |vpiName:result
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result), line:31
         |vpiName:result
         |vpiFullName:work@adder_implicit.result
         |vpiNetType:1
   |vpiPort:
   \_port: (carry), line:12
     |vpiName:carry
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry), line:32
         |vpiName:carry
         |vpiFullName:work@adder_implicit.carry
         |vpiNetType:1
   |vpiPort:
   \_port: (r1), line:13
     |vpiName:r1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r1), line:28
         |vpiName:r1
         |vpiFullName:work@adder_implicit.r1
         |vpiNetType:1
   |vpiPort:
   \_port: (r2), line:14
     |vpiName:r2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r2), line:29
         |vpiName:r2
         |vpiFullName:work@adder_implicit.r2
         |vpiNetType:1
   |vpiPort:
   \_port: (ci), line:15
     |vpiName:ci
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ci), line:30
         |vpiName:ci
         |vpiFullName:work@adder_implicit.ci
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (r1), line:28
   |vpiNet:
   \_logic_net: (r2), line:29
   |vpiNet:
   \_logic_net: (ci), line:30
   |vpiNet:
   \_logic_net: (result), line:31
   |vpiNet:
   \_logic_net: (carry), line:32
   |vpiNet:
   \_logic_net: (c1), line:35
     |vpiName:c1
     |vpiFullName:work@adder_implicit.c1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c2), line:36
     |vpiName:c2
     |vpiFullName:work@adder_implicit.c2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c3), line:37
     |vpiName:c3
     |vpiFullName:work@adder_implicit.c3
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@adder_implicit (work@adder_implicit), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:10
   |vpiDefName:work@adder_implicit
   |vpiName:work@adder_implicit
   |vpiPort:
   \_port: (result), line:11, parent:work@adder_implicit
     |vpiName:result
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result), line:31, parent:work@adder_implicit
         |vpiName:result
         |vpiFullName:work@adder_implicit.result
         |vpiNetType:1
         |vpiRange:
         \_range: , line:31
           |vpiLeftRange:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (carry), line:12, parent:work@adder_implicit
     |vpiName:carry
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry), line:32, parent:work@adder_implicit
         |vpiName:carry
         |vpiFullName:work@adder_implicit.carry
         |vpiNetType:1
   |vpiPort:
   \_port: (r1), line:13, parent:work@adder_implicit
     |vpiName:r1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r1), line:28, parent:work@adder_implicit
         |vpiName:r1
         |vpiFullName:work@adder_implicit.r1
         |vpiNetType:1
         |vpiRange:
         \_range: , line:28
           |vpiLeftRange:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (r2), line:14, parent:work@adder_implicit
     |vpiName:r2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r2), line:29, parent:work@adder_implicit
         |vpiName:r2
         |vpiFullName:work@adder_implicit.r2
         |vpiNetType:1
         |vpiRange:
         \_range: , line:29
           |vpiLeftRange:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ci), line:15, parent:work@adder_implicit
     |vpiName:ci
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ci), line:30, parent:work@adder_implicit
         |vpiName:ci
         |vpiFullName:work@adder_implicit.ci
         |vpiNetType:1
   |vpiModule:
   \_module: work@adder_implicit::addbit (u0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:40, parent:work@adder_implicit
     |vpiDefName:work@adder_implicit::addbit
     |vpiName:u0
     |vpiFullName:work@adder_implicit.u0
     |vpiInstance:
     \_module: work@adder_implicit (work@adder_implicit), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:10
   |vpiModule:
   \_module: work@adder_implicit::addbit (u1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:48, parent:work@adder_implicit
     |vpiDefName:work@adder_implicit::addbit
     |vpiName:u1
     |vpiFullName:work@adder_implicit.u1
     |vpiInstance:
     \_module: work@adder_implicit (work@adder_implicit), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:10
   |vpiModule:
   \_module: work@adder_implicit::addbit (u2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:56, parent:work@adder_implicit
     |vpiDefName:work@adder_implicit::addbit
     |vpiName:u2
     |vpiFullName:work@adder_implicit.u2
     |vpiInstance:
     \_module: work@adder_implicit (work@adder_implicit), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:10
   |vpiModule:
   \_module: work@adder_implicit::addbit (u3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:64, parent:work@adder_implicit
     |vpiDefName:work@adder_implicit::addbit
     |vpiName:u3
     |vpiFullName:work@adder_implicit.u3
     |vpiInstance:
     \_module: work@adder_implicit (work@adder_implicit), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>, line:10
   |vpiNet:
   \_logic_net: (r1), line:28, parent:work@adder_implicit
   |vpiNet:
   \_logic_net: (r2), line:29, parent:work@adder_implicit
   |vpiNet:
   \_logic_net: (ci), line:30, parent:work@adder_implicit
   |vpiNet:
   \_logic_net: (result), line:31, parent:work@adder_implicit
   |vpiNet:
   \_logic_net: (carry), line:32, parent:work@adder_implicit
   |vpiNet:
   \_logic_net: (c1), line:35, parent:work@adder_implicit
     |vpiName:c1
     |vpiFullName:work@adder_implicit.c1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c2), line:36, parent:work@adder_implicit
     |vpiName:c2
     |vpiFullName:work@adder_implicit.c2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c3), line:37, parent:work@adder_implicit
     |vpiName:c3
     |vpiFullName:work@adder_implicit.c3
     |vpiNetType:1
Object: \work_adder_implicit of type 3000
Object: \work_adder_implicit of type 32
Object: \result of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \carry of type 44
Object: \r1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \r2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ci of type 44
Object: \u0 of type 32
Object: \u1 of type 32
Object: \u2 of type 32
Object: \u3 of type 32
Object: \r1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \r2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ci of type 36
Object: \result of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \carry of type 36
Object: \c1 of type 36
Object: \c2 of type 36
Object: \c3 of type 36
Object: \work_adder_implicit of type 32
Object: \result of type 44
Object: \carry of type 44
Object: \r1 of type 44
Object: \r2 of type 44
Object: \ci of type 44
Object: \r1 of type 36
Object: \r2 of type 36
Object: \ci of type 36
Object: \result of type 36
Object: \carry of type 36
Object: \c1 of type 36
Object: \c2 of type 36
Object: \c3 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_adder_implicit::addbit&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3b6c0] str=&#39;\work_adder_implicit::addbit&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3b6c0] str=&#39;\work_adder_implicit::addbit&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_adder_implicit&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d25310] str=&#39;\work_adder_implicit&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:11</a>.0-11.0&gt; [0x1d255b0] str=&#39;\result&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:31</a>.0-31.0&gt; [0x1d25910]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:31</a>.0-31.0&gt; [0x1d25e70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:31</a>.0-31.0&gt; [0x1d26090] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:12</a>.0-12.0&gt; [0x1d26260] str=&#39;\carry&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:13</a>.0-13.0&gt; [0x1d263f0] str=&#39;\r1&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:28</a>.0-28.0&gt; [0x1d26550]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:28</a>.0-28.0&gt; [0x1d268d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:28</a>.0-28.0&gt; [0x1d26aa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:14</a>.0-14.0&gt; [0x1d26720] str=&#39;\r2&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:29</a>.0-29.0&gt; [0x1d26c70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:29</a>.0-29.0&gt; [0x1d26fb0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:29</a>.0-29.0&gt; [0x1d3b360] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:15</a>.0-15.0&gt; [0x1d26e00] str=&#39;\ci&#39; input port=5
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:40</a>.0-40.0&gt; [0x1d3b5a0] str=&#39;\u0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3b8d0] str=&#39;\work_adder_implicit::addbit&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:48</a>.0-48.0&gt; [0x1d3b9f0] str=&#39;\u1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3bb80] str=&#39;\work_adder_implicit::addbit&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:56</a>.0-56.0&gt; [0x1d3bca0] str=&#39;\u2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3be30] str=&#39;\work_adder_implicit::addbit&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-64" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:64</a>.0-64.0&gt; [0x1d3bf70] str=&#39;\u3&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3c100] str=&#39;\work_adder_implicit::addbit&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:35</a>.0-35.0&gt; [0x1d3c640] str=&#39;\c1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:36</a>.0-36.0&gt; [0x1d3c7f0] str=&#39;\c2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:37</a>.0-37.0&gt; [0x1d3c9c0] str=&#39;\c3&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d25310] str=&#39;\work_adder_implicit&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:11</a>.0-11.0&gt; [0x1d255b0] str=&#39;\result&#39; output reg basic_prep port=1 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:31</a>.0-31.0&gt; [0x1d25910] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:31</a>.0-31.0&gt; [0x1d25e70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:31</a>.0-31.0&gt; [0x1d26090] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:12</a>.0-12.0&gt; [0x1d26260] str=&#39;\carry&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:13</a>.0-13.0&gt; [0x1d263f0] str=&#39;\r1&#39; input basic_prep port=3 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:28</a>.0-28.0&gt; [0x1d26550] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:28</a>.0-28.0&gt; [0x1d268d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:28</a>.0-28.0&gt; [0x1d26aa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:14</a>.0-14.0&gt; [0x1d26720] str=&#39;\r2&#39; input basic_prep port=4 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:29</a>.0-29.0&gt; [0x1d26c70] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:29</a>.0-29.0&gt; [0x1d26fb0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:29</a>.0-29.0&gt; [0x1d3b360] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:15</a>.0-15.0&gt; [0x1d26e00] str=&#39;\ci&#39; input basic_prep port=5 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:40</a>.0-40.0&gt; [0x1d3b5a0] str=&#39;\u0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3b8d0] str=&#39;\work_adder_implicit::addbit&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:48</a>.0-48.0&gt; [0x1d3b9f0] str=&#39;\u1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3bb80] str=&#39;\work_adder_implicit::addbit&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:56</a>.0-56.0&gt; [0x1d3bca0] str=&#39;\u2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3be30] str=&#39;\work_adder_implicit::addbit&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-64" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:64</a>.0-64.0&gt; [0x1d3bf70] str=&#39;\u3&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d3c100] str=&#39;\work_adder_implicit::addbit&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:35</a>.0-35.0&gt; [0x1d3c640] str=&#39;\c1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:36</a>.0-36.0&gt; [0x1d3c7f0] str=&#39;\c2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:37</a>.0-37.0&gt; [0x1d3c9c0] str=&#39;\c3&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_adder_implicit
Generating RTLIL representation for module `\work_adder_implicit&#39;.

2.2. Analyzing design hierarchy..
Top module:  \work_adder_implicit

2.3. Analyzing design hierarchy..
Top module:  \work_adder_implicit
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_adder_implicit..
Warning: Wire work_adder_implicit.\result [3] is used but has no driver.
Warning: Wire work_adder_implicit.\result [2] is used but has no driver.
Warning: Wire work_adder_implicit.\result [1] is used but has no driver.
Warning: Wire work_adder_implicit.\result [0] is used but has no driver.
Warning: Wire work_adder_implicit.\carry is used but has no driver.
found and reported 5 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_adder_implicit ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     work_adder_implicit::addbit      4

8. Executing CHECK pass (checking for obvious problems).
checking module work_adder_implicit..
Warning: Wire work_adder_implicit.\result [3] is used but has no driver.
Warning: Wire work_adder_implicit.\result [2] is used but has no driver.
Warning: Wire work_adder_implicit.\result [1] is used but has no driver.
Warning: Wire work_adder_implicit.\result [0] is used but has no driver.
Warning: Wire work_adder_implicit.\carry is used but has no driver.
found and reported 5 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_adder_implicit&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;result&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;carry&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;r1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7, 8, 9, 10 ]
        },
        &#34;r2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11, 12, 13, 14 ]
        },
        &#34;ci&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 15 ]
        }
      },
      &#34;cells&#34;: {
        &#34;u0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_adder_implicit::addbit&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:40</a>.0-40.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;u1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_adder_implicit::addbit&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:48</a>.0-48.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;u2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_adder_implicit::addbit&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:56</a>.0-56.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;u3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_adder_implicit::addbit&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-64" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:64</a>.0-64.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;c1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:35</a>.0-35.0&#34;
          }
        },
        &#34;c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:36</a>.0-36.0&#34;
          }
        },
        &#34;c3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:37</a>.0-37.0&#34;
          }
        },
        &#34;carry&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:12</a>.0-12.0&#34;
          }
        },
        &#34;ci&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:15</a>.0-15.0&#34;
          }
        },
        &#34;r1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7, 8, 9, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:13</a>.0-13.0&#34;
          }
        },
        &#34;r2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11, 12, 13, 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:14</a>.0-14.0&#34;
          }
        },
        &#34;result&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:11</a>.0-11.0&#34;
          }
        }
      }
    },
    &#34;work_adder_implicit::addbit&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_adder_implicit&#39;.

(* top =  1  *)
(* interfaces_replaced_in_module =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_adder_implicit(result, carry, r1, r2, ci);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:35</a>.0-35.0&#34; *)
  wire c1;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:36</a>.0-36.0&#34; *)
  wire c2;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:37</a>.0-37.0&#34; *)
  wire c3;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:12</a>.0-12.0&#34; *)
  output carry;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:15</a>.0-15.0&#34; *)
  input ci;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:13</a>.0-13.0&#34; *)
  input [3:0] r1;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:14</a>.0-14.0&#34; *)
  input [3:0] r2;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:11</a>.0-11.0&#34; *)
  output [3:0] result;
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:40</a>.0-40.0&#34; *)
  \work_adder_implicit::addbit  u0 (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:48</a>.0-48.0&#34; *)
  \work_adder_implicit::addbit  u1 (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:56</a>.0-56.0&#34; *)
  \work_adder_implicit::addbit  u2 (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html#l-64" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v:64</a>.0-64.0&#34; *)
  \work_adder_implicit::addbit  u3 (
  );
endmodule

Warnings: 5 unique messages, 10 total
End of script. Logfile hash: ba800fc8a7, CPU: user 0.01s system 0.00s, MEM: 13.10 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>