[         rv32ua/lrsc] [1;32mPASS[0m
[         rv32ua/lrsc] [1;32mPASS[0m
[          rv32ui/add] [1;32mPASS[0m
[         rv32ui/addi] [1;32mPASS[0m
[          rv32ui/and] [1;32mPASS[0m
[         rv32ui/andi] [1;32mPASS[0m
[        rv32ui/auipc] [1;32mPASS[0m
[          rv32ui/beq] [1;32mPASS[0m
[          rv32ui/bge] [1;32mPASS[0m
[         rv32ui/bgeu] [1;32mPASS[0m
[          rv32ui/blt] [1;32mPASS[0m
[         rv32ui/bltu] [1;32mPASS[0m
[          rv32ui/bne] [1;32mPASS[0m
[      rv32ui/fence_i] [1;31m***FAIL***[0m
[          rv32ui/jal] [1;32mPASS[0m
[         rv32ui/jalr] [1;32mPASS[0m
[           rv32ui/lb] [1;32mPASS[0m
[          rv32ui/lbu] [1;32mPASS[0m
[        rv32ui/ld_st] [1;32mPASS[0m
[           rv32ui/lh] [1;32mPASS[0m
[          rv32ui/lhu] [1;32mPASS[0m
[          rv32ui/lui] [1;32mPASS[0m
[           rv32ui/lw] [1;32mPASS[0m
[      rv32ui/ma_data] [1;31m***FAIL***[0m
[           rv32ui/or] [1;32mPASS[0m
[          rv32ui/ori] [1;32mPASS[0m
[           rv32ui/sb] [1;32mPASS[0m
[           rv32ui/sh] [1;32mPASS[0m
[       rv32ui/simple] [1;32mPASS[0m
[          rv32ui/sll] [1;32mPASS[0m
[         rv32ui/slli] [1;32mPASS[0m
[          rv32ui/slt] [1;32mPASS[0m
[         rv32ui/slti] [1;32mPASS[0m
[        rv32ui/sltiu] [1;32mPASS[0m
[         rv32ui/sltu] [1;32mPASS[0m
[          rv32ui/sra] [1;32mPASS[0m
[         rv32ui/srai] [1;32mPASS[0m
[          rv32ui/srl] [1;32mPASS[0m
[         rv32ui/srli] [1;32mPASS[0m
[        rv32ui/st_ld] [1;32mPASS[0m
[          rv32ui/sub] [1;32mPASS[0m
[           rv32ui/sw] [1;32mPASS[0m
[          rv32ui/xor] [1;32mPASS[0m
[         rv32ui/xori] [1;32mPASS[0m
[          rv32um/div] [1;32mPASS[0m
