{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544505192867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544505192871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 23:13:12 2018 " "Processing started: Mon Dec 10 23:13:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544505192871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505192871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505192871 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544505193022 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544505193022 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544505193022 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544505193022 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544505193022 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544505193022 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544505193022 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544505193022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544505193451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544505193451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "framebuffer.sv(83) " "Verilog HDL warning at framebuffer.sv(83): extended using \"x\" or \"z\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544505200317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200319 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_thin_controller.sv(78) " "Verilog HDL warning at SRAM_thin_controller.sv(78): extended using \"x\" or \"z\"" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544505200322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_thin_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_thin_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_thin_controller " "Found entity 1: SRAM_thin_controller" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200323 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testPLL.v " "Can't analyze file -- file testPLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544505200328 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAMCLK.v " "Can't analyze file -- file SRAMCLK.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544505200332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200347 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_controller.sv(99) " "Verilog HDL warning at SRAM_controller.sv(99): extended using \"x\" or \"z\"" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544505200350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_FIFO " "Found entity 1: SRAM_FIFO" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk " "Found entity 1: mem_clk" {  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_port " "Found entity 1: VGA_port" {  } { { "VGA_port.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_port.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_shader " "Found entity 1: pixel_shader" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rasterizer " "Found entity 1: rasterizer" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_shader " "Found entity 1: debug_shader" {  } { { "debug_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/debug_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_transform.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertex_transform.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_transform " "Found entity 1: vertex_transform" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory " "Found entity 1: vertex_memory" {  } { { "vertex_memory.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_divide " "Found entity 1: vertex_divide" {  } { { "vertex_divide.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_bins.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_bins.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_bins " "Found entity 1: vertex_memory_bins" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_norms.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_norms.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_norms " "Found entity 1: vertex_memory_norms" {  } { { "vertex_memory_norms.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_norms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_multiply " "Found entity 1: vertex_multiply" {  } { { "vertex_multiply.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_multiply.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_transform_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertex_transform_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_transform_new " "Found entity 1: vertex_transform_new" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal " "Found entity 1: reciprocal" {  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505200418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505200418 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "framebuffer framebuffer.sv(41) " "Verilog HDL Parameter Declaration warning at framebuffer.sv(41): Parameter Declaration in module \"framebuffer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544505200419 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vertex_transform vertex_transform.sv(71) " "Verilog HDL Parameter Declaration warning at vertex_transform.sv(71): Parameter Declaration in module \"vertex_transform\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544505200422 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vertex_transform vertex_transform.sv(72) " "Verilog HDL Parameter Declaration warning at vertex_transform.sv(72): Parameter Declaration in module \"vertex_transform\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544505200422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Typhoon " "Elaborating entity \"Typhoon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544505200635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Typhoon.sv(100) " "Verilog HDL assignment warning at Typhoon.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505200641 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_reset 0 Typhoon.sv(29) " "Net \"VGA_reset\" at Typhoon.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544505200646 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Typhoon.sv(10) " "Output port \"LEDG\" at Typhoon.sv(10) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200646 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Typhoon.sv(14) " "Output port \"HEX0\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200646 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Typhoon.sv(14) " "Output port \"HEX1\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200646 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Typhoon.sv(14) " "Output port \"HEX2\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200647 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Typhoon.sv(14) " "Output port \"HEX3\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200647 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Typhoon.sv(14) " "Output port \"HEX4\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200647 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Typhoon.sv(14) " "Output port \"HEX5\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200647 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Typhoon.sv(14) " "Output port \"HEX6\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200647 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Typhoon.sv(14) " "Output port \"HEX7\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544505200647 "|Typhoon"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505200659 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505200659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer rasterizer:tiledRasterizer " "Elaborating entity \"rasterizer\" for hierarchy \"rasterizer:tiledRasterizer\"" {  } { { "Typhoon.sv" "tiledRasterizer" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505200679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rasterizer.sv(219) " "Verilog HDL assignment warning at rasterizer.sv(219): truncated value with size 32 to match size of target (10)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505201221 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rasterizer.sv(222) " "Verilog HDL assignment warning at rasterizer.sv(222): truncated value with size 32 to match size of target (10)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505201221 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rasterizer.sv(232) " "Verilog HDL assignment warning at rasterizer.sv(232): truncated value with size 32 to match size of target (8)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505201221 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.sv(248) " "Verilog HDL assignment warning at rasterizer.sv(248): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505201221 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505206817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505206817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBufferTile " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBufferTile\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505206817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTiles0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTiles0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505206817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTiles1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTiles1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505206817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505206818 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505206818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertex_memory_bins rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory " "Elaborating entity \"vertex_memory_bins\" for hierarchy \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\"" {  } { { "rasterizer.sv" "geometry_memory" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505206883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_bins.v" "altsyncram_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505206934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505206935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../worldGeo.mif " "Parameter \"init_file\" = \"../worldGeo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 144 " "Parameter \"width_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 144 " "Parameter \"width_b\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505206935 ""}  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505206935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v4s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v4s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v4s1 " "Found entity 1: altsyncram_v4s1" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505206992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505206992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v4s1 rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated " "Elaborating entity \"altsyncram_v4s1\" for hierarchy \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505206994 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1016 1024 0 1 1 " "1016 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "8 1023 " "Addresses ranging from 8 to 1023 are not initialized" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/worldGeo.mif" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/worldGeo.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1544505207002 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/worldGeo.mif" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/worldGeo.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1544505207002 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1024 C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/worldGeo.mif " "Memory depth (2048) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/worldGeo.mif\" -- setting initial value for remaining addresses to 0" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544505207002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_shader rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader " "Elaborating entity \"pixel_shader\" for hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\"" {  } { { "rasterizer.sv" "shaderLoopY\[0\].shaderLoopX\[0\].shader" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zBuffer pixel_shader.sv(22) " "Verilog HDL or VHDL warning at pixel_shader.sv(22): object \"zBuffer\" assigned a value but never read" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544505207540 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextDoneSetup pixel_shader.sv(25) " "Verilog HDL or VHDL warning at pixel_shader.sv(25): object \"nextDoneSetup\" assigned a value but never read" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544505207540 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(172) " "Verilog HDL assignment warning at pixel_shader.sv(172): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505207548 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(173) " "Verilog HDL assignment warning at pixel_shader.sv(173): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505207548 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(318) " "Verilog HDL assignment warning at pixel_shader.sv(318): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505207548 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505207614 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505207614 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBuffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBuffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505207614 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505207614 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505207614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal rasterizer:tiledRasterizer\|reciprocal:areaDivider " "Elaborating entity \"reciprocal\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\"" {  } { { "rasterizer.sv" "areaDivider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "reciprocal.v" "LPM_DIVIDE_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 6 " "Parameter \"lpm_pipeline\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 24 " "Parameter \"lpm_widthd\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 24 " "Parameter \"lpm_widthn\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207691 ""}  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505207691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l5t " "Found entity 1: lpm_divide_l5t" {  } { { "db/lpm_divide_l5t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/lpm_divide_l5t.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505207729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505207729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_l5t rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated " "Elaborating entity \"lpm_divide_l5t\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7ji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7ji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7ji " "Found entity 1: sign_div_unsign_7ji" {  } { { "db/sign_div_unsign_7ji.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_7ji.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505207750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505207750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_7ji rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider " "Elaborating entity \"sign_div_unsign_7ji\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\"" {  } { { "db/lpm_divide_l5t.tdf" "divider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/lpm_divide_l5t.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8gg " "Found entity 1: alt_u_div_8gg" {  } { { "db/alt_u_div_8gg.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_8gg.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505207794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505207794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_8gg rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider " "Elaborating entity \"alt_u_div_8gg\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\"" {  } { { "db/sign_div_unsign_7ji.tdf" "divider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_7ji.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505207844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505207844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_8gg.tdf" "add_sub_0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_8gg.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505207888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505207888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_8gg.tdf" "add_sub_1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_8gg.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk mem_clk:myTest " "Elaborating entity \"mem_clk\" for hierarchy \"mem_clk:myTest\"" {  } { { "Typhoon.sv" "myTest" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mem_clk:myTest\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "altpll_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_clk:myTest\|altpll:altpll_component " "Elaborated megafunction instantiation \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_clk:myTest\|altpll:altpll_component " "Instantiated megafunction \"mem_clk:myTest\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mem_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mem_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505207946 ""}  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505207946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mem_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mem_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk_altpll " "Found entity 1: mem_clk_altpll" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505207990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505207990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk_altpll mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated " "Elaborating entity \"mem_clk_altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505207992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGAtiming " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGAtiming\"" {  } { { "Typhoon.sv" "VGAtiming" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505208000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer framebuffer:SRAM " "Elaborating entity \"framebuffer\" for hierarchy \"framebuffer:SRAM\"" {  } { { "Typhoon.sv" "SRAM" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505208002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funDemo framebuffer.sv(50) " "Verilog HDL or VHDL warning at framebuffer.sv(50): object \"funDemo\" assigned a value but never read" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readSync framebuffer.sv(72) " "Verilog HDL or VHDL warning at framebuffer.sv(72): object \"readSync\" assigned a value but never read" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 framebuffer.sv(87) " "Verilog HDL assignment warning at framebuffer.sv(87): truncated value with size 32 to match size of target (20)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 framebuffer.sv(108) " "Verilog HDL assignment warning at framebuffer.sv(108): truncated value with size 32 to match size of target (20)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framebuffer.sv(178) " "Verilog HDL assignment warning at framebuffer.sv(178): truncated value with size 32 to match size of target (8)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framebuffer.sv(182) " "Verilog HDL assignment warning at framebuffer.sv(182): truncated value with size 32 to match size of target (8)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 "|Typhoon|framebuffer:SRAM"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544505208007 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[108\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[109\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[110\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[111\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[112\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3957 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[113\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[114\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[115\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[116\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[117\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[118\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[119\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[120\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[121\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[122\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[123\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[124\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[125\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[126\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[127\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[128\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[128\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[129\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[129\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[130\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[130\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[131\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[131\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[132\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[132\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[133\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[133\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[134\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[134\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[135\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[135\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4762 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[136\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[136\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[137\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[137\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[138\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[138\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[139\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[139\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[140\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[140\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[141\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[141\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[142\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[142\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 5007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[143\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[143\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 5042 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505208476 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a143"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544505208476 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544505208476 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "44 " "Inferred 44 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "framebuffer:SRAM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"framebuffer:SRAM\|Mult0\"" {  } { { "framebuffer.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "framebuffer:SRAM\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"framebuffer:SRAM\|Mult1\"" {  } { { "framebuffer.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|Mult0\"" {  } { { "rasterizer.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|Mult1\"" {  } { { "rasterizer.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505213224 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544505213224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:SRAM\|lpm_mult:Mult0 " "Instantiated megafunction \"framebuffer:SRAM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213282 ""}  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505213282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505213474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505213474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213485 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505213536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505213536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|altshift:external_latency_ffs framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:SRAM\|lpm_mult:Mult1 " "Instantiated megafunction \"framebuffer:SRAM\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213574 ""}  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505213574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|altshift:external_latency_ffs framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult4\"" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult4 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213646 ""}  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505213646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505213687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505213687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult2\"" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505213996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult2 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505213996 ""}  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505213996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_36t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505214037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505214037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult3\"" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505214049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult3 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 41 " "Parameter \"LPM_WIDTHA\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214049 ""}  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505214049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_c6t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544505214090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505214090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|lpm_mult:Mult0\"" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505214287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|lpm_mult:Mult0 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544505214287 ""}  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544505214287 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1944 " "Ignored 1944 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1944 " "Ignored 1944 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1544505214957 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1544505214957 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544505216415 "|Typhoon|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544505216415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544505216646 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544505221443 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[9\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[9\]~0\"" {  } { { "pixel_shader.sv" "trueY\[9\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[8\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[8\]~2\"" {  } { { "pixel_shader.sv" "trueY\[8\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[6\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[6\]~6\"" {  } { { "pixel_shader.sv" "trueY\[6\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[5\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[5\]~8\"" {  } { { "pixel_shader.sv" "trueY\[5\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[4\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[4\]~10\"" {  } { { "pixel_shader.sv" "trueY\[4\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[3\]~12 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[3\]~12\"" {  } { { "pixel_shader.sv" "trueY\[3\]~12" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[9\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[9\]~0\"" {  } { { "pixel_shader.sv" "trueY\[9\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[8\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[8\]~2\"" {  } { { "pixel_shader.sv" "trueY\[8\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[6\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[6\]~6\"" {  } { { "pixel_shader.sv" "trueY\[6\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[5\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[5\]~8\"" {  } { { "pixel_shader.sv" "trueY\[5\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[4\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[4\]~10\"" {  } { { "pixel_shader.sv" "trueY\[4\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[3\]~12 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[3\]~12\"" {  } { { "pixel_shader.sv" "trueY\[3\]~12" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505221474 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1544505221474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg " "Generated suppressed messages file C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505221669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544505222110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544505222110 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 202 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544505222245 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 202 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544505222245 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505222490 "|Typhoon|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505222490 "|Typhoon|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505222490 "|Typhoon|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544505222490 "|Typhoon|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544505222490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7437 " "Implemented 7437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544505222490 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544505222490 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544505222490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7021 " "Implemented 7021 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544505222490 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544505222490 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544505222490 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "132 " "Implemented 132 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544505222490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544505222490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544505222547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 23:13:42 2018 " "Processing ended: Mon Dec 10 23:13:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544505222547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544505222547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544505222547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544505222547 ""}
