#directory "/Users/jonathan/.opam/default/lib/hardcaml";;
#directory "/Users/jonathan/.opam/default/lib/base";;

open Input
open Input_main
open Input_rewrite
open Input_lex

#print_length 1000000;;
#print_depth 1000000;;

let cct = cnv "uhdm.txt";;
let _ = Hardcaml.Rtl.print Verilog cct
