	.file	"sha1_avr.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	sha1_init_avr
	.type	sha1_init_avr, @function
sha1_init_avr:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r30,r24
	ldi r24,lo8(1)
	ldi r25,lo8(35)
	ldi r26,lo8(69)
	ldi r27,lo8(103)
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldi r24,lo8(-119)
	ldi r25,lo8(-85)
	ldi r26,lo8(-51)
	ldi r27,lo8(-17)
	std Z+4,r24
	std Z+5,r25
	std Z+6,r26
	std Z+7,r27
	ldi r24,lo8(-2)
	ldi r25,lo8(-36)
	ldi r26,lo8(-70)
	ldi r27,lo8(-104)
	std Z+8,r24
	std Z+9,r25
	std Z+10,r26
	std Z+11,r27
	ldi r24,lo8(118)
	ldi r25,lo8(84)
	ldi r26,lo8(50)
	ldi r27,lo8(16)
	std Z+12,r24
	std Z+13,r25
	std Z+14,r26
	std Z+15,r27
	ldi r24,lo8(-16)
	ldi r25,lo8(-31)
	ldi r26,lo8(-46)
	ldi r27,lo8(-61)
	std Z+16,r24
	std Z+17,r25
	std Z+18,r26
	std Z+19,r27
	subi r30,-84
	sbci r31,-1
	std Z+1,__zero_reg__
	st Z,__zero_reg__
/* epilogue start */
	ret
	.size	sha1_init_avr, .-sha1_init_avr
.global	sha1_transform_avr
	.type	sha1_transform_avr, @function
sha1_transform_avr:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,92
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 92 */
/* stack size = 110 */
.L__stack_usage = 110
	movw r16,r24
	movw r26,r24
	ld r4,X+
	ld r5,X+
	ld r6,X+
	ld r7,X
	sbiw r26,3
	adiw r28,73-60
	std Y+60,r4
	std Y+61,r5
	std Y+62,r6
	std Y+63,r7
	sbiw r28,73-60
	adiw r26,4
	ld r4,X+
	ld r5,X+
	ld r6,X+
	ld r7,X
	sbiw r26,4+3
	adiw r28,77-60
	std Y+60,r4
	std Y+61,r5
	std Y+62,r6
	std Y+63,r7
	sbiw r28,77-60
	adiw r26,8
	ld r4,X+
	ld r5,X+
	ld r6,X+
	ld r7,X
	sbiw r26,8+3
	adiw r28,81-60
	std Y+60,r4
	std Y+61,r5
	std Y+62,r6
	std Y+63,r7
	sbiw r28,81-60
	adiw r26,12
	ld r4,X+
	ld r5,X+
	ld r6,X+
	ld r7,X
	sbiw r26,12+3
	adiw r28,85-60
	std Y+60,r4
	std Y+61,r5
	std Y+62,r6
	std Y+63,r7
	sbiw r28,85-60
	adiw r26,16
	ld r4,X+
	ld r5,X+
	ld r6,X+
	ld r7,X
	sbiw r26,16+3
	adiw r28,89-60
	std Y+60,r4
	std Y+61,r5
	std Y+62,r6
	std Y+63,r7
	sbiw r28,89-60
	movw r30,r22
	adiw r30,2
	movw r20,r28
	subi r20,-1
	sbci r21,-1
	movw r18,r28
	subi r18,-65
	sbci r19,-1
.L3:
	ld r24,Z
	ldd r25,Z+1
	eor r24,r25
	eor r25,r24
	eor r24,r25
	movw r12,r24
	lsl r25
	sbc r14,r14
	sbc r15,r15
	movw r26,r20
	st X+,r12
	st X+,r13
	st X+,r14
	st X+,r15
	movw r20,r26
	adiw r30,4
	cp r26,r18
	cpc r27,r19
	brne .L3
	adiw r28,89-60
	ldd r4,Y+60
	ldd r5,Y+61
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,89-60
	adiw r28,65-60
	std Y+60,r4
	std Y+61,r5
	std Y+62,r6
	std Y+63,r7
	sbiw r28,65-60
	adiw r28,85-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,85-60
	adiw r28,81-60
	ldd r6,Y+60
	ldd r7,Y+61
	ldd r8,Y+62
	ldd r9,Y+63
	sbiw r28,81-60
	adiw r28,69-60
	std Y+60,r6
	std Y+61,r7
	std Y+62,r8
	std Y+63,r9
	sbiw r28,69-60
	adiw r28,77-60
	ldd r8,Y+60
	ldd r9,Y+61
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,77-60
	adiw r28,73-60
	ldd r12,Y+60
	ldd r13,Y+61
	ldd r14,Y+62
	ldd r15,Y+63
	sbiw r28,73-60
	ldi r19,0
	ldi r18,0
	movw r2,r16
	rjmp .L5
.L4:
	lsl r24
	rol r25
	lsl r24
	rol r25
	ldi r30,lo8(1)
	ldi r31,0
	add r30,r28
	adc r31,r29
	add r30,r24
	adc r31,r25
	movw r26,r14
	movw r24,r12
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	movw r4,r12
	movw r6,r14
	mov r0,r19
	ldi r19,27
	1:
	lsr r7
	ror r6
	ror r5
	ror r4
	dec r19
	brne 1b
	mov r19,r0
	or r24,r4
	or r25,r5
	or r26,r6
	or r27,r7
	movw r4,r24
	movw r6,r26
	ldi r17,103
	sub r4,r17
	ldi r17,-122
	sbc r5,r17
	ldi r17,125
	sbc r6,r17
	ldi r17,-91
	sbc r7,r17
	ld r24,Z
	ldd r25,Z+1
	ldd r26,Z+2
	ldd r27,Z+3
	add r4,r24
	adc r5,r25
	adc r6,r26
	adc r7,r27
	adiw r28,69-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-60
	eor r24,r20
	eor r25,r21
	eor r26,r22
	eor r27,r23
	and r24,r8
	and r25,r9
	and r26,r10
	and r27,r11
	eor r24,r20
	eor r25,r21
	eor r26,r22
	eor r27,r23
	add r24,r4
	adc r25,r5
	adc r26,r6
	adc r27,r7
	adiw r28,65-60
	ldd r4,Y+60
	ldd r5,Y+61
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,65-60
	add r24,r4
	adc r25,r5
	adc r26,r6
	adc r27,r7
	movw r4,r8
	movw r6,r10
	lsr r7
	ror r6
	ror r5
	ror r4
	lsr r7
	ror r6
	ror r5
	ror r4
	adiw r28,65-60
	std Y+60,r4
	std Y+61,r5
	std Y+62,r6
	std Y+63,r7
	sbiw r28,65-60
	movw r4,r8
	movw r6,r10
	mov r0,r19
	ldi r19,30
	1:
	lsl r4
	rol r5
	rol r6
	rol r7
	dec r19
	brne 1b
	mov r19,r0
	adiw r28,65-60
	ldd r8,Y+60
	ldd r9,Y+61
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,65-60
	or r4,r8
	or r5,r9
	or r6,r10
	or r7,r11
	subi r18,-1
	sbci r19,-1
	movw r8,r12
	movw r10,r14
	adiw r28,65-60
	std Y+60,r20
	std Y+61,r21
	std Y+62,r22
	std Y+63,r23
	sbiw r28,65-60
	cpi r18,20
	cpc r19,__zero_reg__
	breq .L8
	adiw r28,69-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,69-60
	adiw r28,69-60
	std Y+60,r4
	std Y+61,r5
	std Y+62,r6
	std Y+63,r7
	sbiw r28,69-60
	movw r12,r24
	movw r14,r26
.L5:
	movw r24,r18
	andi r24,15
	andi r25,128
	tst r25
	brlt .+2
	rjmp .L4
	sbiw r24,1
	ori r24,240
	ori r25,255
	adiw r24,1
	rjmp .L4
.L8:
	adiw r28,73-60
	ldd r8,Y+60
	ldd r9,Y+61
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,73-60
	add r24,r8
	adc r25,r9
	adc r26,r10
	adc r27,r11
	movw r30,r2
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	adiw r28,77-60
	ldd r8,Y+60
	ldd r9,Y+61
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,77-60
	add r12,r8
	adc r13,r9
	adc r14,r10
	adc r15,r11
	std Z+4,r12
	std Z+5,r13
	std Z+6,r14
	std Z+7,r15
	adiw r28,81-60
	ldd r8,Y+60
	ldd r9,Y+61
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,81-60
	add r4,r8
	adc r5,r9
	adc r6,r10
	adc r7,r11
	std Z+8,r4
	std Z+9,r5
	std Z+10,r6
	std Z+11,r7
	adiw r28,85-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,85-60
	adiw r28,69-60
	ldd r4,Y+60
	ldd r5,Y+61
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,69-60
	add r24,r4
	adc r25,r5
	adc r26,r6
	adc r27,r7
	std Z+12,r24
	std Z+13,r25
	std Z+14,r26
	std Z+15,r27
	adiw r28,89-60
	ldd r4,Y+60
	ldd r5,Y+61
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,89-60
	add r20,r4
	adc r21,r5
	adc r22,r6
	adc r23,r7
	std Z+16,r20
	std Z+17,r21
	std Z+18,r22
	std Z+19,r23
/* epilogue start */
	subi r28,-92
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
	.size	sha1_transform_avr, .-sha1_transform_avr
	.ident	"GCC: (GNU) 7.3.0"
