/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  reg [24:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_18z;
  reg [3:0] celloutsig_0_1z;
  wire [18:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [26:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_2z[16] ? celloutsig_0_2z[8] : celloutsig_0_0z);
  assign celloutsig_1_16z = !(celloutsig_1_11z ? celloutsig_1_7z : celloutsig_1_3z);
  assign celloutsig_1_7z = ~celloutsig_1_1z;
  assign celloutsig_0_55z = celloutsig_0_16z[5] | celloutsig_0_27z;
  assign celloutsig_1_11z = celloutsig_1_10z | celloutsig_1_8z[3];
  assign celloutsig_0_14z = celloutsig_0_7z[1] | celloutsig_0_5z;
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z } + { in_data[126:103], celloutsig_1_3z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 15'h0000;
    else _00_ <= celloutsig_0_12z[24:10];
  assign celloutsig_1_15z = { celloutsig_1_0z[1:0], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_13z } & { celloutsig_1_2z[4], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_22z = { in_data[20:14], celloutsig_0_9z } & { celloutsig_0_9z[10:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_52z = { celloutsig_0_34z[11:1], _00_ } === { celloutsig_0_7z[8:0], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_10z = celloutsig_0_1z[3:1] === celloutsig_0_4z[4:2];
  assign celloutsig_0_24z = { celloutsig_0_18z[7:1], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_16z } >= { celloutsig_0_12z[20:10], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_6z = { in_data[148], celloutsig_1_0z } < { celloutsig_1_0z[7:3], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[72:71], celloutsig_0_1z } < { in_data[59:55], celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_11z[4:0] < celloutsig_0_22z[11:7];
  assign celloutsig_0_5z = in_data[38] & ~(celloutsig_0_1z[3]);
  assign celloutsig_1_13z = celloutsig_1_8z[15] & ~(in_data[131]);
  assign celloutsig_1_17z = celloutsig_1_0z[6:1] % { 1'h1, celloutsig_1_15z };
  assign celloutsig_0_9z = { in_data[16:7], celloutsig_0_8z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[24:19], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_7z[8:3], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z } % { 1'h1, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_1z[3:1], celloutsig_0_8z } % { 1'h1, celloutsig_0_16z[3:1] };
  assign celloutsig_1_18z = celloutsig_1_8z[23] ? { celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_6z } : { in_data[181:169], celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_35z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_25z } != { in_data[14], celloutsig_0_29z, celloutsig_0_8z };
  assign celloutsig_0_56z = - { _00_[10:9], celloutsig_0_52z, celloutsig_0_35z, celloutsig_0_3z };
  assign celloutsig_1_0z = - in_data[162:155];
  assign celloutsig_1_10z = { celloutsig_1_8z[6], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z } !== { in_data[137:128], celloutsig_1_7z };
  assign celloutsig_1_1z = & celloutsig_1_0z[7:5];
  assign celloutsig_1_5z = celloutsig_1_1z & celloutsig_1_3z;
  assign celloutsig_0_0z = ^ in_data[88:83];
  assign celloutsig_1_4z = ^ { celloutsig_1_2z[2:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = ^ { celloutsig_1_8z[21:19], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_27z = ^ { celloutsig_0_7z[11:3], celloutsig_0_14z };
  assign celloutsig_0_34z = { celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_23z } >> celloutsig_0_2z[12:1];
  assign celloutsig_0_7z = { celloutsig_0_1z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_2z[16:5], celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_9z[11:5] >> { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_4z = { in_data[2:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } << { in_data[17:14], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_0z[6:3], celloutsig_1_9z } >> celloutsig_1_18z[8:4];
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } <<< in_data[70:55];
  assign celloutsig_1_2z = in_data[129:125] >>> { celloutsig_1_0z[7:5], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_16z = celloutsig_0_15z[5:0] >>> celloutsig_0_13z[5:0];
  assign celloutsig_0_2z = { in_data[72:47], celloutsig_0_0z } >>> { in_data[40:15], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[14:11] - { celloutsig_0_1z[3:1], celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_13z[13:6] - { celloutsig_0_12z[4], celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_1_3z = ~((in_data[188] & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_0_29z = ~((celloutsig_0_0z & _00_[11]) | celloutsig_0_9z[1]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_1z = in_data[17:14];
  always_latch
    if (clkin_data[0]) celloutsig_0_12z = 25'h0000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_12z = { celloutsig_0_7z[9:0], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[142:128], out_data[100:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
