   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "pin_interrupt.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_GetPriorityGrouping,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_GetPriorityGrouping:
  25              	.LFB103:
  26              	 .file 1 "F:/Fuckultate/ProectSI/Libraries/CMSIS/Include/core_cm4.h"
   1:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.0.3
   5:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * @date     09. August 2017
   6:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  25:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  31:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  34:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  36:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  40:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  44:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  47:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  50:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  54:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  55:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  63:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  
  65:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  71:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  73:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** */
  76:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
  88:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 100:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 112:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 124:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 136:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 148:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 160:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 162:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 164:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 165:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
 167:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 169:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 171:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 173:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 176:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 180:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 187:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 192:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 197:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 202:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 208:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 210:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 212:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** */
 216:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #else
 219:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif
 221:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 224:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 229:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 231:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 232:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 233:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 237:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 245:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** */
 248:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 249:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
 254:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 255:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 256:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 259:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 260:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 261:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   struct
 262:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
 263:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 275:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 279:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 282:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 285:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 288:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 291:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 294:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 295:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 296:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 298:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 299:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 300:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   struct
 301:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
 302:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 308:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 312:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 313:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 314:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 316:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 317:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 318:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   struct
 319:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
 320:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 336:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 340:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 343:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 346:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 349:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 352:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 355:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 358:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 361:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 364:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 367:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 368:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 369:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 371:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 372:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 373:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   struct
 374:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
 375:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 383:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 387:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 390:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 393:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 395:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 396:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 397:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
 401:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 402:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 403:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 404:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 406:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 407:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 408:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 412:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 423:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 427:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 429:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 430:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 431:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
 435:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 436:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 437:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 438:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 440:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 441:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 442:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 465:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 469:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 472:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 475:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 478:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 481:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 485:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 488:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 491:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 494:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 497:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 500:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 503:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 506:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 509:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 512:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 516:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 520:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 523:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 526:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 529:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 532:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 535:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 538:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 542:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 545:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 548:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 552:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 555:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 558:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 561:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 564:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 567:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 571:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 574:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 577:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 580:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 583:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 586:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 589:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 592:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 595:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 598:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 601:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 604:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 607:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 610:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 614:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 617:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 620:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 624:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 627:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 630:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 633:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 636:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 639:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 643:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 646:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 649:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 652:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 655:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 658:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 661:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 665:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 668:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 671:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 674:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 677:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 680:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 684:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 687:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 690:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 694:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 697:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 700:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 703:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 706:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 708:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 709:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 710:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
 714:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 715:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 716:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 717:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 719:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 720:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 721:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 726:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 730:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 734:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 737:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 740:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 743:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 746:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 748:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 749:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 750:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
 754:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 755:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 756:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 757:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 759:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 760:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 761:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 767:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 771:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 774:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 777:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 780:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 784:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 788:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 792:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 795:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 798:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 800:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 801:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 802:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
 806:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 807:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 808:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 809:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 811:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 812:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 813:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 814:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
 815:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 826:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 830:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 833:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 846:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 847:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 850:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 851:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 855:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 858:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 861:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 864:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 867:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 870:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 873:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 876:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 879:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 883:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 887:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 891:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 895:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 898:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 901:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 903:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 904:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 905:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 906:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
 909:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 910:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 911:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
 912:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
 914:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 915:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 916:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 928:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 932:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 936:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 940:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 941:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 942:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 945:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 948:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 951:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 954:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 957:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 960:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 963:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 966:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 969:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 972:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 975:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 978:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 981:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 984:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 987:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 990:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 993:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
 996:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1000:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1004:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1008:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1012:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1016:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1020:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1024:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1027:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1030:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1033:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1036:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1039:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1042:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1045:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1048:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1050:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1051:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1052:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1053:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
1056:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1057:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1058:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1059:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1061:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1062:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1063:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1066:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1068:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1070:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1074:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1078:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1082:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1085:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1088:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1089:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1093:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1097:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1101:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1104:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1107:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1110:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1114:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1117:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1121:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1125:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1128:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1131:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1134:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1137:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1140:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1143:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1145:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1146:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1147:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1148:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1149:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1150:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1151:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1152:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1153:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1154:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1155:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1156:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1157:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1158:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1159:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1160:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1161:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1162:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1163:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1164:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1165:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1166:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1167:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1168:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1169:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1170:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1171:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1172:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1173:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1174:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1175:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1176:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1177:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1178:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1179:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1180:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1181:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1182:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1183:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1184:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1185:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1186:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1187:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1188:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1189:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1190:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1191:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1192:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1193:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1194:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1195:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1196:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1197:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1198:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1199:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1200:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1201:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1202:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1203:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1204:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1205:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1206:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1207:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1208:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1209:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1210:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1211:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
1212:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1214:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1215:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1216:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1217:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1218:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1219:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1220:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1221:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1222:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1223:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1224:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1225:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1226:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1227:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1228:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1229:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1230:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1231:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1232:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1233:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1234:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1235:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1236:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1237:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1238:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1239:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1240:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1241:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1242:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1243:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1244:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1245:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1246:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1247:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1248:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1249:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1250:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1251:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1252:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1253:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1254:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1255:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1256:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1257:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1258:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1259:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1260:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1261:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1262:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1263:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1264:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1265:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1266:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1267:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1268:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1269:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1270:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1271:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1272:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1273:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1274:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1275:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1276:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1277:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1278:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1279:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1280:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1281:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1282:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1283:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1284:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1285:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1286:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1287:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1288:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1289:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1290:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1291:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1292:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1293:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1294:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1295:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1296:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1297:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1298:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1299:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1300:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1301:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1302:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1303:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1304:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1305:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1306:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1307:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
1308:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1310:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1311:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1312:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1313:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1314:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1315:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1316:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1317:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1318:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1319:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1320:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1321:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1322:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1323:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1324:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1325:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1326:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1327:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1328:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1329:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1330:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1331:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1332:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1333:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1334:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1335:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1336:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1337:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1338:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1339:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1340:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1341:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1342:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1343:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1344:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1345:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1346:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1347:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1348:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1349:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1350:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1351:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1352:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1353:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1354:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1355:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1356:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1357:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1358:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1359:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1360:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1361:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1362:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1363:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1364:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1365:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1366:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1367:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1368:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1369:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1370:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1371:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1372:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1373:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1374:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1375:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1376:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1377:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1378:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1379:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1380:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1381:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1382:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1383:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1384:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1385:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1386:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1387:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1388:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1389:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1390:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1391:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1392:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1393:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1394:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1395:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1396:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1397:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1398:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1399:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1400:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1401:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1402:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1403:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1404:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1405:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1406:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1407:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1408:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1409:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1410:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1411:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1412:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1413:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
1414:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1415:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1416:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1417:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1418:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1419:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1420:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1421:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1422:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1423:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1424:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1425:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1426:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1427:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1428:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1429:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1430:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1431:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1432:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1433:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1434:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1435:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1436:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1437:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1438:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1439:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1440:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1441:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1442:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1443:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1444:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1445:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1446:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1447:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1448:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1449:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1450:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1451:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1452:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1453:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1454:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1455:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1456:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1457:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1458:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1459:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1460:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1461:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1462:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1463:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1464:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1465:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1466:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1467:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1468:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1469:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1470:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1471:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1472:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1473:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1474:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1475:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1476:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1477:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1478:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1479:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1480:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1481:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1482:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1483:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1484:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1485:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1486:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1487:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1488:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1489:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1490:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1491:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1492:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1493:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1494:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1495:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1496:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1497:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1498:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1499:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1500:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1501:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1502:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1503:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1504:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1505:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1506:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1507:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1508:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1509:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1510:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1511:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1512:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1513:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1514:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1516:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1517:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1518:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
1519:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1520:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1521:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1522:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1523:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1524:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1525:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1526:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** */
1527:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1528:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1529:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1530:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1531:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1532:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1533:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1534:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** */
1535:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1536:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1537:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1538:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1539:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1540:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1541:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1542:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1543:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1544:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
1545:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1546:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1547:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1548:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1549:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1550:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1551:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1552:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1553:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1554:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1555:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1556:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1557:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1558:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1559:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1560:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1561:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1562:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1563:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1564:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1565:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1566:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1567:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1568:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1569:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif
1570:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1571:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1572:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1573:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1574:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1575:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1576:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1577:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1578:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1579:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1580:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1581:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1582:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1583:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1584:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1585:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1586:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1587:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1588:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** */
1589:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1590:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1591:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1592:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1593:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1594:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1595:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1596:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1597:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   @{
1598:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1599:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1600:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1601:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1603:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1604:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #else
1606:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1607:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1608:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1609:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1610:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1611:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1612:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1613:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1614:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1615:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1616:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1617:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1618:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1619:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1620:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1621:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1623:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1624:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #else
1626:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1627:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1628:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1629:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1630:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1631:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1632:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1633:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1634:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1635:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1636:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1637:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1638:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1639:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1640:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1641:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1642:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1643:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1644:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1645:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1646:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1647:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1648:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1649:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1650:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1651:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1652:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1653:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1654:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
1655:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1656:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1657:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1658:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1659:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1660:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1661:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1662:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1663:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1663 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1664:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  39              	 .loc 1 1664 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 DB68     	 ldr r3,[r3,#12]
  42 0008 03F4E063 	 and r3,r3,#1792
  43 000c 1B0A     	 lsrs r3,r3,#8
1665:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
  44              	 .loc 1 1665 0
  45 000e 1846     	 mov r0,r3
  46 0010 BD46     	 mov sp,r7
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 13
  49              	 
  50 0012 5DF8047B 	 ldr r7,[sp],#4
  51              	.LCFI3:
  52              	 .cfi_restore 7
  53              	 .cfi_def_cfa_offset 0
  54 0016 7047     	 bx lr
  55              	.L4:
  56              	 .align 2
  57              	.L3:
  58 0018 00ED00E0 	 .word -536810240
  59              	 .cfi_endproc
  60              	.LFE103:
  62              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  63              	 .align 2
  64              	 .thumb
  65              	 .thumb_func
  67              	__NVIC_EnableIRQ:
  68              	.LFB104:
1666:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1667:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1668:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1669:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1670:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1671:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1672:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1673:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1674:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1675:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
  69              	 .loc 1 1675 0
  70              	 .cfi_startproc
  71              	 
  72              	 
  73              	 
  74 0000 80B4     	 push {r7}
  75              	.LCFI4:
  76              	 .cfi_def_cfa_offset 4
  77              	 .cfi_offset 7,-4
  78 0002 83B0     	 sub sp,sp,#12
  79              	.LCFI5:
  80              	 .cfi_def_cfa_offset 16
  81 0004 00AF     	 add r7,sp,#0
  82              	.LCFI6:
  83              	 .cfi_def_cfa_register 7
  84 0006 0346     	 mov r3,r0
  85 0008 FB71     	 strb r3,[r7,#7]
1676:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  86              	 .loc 1 1676 0
  87 000a 97F90730 	 ldrsb r3,[r7,#7]
  88 000e 002B     	 cmp r3,#0
  89 0010 0BDB     	 blt .L5
1677:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1678:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  90              	 .loc 1 1678 0
  91 0012 0849     	 ldr r1,.L7
  92 0014 97F90730 	 ldrsb r3,[r7,#7]
  93 0018 5B09     	 lsrs r3,r3,#5
  94 001a FA79     	 ldrb r2,[r7,#7]
  95 001c 02F01F02 	 and r2,r2,#31
  96 0020 0120     	 movs r0,#1
  97 0022 00FA02F2 	 lsl r2,r0,r2
  98 0026 41F82320 	 str r2,[r1,r3,lsl#2]
  99              	.L5:
1679:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1680:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
 100              	 .loc 1 1680 0
 101 002a 0C37     	 adds r7,r7,#12
 102              	.LCFI7:
 103              	 .cfi_def_cfa_offset 4
 104 002c BD46     	 mov sp,r7
 105              	.LCFI8:
 106              	 .cfi_def_cfa_register 13
 107              	 
 108 002e 5DF8047B 	 ldr r7,[sp],#4
 109              	.LCFI9:
 110              	 .cfi_restore 7
 111              	 .cfi_def_cfa_offset 0
 112 0032 7047     	 bx lr
 113              	.L8:
 114              	 .align 2
 115              	.L7:
 116 0034 00E100E0 	 .word -536813312
 117              	 .cfi_endproc
 118              	.LFE104:
 120              	 .section .text.__NVIC_ClearPendingIRQ,"ax",%progbits
 121              	 .align 2
 122              	 .thumb
 123              	 .thumb_func
 125              	__NVIC_ClearPendingIRQ:
 126              	.LFB109:
1681:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1682:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1683:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1684:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1685:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1686:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1687:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1688:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1689:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1690:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1691:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1692:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1693:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1694:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1695:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1696:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1697:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   else
1698:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1699:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1700:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1701:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
1702:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1703:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1704:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1705:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1706:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1707:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1708:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1709:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1710:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1711:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1712:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1713:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1714:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1715:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1716:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1717:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1718:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
1719:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1720:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1721:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1722:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1723:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1724:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1725:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1726:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1727:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1728:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1729:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1730:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1731:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1732:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1733:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1734:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1735:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   else
1736:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1737:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1738:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1739:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
1740:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1741:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1742:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1743:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1744:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1745:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1746:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1747:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1748:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1749:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1750:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1751:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1752:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1753:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1754:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
1755:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1756:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1757:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1758:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1759:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1760:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1761:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1762:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1763:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1764:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 127              	 .loc 1 1764 0
 128              	 .cfi_startproc
 129              	 
 130              	 
 131              	 
 132 0000 80B4     	 push {r7}
 133              	.LCFI10:
 134              	 .cfi_def_cfa_offset 4
 135              	 .cfi_offset 7,-4
 136 0002 83B0     	 sub sp,sp,#12
 137              	.LCFI11:
 138              	 .cfi_def_cfa_offset 16
 139 0004 00AF     	 add r7,sp,#0
 140              	.LCFI12:
 141              	 .cfi_def_cfa_register 7
 142 0006 0346     	 mov r3,r0
 143 0008 FB71     	 strb r3,[r7,#7]
1765:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 144              	 .loc 1 1765 0
 145 000a 97F90730 	 ldrsb r3,[r7,#7]
 146 000e 002B     	 cmp r3,#0
 147 0010 0CDB     	 blt .L9
1766:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1767:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 148              	 .loc 1 1767 0
 149 0012 0949     	 ldr r1,.L11
 150 0014 97F90730 	 ldrsb r3,[r7,#7]
 151 0018 5B09     	 lsrs r3,r3,#5
 152 001a FA79     	 ldrb r2,[r7,#7]
 153 001c 02F01F02 	 and r2,r2,#31
 154 0020 0120     	 movs r0,#1
 155 0022 00FA02F2 	 lsl r2,r0,r2
 156 0026 6033     	 adds r3,r3,#96
 157 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 158              	.L9:
1768:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1769:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
 159              	 .loc 1 1769 0
 160 002c 0C37     	 adds r7,r7,#12
 161              	.LCFI13:
 162              	 .cfi_def_cfa_offset 4
 163 002e BD46     	 mov sp,r7
 164              	.LCFI14:
 165              	 .cfi_def_cfa_register 13
 166              	 
 167 0030 5DF8047B 	 ldr r7,[sp],#4
 168              	.LCFI15:
 169              	 .cfi_restore 7
 170              	 .cfi_def_cfa_offset 0
 171 0034 7047     	 bx lr
 172              	.L12:
 173 0036 00BF     	 .align 2
 174              	.L11:
 175 0038 00E100E0 	 .word -536813312
 176              	 .cfi_endproc
 177              	.LFE109:
 179              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 180              	 .align 2
 181              	 .thumb
 182              	 .thumb_func
 184              	__NVIC_SetPriority:
 185              	.LFB111:
1770:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1771:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1772:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1773:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1774:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1775:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1776:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1777:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1778:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1779:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1780:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1781:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1782:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1783:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1784:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1785:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1786:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   else
1787:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1788:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1789:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1790:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
1791:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1792:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1793:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1794:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1795:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1796:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1797:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1798:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1799:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1800:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1801:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1802:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1803:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 186              	 .loc 1 1803 0
 187              	 .cfi_startproc
 188              	 
 189              	 
 190              	 
 191 0000 80B4     	 push {r7}
 192              	.LCFI16:
 193              	 .cfi_def_cfa_offset 4
 194              	 .cfi_offset 7,-4
 195 0002 83B0     	 sub sp,sp,#12
 196              	.LCFI17:
 197              	 .cfi_def_cfa_offset 16
 198 0004 00AF     	 add r7,sp,#0
 199              	.LCFI18:
 200              	 .cfi_def_cfa_register 7
 201 0006 0346     	 mov r3,r0
 202 0008 3960     	 str r1,[r7]
 203 000a FB71     	 strb r3,[r7,#7]
1804:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 204              	 .loc 1 1804 0
 205 000c 97F90730 	 ldrsb r3,[r7,#7]
 206 0010 002B     	 cmp r3,#0
 207 0012 0ADB     	 blt .L14
1805:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1806:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 208              	 .loc 1 1806 0
 209 0014 0D49     	 ldr r1,.L16
 210 0016 97F90730 	 ldrsb r3,[r7,#7]
 211 001a 3A68     	 ldr r2,[r7]
 212 001c D2B2     	 uxtb r2,r2
 213 001e 9200     	 lsls r2,r2,#2
 214 0020 D2B2     	 uxtb r2,r2
 215 0022 0B44     	 add r3,r3,r1
 216 0024 83F80023 	 strb r2,[r3,#768]
 217 0028 0AE0     	 b .L13
 218              	.L14:
1807:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1808:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   else
1809:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1810:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 219              	 .loc 1 1810 0
 220 002a 0949     	 ldr r1,.L16+4
 221 002c FB79     	 ldrb r3,[r7,#7]
 222 002e 03F00F03 	 and r3,r3,#15
 223 0032 043B     	 subs r3,r3,#4
 224 0034 3A68     	 ldr r2,[r7]
 225 0036 D2B2     	 uxtb r2,r2
 226 0038 9200     	 lsls r2,r2,#2
 227 003a D2B2     	 uxtb r2,r2
 228 003c 0B44     	 add r3,r3,r1
 229 003e 1A76     	 strb r2,[r3,#24]
 230              	.L13:
1811:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1812:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
 231              	 .loc 1 1812 0
 232 0040 0C37     	 adds r7,r7,#12
 233              	.LCFI19:
 234              	 .cfi_def_cfa_offset 4
 235 0042 BD46     	 mov sp,r7
 236              	.LCFI20:
 237              	 .cfi_def_cfa_register 13
 238              	 
 239 0044 5DF8047B 	 ldr r7,[sp],#4
 240              	.LCFI21:
 241              	 .cfi_restore 7
 242              	 .cfi_def_cfa_offset 0
 243 0048 7047     	 bx lr
 244              	.L17:
 245 004a 00BF     	 .align 2
 246              	.L16:
 247 004c 00E100E0 	 .word -536813312
 248 0050 00ED00E0 	 .word -536810240
 249              	 .cfi_endproc
 250              	.LFE111:
 252              	 .section .text.NVIC_EncodePriority,"ax",%progbits
 253              	 .align 2
 254              	 .thumb
 255              	 .thumb_func
 257              	NVIC_EncodePriority:
 258              	.LFB113:
1813:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1814:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1815:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1816:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1817:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1818:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1819:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1820:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1821:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1822:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1823:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1824:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1825:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
1826:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1827:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1828:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1829:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1830:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1831:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   else
1832:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   {
1833:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1834:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   }
1835:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
1836:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1837:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1838:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** /**
1839:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1840:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1841:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1842:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1843:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1844:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1845:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1846:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1847:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1848:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****  */
1849:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1850:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** {
 259              	 .loc 1 1850 0
 260              	 .cfi_startproc
 261              	 
 262              	 
 263              	 
 264 0000 80B4     	 push {r7}
 265              	.LCFI22:
 266              	 .cfi_def_cfa_offset 4
 267              	 .cfi_offset 7,-4
 268 0002 89B0     	 sub sp,sp,#36
 269              	.LCFI23:
 270              	 .cfi_def_cfa_offset 40
 271 0004 00AF     	 add r7,sp,#0
 272              	.LCFI24:
 273              	 .cfi_def_cfa_register 7
 274 0006 F860     	 str r0,[r7,#12]
 275 0008 B960     	 str r1,[r7,#8]
 276 000a 7A60     	 str r2,[r7,#4]
1851:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 277              	 .loc 1 1851 0
 278 000c FB68     	 ldr r3,[r7,#12]
 279 000e 03F00703 	 and r3,r3,#7
 280 0012 FB61     	 str r3,[r7,#28]
1852:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1853:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1854:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1855:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 281              	 .loc 1 1855 0
 282 0014 FB69     	 ldr r3,[r7,#28]
 283 0016 C3F10703 	 rsb r3,r3,#7
 284 001a 062B     	 cmp r3,#6
 285 001c 28BF     	 it cs
 286 001e 0623     	 movcs r3,#6
 287 0020 BB61     	 str r3,[r7,#24]
1856:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 288              	 .loc 1 1856 0
 289 0022 FB69     	 ldr r3,[r7,#28]
 290 0024 0633     	 adds r3,r3,#6
 291 0026 062B     	 cmp r3,#6
 292 0028 02D9     	 bls .L19
 293              	 .loc 1 1856 0 is_stmt 0 discriminator 1
 294 002a FB69     	 ldr r3,[r7,#28]
 295 002c 013B     	 subs r3,r3,#1
 296 002e 00E0     	 b .L20
 297              	.L19:
 298              	 .loc 1 1856 0 discriminator 2
 299 0030 0023     	 movs r3,#0
 300              	.L20:
 301              	 .loc 1 1856 0 discriminator 4
 302 0032 7B61     	 str r3,[r7,#20]
1857:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** 
1858:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****   return (
1859:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 303              	 .loc 1 1859 0 is_stmt 1 discriminator 4
 304 0034 BB69     	 ldr r3,[r7,#24]
 305 0036 0122     	 movs r2,#1
 306 0038 02FA03F3 	 lsl r3,r2,r3
 307 003c 5A1E     	 subs r2,r3,#1
 308 003e BB68     	 ldr r3,[r7,#8]
 309 0040 1A40     	 ands r2,r2,r3
 310 0042 7B69     	 ldr r3,[r7,#20]
 311 0044 9A40     	 lsls r2,r2,r3
1860:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 312              	 .loc 1 1860 0 discriminator 4
 313 0046 7B69     	 ldr r3,[r7,#20]
 314 0048 0121     	 movs r1,#1
 315 004a 01FA03F3 	 lsl r3,r1,r3
 316 004e 591E     	 subs r1,r3,#1
 317 0050 7B68     	 ldr r3,[r7,#4]
 318 0052 0B40     	 ands r3,r3,r1
1858:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 319              	 .loc 1 1858 0 discriminator 4
 320 0054 1343     	 orrs r3,r3,r2
1861:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h ****          );
1862:F:/Fuckultate/ProectSI/Libraries/CMSIS/Include\core_cm4.h **** }
 321              	 .loc 1 1862 0 discriminator 4
 322 0056 1846     	 mov r0,r3
 323 0058 2437     	 adds r7,r7,#36
 324              	.LCFI25:
 325              	 .cfi_def_cfa_offset 4
 326 005a BD46     	 mov sp,r7
 327              	.LCFI26:
 328              	 .cfi_def_cfa_register 13
 329              	 
 330 005c 5DF8047B 	 ldr r7,[sp],#4
 331              	.LCFI27:
 332              	 .cfi_restore 7
 333              	 .cfi_def_cfa_offset 0
 334 0060 7047     	 bx lr
 335              	 .cfi_endproc
 336              	.LFE113:
 338 0062 00BF     	 .section .text.PIN_INTERRUPT_GetAppVersion,"ax",%progbits
 339              	 .align 2
 340              	 .global PIN_INTERRUPT_GetAppVersion
 341              	 .thumb
 342              	 .thumb_func
 344              	PIN_INTERRUPT_GetAppVersion:
 345              	.LFB186:
 346              	 .file 2 "../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c"
   1:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /**
   2:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * @file pin_interrupt.c
   3:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * @date 2016-03-02
   4:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *
   5:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * NOTE:
   6:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *
   8:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * @cond
   9:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  **************************************************************************************************
  10:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * PIN_INTERRUPT v4.0.2 - The PIN_INTERRUPT APP invokes user interrupt handler in a response to ris
  11:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *                        edge event signal on a pin.
  12:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *
  13:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * Copyright (c) 2016, Infineon Technologies AG
  14:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * All rights reserved.                        
  15:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *                                             
  16:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * following conditions are met:   
  18:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *                                                                              
  19:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *   disclaimer.                        
  21:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * 
  22:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  24:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *                         
  25:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *   products derived from this software without specific prior written permission. 
  27:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *                                             
  28:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  35:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *                                                                              
  36:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * with Infineon Technologies AG (dave@infineon.com).        
  38:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  **************************************************************************************************
  39:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *
  40:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * Change History
  41:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * --------------
  42:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * 2015-12-03:
  43:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *     - Initial version for DAVEv4. <BR>
  44:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * @endcond 
  45:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  *
  46:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  */
  47:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
  48:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /**************************************************************************************************
  49:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * HEADER FILES                                                                                    
  50:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  **************************************************************************************************
  51:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** #include "pin_interrupt.h"
  52:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
  53:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /**************************************************************************************************
  54:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * MACROS
  55:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  **************************************************************************************************
  56:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
  57:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /**************************************************************************************************
  58:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * LOCAL DATA
  59:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  **************************************************************************************************
  60:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
  61:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /**************************************************************************************************
  62:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * LOCAL ROUTINES
  63:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  **************************************************************************************************
  64:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
  65:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /**************************************************************************************************
  66:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** * API IMPLEMENTATION
  67:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** ***************************************************************************************************
  68:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /*  API to retrieve version of the APP */
  69:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** DAVE_APP_VERSION_t PIN_INTERRUPT_GetAppVersion(void)
  70:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** {
 347              	 .loc 2 70 0
 348              	 .cfi_startproc
 349              	 
 350              	 
 351              	 
 352 0000 80B4     	 push {r7}
 353              	.LCFI28:
 354              	 .cfi_def_cfa_offset 4
 355              	 .cfi_offset 7,-4
 356 0002 83B0     	 sub sp,sp,#12
 357              	.LCFI29:
 358              	 .cfi_def_cfa_offset 16
 359 0004 00AF     	 add r7,sp,#0
 360              	.LCFI30:
 361              	 .cfi_def_cfa_register 7
  71:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   DAVE_APP_VERSION_t version;
  72:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   version.major = (uint8_t)PIN_INTERRUPT_MAJOR_VERSION;
 362              	 .loc 2 72 0
 363 0006 0423     	 movs r3,#4
 364 0008 3B70     	 strb r3,[r7]
  73:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   version.minor = (uint8_t)PIN_INTERRUPT_MINOR_VERSION;
 365              	 .loc 2 73 0
 366 000a 0023     	 movs r3,#0
 367 000c 7B70     	 strb r3,[r7,#1]
  74:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   version.patch = (uint8_t)PIN_INTERRUPT_PATCH_VERSION;
 368              	 .loc 2 74 0
 369 000e 0223     	 movs r3,#2
 370 0010 BB70     	 strb r3,[r7,#2]
  75:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   return (version);
 371              	 .loc 2 75 0
 372 0012 3B1D     	 adds r3,r7,#4
 373 0014 3A46     	 mov r2,r7
 374 0016 1268     	 ldr r2,[r2]
 375 0018 1146     	 mov r1,r2
 376 001a 1980     	 strh r1,[r3]
 377 001c 0233     	 adds r3,r3,#2
 378 001e 120C     	 lsrs r2,r2,#16
 379 0020 1A70     	 strb r2,[r3]
 380 0022 0023     	 movs r3,#0
 381 0024 3A79     	 ldrb r2,[r7,#4]
 382 0026 62F30703 	 bfi r3,r2,#0,#8
 383 002a 7A79     	 ldrb r2,[r7,#5]
 384 002c 62F30F23 	 bfi r3,r2,#8,#8
 385 0030 BA79     	 ldrb r2,[r7,#6]
 386 0032 62F31743 	 bfi r3,r2,#16,#8
  76:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** }
 387              	 .loc 2 76 0
 388 0036 1846     	 mov r0,r3
 389 0038 0C37     	 adds r7,r7,#12
 390              	.LCFI31:
 391              	 .cfi_def_cfa_offset 4
 392 003a BD46     	 mov sp,r7
 393              	.LCFI32:
 394              	 .cfi_def_cfa_register 13
 395              	 
 396 003c 5DF8047B 	 ldr r7,[sp],#4
 397              	.LCFI33:
 398              	 .cfi_restore 7
 399              	 .cfi_def_cfa_offset 0
 400 0040 7047     	 bx lr
 401              	 .cfi_endproc
 402              	.LFE186:
 404 0042 00BF     	 .section .text.PIN_INTERRUPT_Init,"ax",%progbits
 405              	 .align 2
 406              	 .global PIN_INTERRUPT_Init
 407              	 .thumb
 408              	 .thumb_func
 410              	PIN_INTERRUPT_Init:
 411              	.LFB187:
  77:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
  78:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /*
  79:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * API to initialize the PIN_INTERRUPT APP ERU Event Trigger Logic, Output Gating Unit Hardware ini
  80:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * and NVIC node configuration.
  81:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  */
  82:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle)
  83:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** {
 412              	 .loc 2 83 0
 413              	 .cfi_startproc
 414              	 
 415              	 
 416 0000 90B5     	 push {r4,r7,lr}
 417              	.LCFI34:
 418              	 .cfi_def_cfa_offset 12
 419              	 .cfi_offset 4,-12
 420              	 .cfi_offset 7,-8
 421              	 .cfi_offset 14,-4
 422 0002 83B0     	 sub sp,sp,#12
 423              	.LCFI35:
 424              	 .cfi_def_cfa_offset 24
 425 0004 00AF     	 add r7,sp,#0
 426              	.LCFI36:
 427              	 .cfi_def_cfa_register 7
 428 0006 7860     	 str r0,[r7,#4]
  84:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   XMC_ASSERT("PIN_INTERRUPT_Init: PIN_INTERRUPT APP handle function pointer uninitialized", (handle
  85:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
  86:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   /* Initializes input pin characteristics */
  87:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   XMC_GPIO_Init(handle->port, handle->pin, &handle->gpio_config);
 429              	 .loc 2 87 0
 430 0008 7B68     	 ldr r3,[r7,#4]
 431 000a 5968     	 ldr r1,[r3,#4]
 432 000c 7B68     	 ldr r3,[r7,#4]
 433 000e 93F82120 	 ldrb r2,[r3,#33]
 434 0012 7B68     	 ldr r3,[r7,#4]
 435 0014 0833     	 adds r3,r3,#8
 436 0016 0846     	 mov r0,r1
 437 0018 1146     	 mov r1,r2
 438 001a 1A46     	 mov r2,r3
 439 001c FFF7FEFF 	 bl XMC_GPIO_Init
  88:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   /* ERU Event Trigger Logic Hardware initialization based on UI */
  89:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   XMC_ERU_ETL_Init(handle->eru, handle->etl, &handle->etl_config);
 440              	 .loc 2 89 0
 441 0020 7B68     	 ldr r3,[r7,#4]
 442 0022 1968     	 ldr r1,[r3]
 443 0024 7B68     	 ldr r3,[r7,#4]
 444 0026 DA7F     	 ldrb r2,[r3,#31]
 445 0028 7B68     	 ldr r3,[r7,#4]
 446 002a 1433     	 adds r3,r3,#20
 447 002c 0846     	 mov r0,r1
 448 002e 1146     	 mov r1,r2
 449 0030 1A46     	 mov r2,r3
 450 0032 FFF7FEFF 	 bl XMC_ERU_ETL_Init
  90:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   /* OGU is configured to generate event on configured trigger edge */
  91:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   XMC_ERU_OGU_SetServiceRequestMode(handle->eru, handle->ogu, XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGE
 451              	 .loc 2 91 0
 452 0036 7B68     	 ldr r3,[r7,#4]
 453 0038 1A68     	 ldr r2,[r3]
 454 003a 7B68     	 ldr r3,[r7,#4]
 455 003c 93F82030 	 ldrb r3,[r3,#32]
 456 0040 1046     	 mov r0,r2
 457 0042 1946     	 mov r1,r3
 458 0044 0122     	 movs r2,#1
 459 0046 FFF7FEFF 	 bl XMC_ERU_OGU_SetServiceRequestMode
  92:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** #if (UC_FAMILY == XMC1)
  93:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   /* Configure NVIC node and priority */
  94:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   NVIC_SetPriority((IRQn_Type)handle->IRQn, handle->irq_priority);
  95:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** #else
  96:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   /* Configure NVIC node, priority and subpriority */
  97:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   NVIC_SetPriority((IRQn_Type)handle->IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 460              	 .loc 2 97 0
 461 004a 7B68     	 ldr r3,[r7,#4]
 462 004c 1C7F     	 ldrb r4,[r3,#28]
 463 004e FFF7FEFF 	 bl __NVIC_GetPriorityGrouping
 464 0052 0146     	 mov r1,r0
  98:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****                     handle->irq_priority, handle->irq_subpriority));
 465              	 .loc 2 98 0
 466 0054 7B68     	 ldr r3,[r7,#4]
 467 0056 5B7F     	 ldrb r3,[r3,#29]
  97:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****                     handle->irq_priority, handle->irq_subpriority));
 468              	 .loc 2 97 0
 469 0058 1A46     	 mov r2,r3
 470              	 .loc 2 98 0
 471 005a 7B68     	 ldr r3,[r7,#4]
 472 005c 9B7F     	 ldrb r3,[r3,#30]
  97:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****                     handle->irq_priority, handle->irq_subpriority));
 473              	 .loc 2 97 0
 474 005e 0846     	 mov r0,r1
 475 0060 1146     	 mov r1,r2
 476 0062 1A46     	 mov r2,r3
 477 0064 FFF7FEFF 	 bl NVIC_EncodePriority
 478 0068 0246     	 mov r2,r0
 479 006a 63B2     	 sxtb r3,r4
 480 006c 1846     	 mov r0,r3
 481 006e 1146     	 mov r1,r2
 482 0070 FFF7FEFF 	 bl __NVIC_SetPriority
  99:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** #endif
 100:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** #if (UC_SERIES == XMC14)
 101:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   XMC_SCU_SetInterruptControl((IRQn_Type)handle->IRQn, (XMC_SCU_IRQCTRL_t)handle->irqctrl);
 102:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** #endif
 103:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   if (true == handle->enable_at_init)
 483              	 .loc 2 103 0
 484 0074 7B68     	 ldr r3,[r7,#4]
 485 0076 93F82230 	 ldrb r3,[r3,#34]
 486 007a 002B     	 cmp r3,#0
 487 007c 0BD0     	 beq .L25
 104:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   {
 105:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****     /* Clear pending interrupt before enabling it */
 106:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****     NVIC_ClearPendingIRQ((IRQn_Type)handle->IRQn);
 488              	 .loc 2 106 0
 489 007e 7B68     	 ldr r3,[r7,#4]
 490 0080 1B7F     	 ldrb r3,[r3,#28]
 491 0082 5BB2     	 sxtb r3,r3
 492 0084 1846     	 mov r0,r3
 493 0086 FFF7FEFF 	 bl __NVIC_ClearPendingIRQ
 107:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****     /* Enable NVIC node */
 108:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****     NVIC_EnableIRQ((IRQn_Type)handle->IRQn);
 494              	 .loc 2 108 0
 495 008a 7B68     	 ldr r3,[r7,#4]
 496 008c 1B7F     	 ldrb r3,[r3,#28]
 497 008e 5BB2     	 sxtb r3,r3
 498 0090 1846     	 mov r0,r3
 499 0092 FFF7FEFF 	 bl __NVIC_EnableIRQ
 500              	.L25:
 109:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   }
 110:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   return (PIN_INTERRUPT_STATUS_SUCCESS);
 501              	 .loc 2 110 0
 502 0096 0023     	 movs r3,#0
 111:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** }
 503              	 .loc 2 111 0
 504 0098 1846     	 mov r0,r3
 505 009a 0C37     	 adds r7,r7,#12
 506              	.LCFI37:
 507              	 .cfi_def_cfa_offset 12
 508 009c BD46     	 mov sp,r7
 509              	.LCFI38:
 510              	 .cfi_def_cfa_register 13
 511              	 
 512 009e 90BD     	 pop {r4,r7,pc}
 513              	 .cfi_endproc
 514              	.LFE187:
 516              	 .section .text.PIN_INTERRUPT_SetEdgeSensitivity,"ax",%progbits
 517              	 .align 2
 518              	 .global PIN_INTERRUPT_SetEdgeSensitivity
 519              	 .thumb
 520              	 .thumb_func
 522              	PIN_INTERRUPT_SetEdgeSensitivity:
 523              	.LFB188:
 112:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
 113:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /**
 114:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * This function is used to configure event trigger edge during run time.
 115:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  */
 116:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** void PIN_INTERRUPT_SetEdgeSensitivity(const PIN_INTERRUPT_t *const handle, const PIN_INTERRUPT_EDGE
 117:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** {
 524              	 .loc 2 117 0
 525              	 .cfi_startproc
 526              	 
 527              	 
 528 0000 80B5     	 push {r7,lr}
 529              	.LCFI39:
 530              	 .cfi_def_cfa_offset 8
 531              	 .cfi_offset 7,-8
 532              	 .cfi_offset 14,-4
 533 0002 82B0     	 sub sp,sp,#8
 534              	.LCFI40:
 535              	 .cfi_def_cfa_offset 16
 536 0004 00AF     	 add r7,sp,#0
 537              	.LCFI41:
 538              	 .cfi_def_cfa_register 7
 539 0006 7860     	 str r0,[r7,#4]
 540 0008 0B46     	 mov r3,r1
 541 000a FB70     	 strb r3,[r7,#3]
 118:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   XMC_ASSERT("PIN_INTERRUPT_SetEdgeSensitivity: Handler null pointer", handle != NULL);
 119:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   XMC_ERU_ETL_SetEdgeDetection(handle->eru, handle->etl, (XMC_ERU_ETL_EDGE_DETECTION_t)edge);
 542              	 .loc 2 119 0
 543 000c 7B68     	 ldr r3,[r7,#4]
 544 000e 1968     	 ldr r1,[r3]
 545 0010 7B68     	 ldr r3,[r7,#4]
 546 0012 DA7F     	 ldrb r2,[r3,#31]
 547 0014 FB78     	 ldrb r3,[r7,#3]
 548 0016 0846     	 mov r0,r1
 549 0018 1146     	 mov r1,r2
 550 001a 1A46     	 mov r2,r3
 551 001c FFF7FEFF 	 bl XMC_ERU_ETL_SetEdgeDetection
 120:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** }
 552              	 .loc 2 120 0
 553 0020 0837     	 adds r7,r7,#8
 554              	.LCFI42:
 555              	 .cfi_def_cfa_offset 8
 556 0022 BD46     	 mov sp,r7
 557              	.LCFI43:
 558              	 .cfi_def_cfa_register 13
 559              	 
 560 0024 80BD     	 pop {r7,pc}
 561              	 .cfi_endproc
 562              	.LFE188:
 564 0026 00BF     	 .section .text.PIN_INTERRUPT_GetEdgeSensitivity,"ax",%progbits
 565              	 .align 2
 566              	 .global PIN_INTERRUPT_GetEdgeSensitivity
 567              	 .thumb
 568              	 .thumb_func
 570              	PIN_INTERRUPT_GetEdgeSensitivity:
 571              	.LFB189:
 121:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** 
 122:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** /**
 123:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  * This function is used to get the configured event trigger edge during run time.
 124:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****  */
 125:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** PIN_INTERRUPT_EDGE_t PIN_INTERRUPT_GetEdgeSensitivity(const PIN_INTERRUPT_t *const handle)
 126:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** {
 572              	 .loc 2 126 0
 573              	 .cfi_startproc
 574              	 
 575              	 
 576 0000 80B5     	 push {r7,lr}
 577              	.LCFI44:
 578              	 .cfi_def_cfa_offset 8
 579              	 .cfi_offset 7,-8
 580              	 .cfi_offset 14,-4
 581 0002 82B0     	 sub sp,sp,#8
 582              	.LCFI45:
 583              	 .cfi_def_cfa_offset 16
 584 0004 00AF     	 add r7,sp,#0
 585              	.LCFI46:
 586              	 .cfi_def_cfa_register 7
 587 0006 7860     	 str r0,[r7,#4]
 127:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   XMC_ASSERT("PIN_INTERRUPT_GetEdgeSensitivity: Handler null pointer", handle != NULL);
 128:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c ****   return ((PIN_INTERRUPT_EDGE_t)XMC_ERU_ETL_GetEdgeDetection(handle->eru, handle->etl));
 588              	 .loc 2 128 0
 589 0008 7B68     	 ldr r3,[r7,#4]
 590 000a 1A68     	 ldr r2,[r3]
 591 000c 7B68     	 ldr r3,[r7,#4]
 592 000e DB7F     	 ldrb r3,[r3,#31]
 593 0010 1046     	 mov r0,r2
 594 0012 1946     	 mov r1,r3
 595 0014 FFF7FEFF 	 bl XMC_ERU_ETL_GetEdgeDetection
 596 0018 0346     	 mov r3,r0
 129:../Dave/Generated/PIN_INTERRUPT/pin_interrupt.c **** }
 597              	 .loc 2 129 0
 598 001a 1846     	 mov r0,r3
 599 001c 0837     	 adds r7,r7,#8
 600              	.LCFI47:
 601              	 .cfi_def_cfa_offset 8
 602 001e BD46     	 mov sp,r7
 603              	.LCFI48:
 604              	 .cfi_def_cfa_register 13
 605              	 
 606 0020 80BD     	 pop {r7,pc}
 607              	 .cfi_endproc
 608              	.LFE189:
 610 0022 00BF     	 .text
 611              	.Letext0:
 612              	 .file 3 "d:\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 613              	 .file 4 "d:\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 614              	 .file 5 "F:/Fuckultate/ProectSI/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 615              	 .file 6 "F:/Fuckultate/ProectSI/Libraries/XMCLib/inc/xmc_gpio.h"
 616              	 .file 7 "F:/Fuckultate/ProectSI/Libraries/XMCLib/inc/xmc4_gpio.h"
 617              	 .file 8 "F:/Fuckultate/ProectSI/Libraries/XMCLib/inc/xmc_eru.h"
 618              	 .file 9 "F:/Fuckultate/ProectSI/Dave/Generated/DAVE_Common.h"
 619              	 .file 10 "../Dave/Generated/PIN_INTERRUPT/pin_interrupt.h"
 620              	 .file 11 "F:/Fuckultate/ProectSI/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
DEFINED SYMBOLS
                            *ABS*:00000000 pin_interrupt.c
    {standard input}:20     .text.__NVIC_GetPriorityGrouping:00000000 $t
    {standard input}:24     .text.__NVIC_GetPriorityGrouping:00000000 __NVIC_GetPriorityGrouping
    {standard input}:58     .text.__NVIC_GetPriorityGrouping:00000018 $d
    {standard input}:63     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:67     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:116    .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:121    .text.__NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:125    .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
    {standard input}:175    .text.__NVIC_ClearPendingIRQ:00000038 $d
    {standard input}:180    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:184    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:247    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:253    .text.NVIC_EncodePriority:00000000 $t
    {standard input}:257    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
    {standard input}:339    .text.PIN_INTERRUPT_GetAppVersion:00000000 $t
    {standard input}:344    .text.PIN_INTERRUPT_GetAppVersion:00000000 PIN_INTERRUPT_GetAppVersion
    {standard input}:405    .text.PIN_INTERRUPT_Init:00000000 $t
    {standard input}:410    .text.PIN_INTERRUPT_Init:00000000 PIN_INTERRUPT_Init
    {standard input}:517    .text.PIN_INTERRUPT_SetEdgeSensitivity:00000000 $t
    {standard input}:522    .text.PIN_INTERRUPT_SetEdgeSensitivity:00000000 PIN_INTERRUPT_SetEdgeSensitivity
    {standard input}:565    .text.PIN_INTERRUPT_GetEdgeSensitivity:00000000 $t
    {standard input}:570    .text.PIN_INTERRUPT_GetEdgeSensitivity:00000000 PIN_INTERRUPT_GetEdgeSensitivity
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_GPIO_Init
XMC_ERU_ETL_Init
XMC_ERU_OGU_SetServiceRequestMode
XMC_ERU_ETL_SetEdgeDetection
XMC_ERU_ETL_GetEdgeDetection
