/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [8:0] _03_;
  wire [38:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_13z ? celloutsig_1_4z : celloutsig_1_7z[1];
  assign celloutsig_1_19z = celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_14z;
  assign celloutsig_0_11z = celloutsig_0_0z[8] ? celloutsig_0_10z[1] : celloutsig_0_2z;
  assign celloutsig_1_13z = ~(celloutsig_1_1z[5] & celloutsig_1_4z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[27] & _01_);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[2] & celloutsig_1_0z);
  assign celloutsig_1_4z = ~in_data[133];
  assign celloutsig_1_9z = ~in_data[112];
  assign celloutsig_0_9z = ~celloutsig_0_4z;
  assign celloutsig_0_1z = ~celloutsig_0_0z[8];
  assign celloutsig_0_28z = ~celloutsig_0_16z;
  assign celloutsig_0_7z = ~(_00_ ^ celloutsig_0_6z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[9] ^ celloutsig_0_0z[38]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ celloutsig_1_2z);
  assign celloutsig_1_1z = { in_data[116:108], celloutsig_1_0z } + { in_data[167:159], celloutsig_1_0z };
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 6'h00;
    else _19_ <= { in_data[176:175], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_14z };
  assign out_data[133:128] = _19_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 9'h000;
    else _03_ <= { in_data[57:50], celloutsig_0_1z };
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _21_ <= 3'h0;
    else _21_ <= celloutsig_0_0z[14:12];
  assign { _02_[2], _00_, _01_ } = _21_;
  assign celloutsig_1_12z = { celloutsig_1_1z[8:0], celloutsig_1_11z, celloutsig_1_0z } == { celloutsig_1_1z[9:5], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_6z = celloutsig_0_0z[13:4] == { in_data[93:90], _02_[2], _00_, _01_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[129:126] == in_data[131:128];
  assign celloutsig_0_16z = _03_[3:0] > { celloutsig_0_10z[1], 1'h1, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_0z = ~ in_data[70:32];
  assign celloutsig_1_8z = ~ celloutsig_1_1z[9:1];
  assign celloutsig_1_10z = ~ { celloutsig_1_7z[1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_11z = & { celloutsig_1_10z, celloutsig_1_8z[5:1], celloutsig_1_7z };
  assign celloutsig_0_27z = & { celloutsig_0_24z, celloutsig_0_15z[19], celloutsig_0_15z[13:8], celloutsig_0_7z };
  assign celloutsig_0_12z = ^ { _02_[2], _00_, _01_, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_7z = celloutsig_1_1z[5:2] ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_4z) | celloutsig_1_3z);
  assign celloutsig_0_24z = ~((celloutsig_0_12z & _03_[3]) | celloutsig_0_1z);
  assign { celloutsig_0_10z[1], celloutsig_0_10z[3:2] } = { celloutsig_0_7z, _02_[2], _00_ } ~^ { _03_[5], _03_[7:6] };
  assign { celloutsig_0_15z[6], celloutsig_0_15z[8:7], celloutsig_0_15z[4:0], celloutsig_0_15z[19:9] } = ~ { celloutsig_0_10z[1], celloutsig_0_10z[3:2], celloutsig_0_6z, _02_[2], _00_, _01_, celloutsig_0_1z, in_data[56:46] };
  assign _02_[1:0] = { _00_, _01_ };
  assign celloutsig_0_10z[0] = 1'h1;
  assign celloutsig_0_15z[5] = 1'h0;
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
